##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2(routed)
		4.2::Critical Path Report for Clock_3(routed)
		4.3::Critical Path Report for Clock_4
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2(routed):R vs. Clock_2(routed):R)
		5.2::Critical Path Report for (Clock_2(routed):R vs. Clock_3(routed):R)
		5.3::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_2(routed):R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_2(routed):F vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_3(routed):R vs. Clock_2(routed):R)
		5.7::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
		5.8::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
		5.9::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
		5.10::Critical Path Report for (Clock_3(routed):F vs. Clock_1:R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. Clock_2(routed):R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.15::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.16::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.17::Critical Path Report for (Clock_4:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                  | N/A                   | Target: 24.00 MHz  | 
Clock: Clock_2                  | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_2(routed)          | Frequency: 27.62 MHz  | Target: 1.00 MHz   | 
Clock: Clock_3                  | N/A                   | Target: 0.60 MHz   | 
Clock: Clock_3(routed)          | Frequency: 27.62 MHz  | Target: 0.60 MHz   | 
Clock: Clock_4                  | Frequency: 23.86 MHz  | Target: 3.00 MHz   | 
Clock: Clock_5                  | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                | Frequency: 20.35 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 48.00 MHz  | 
Clock: UART_1_IntClock          | Frequency: 53.26 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2(routed)  Clock_1          41666.7          31614       N/A              N/A         N/A              N/A         41666.7          31614       
Clock_2(routed)  Clock_2(routed)  1e+006           963791      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2(routed)  Clock_3(routed)  333333           296945      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2(routed)  CyBUS_CLK        41666.7          -9481       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)  Clock_1          41666.7          31261       N/A              N/A         N/A              N/A         41666.7          31261       
Clock_3(routed)  Clock_2(routed)  333333           297303      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)  Clock_3(routed)  1.66667e+006     1630457     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)  CyBUS_CLK        41666.7          -9302       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          Clock_4          333333           320296      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          CyBUS_CLK        41666.7          11192       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2(routed)  41666.7          5039        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3(routed)  41666.7          3393        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_4          41666.7          -242        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          -7464       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          23005       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2147892     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase           
------------  ------------  -------------------------  
Pin_3(0)_PAD  26262         Clock_5(fixed-function):R  
Tx_1(0)_PAD   35849         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2(routed)
*********************************************
Clock: Clock_2(routed)
Frequency: 27.62 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 963791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               14247
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010737

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46947
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  963791  RISE       1
Net_14244/main_6                           macrocell11   3055  36608  963791  RISE       1
Net_14244/q                                macrocell11   3350  39958  963791  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46947  963791  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_3(routed)
*********************************************
Clock: Clock_3(routed)
Frequency: 27.62 MHz | Target: 0.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 1630457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               14069
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1677225

Launch Clock Arrival Time                       0
+ Clock path delay                      16939
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46768
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
Net_14053_3/q                              macrocell68   1250  18189  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24376  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27726  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30024  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33374  1630457  RISE       1
Net_14244/main_6                           macrocell11   3055  36430  1630457  RISE       1
Net_14244/q                                macrocell11   3350  39780  1630457  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46768  1630457  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 23.86 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : -242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38399
-------------------------------------   ----- 
End-of-path arrival time (ps)           38399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   -242  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   -242  RISE       1
match_sig_split/q                          macrocell34    3350  24774   -242  RISE       1
match_sig/main_5                           macrocell23    2293  27067   -242  RISE       1
match_sig/q                                macrocell23    3350  30417   -242  RISE       1
Net_14288_1/main_0                         macrocell72    7981  38399   -242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 20.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_3/main_1
Capture Clock  : Net_13789_3/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_3/main_1                         macrocell102   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 53.26 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147892p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell42     1250   1250  2147892  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      5072   6322  2147892  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9672  2147892  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12585  2147892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2(routed):R vs. Clock_2(routed):R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 963791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               14247
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010737

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46947
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  963791  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  963791  RISE       1
Net_14244/main_6                           macrocell11   3055  36608  963791  RISE       1
Net_14244/q                                macrocell11   3350  39958  963791  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46947  963791  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1


5.2::Critical Path Report for (Clock_2(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 296945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46947
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  296945  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  296945  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  296945  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  296945  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  296945  RISE       1
Net_14244/main_6                           macrocell11   3055  36608  296945  RISE       1
Net_14244/q                                macrocell11   3350  39958  296945  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46947  296945  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1


5.3::Critical Path Report for (Clock_2(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_7/clk_en
Capture Clock  : Net_13793_7/clock_0
Path slack     : -9481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           49048
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_7/clk_en                         macrocell82   3435  49048  -9481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1


5.4::Critical Path Report for (Clock_2(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 31614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Data path
pin name                    model name      delay     AT  slack  edge  Fanout
--------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_2           clockblockcell      0      0   COMP  RISE       1
\EdgeDetect_1:last\/main_0  macrocell36      6543   6543  31614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1


5.5::Critical Path Report for (Clock_2(routed):F vs. Clock_1:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 31614p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. Clock_1:R#14)   541667
- Setup time                                             -3510
-----------------------------------------------------   ------ 
End-of-path required time (ps)                          538157

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6543
-------------------------------------   ------ 
End-of-path arrival time (ps)           506543
 
Data path
pin name                    model name      delay      AT  slack  edge  Fanout
--------------------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_2           clockblockcell      0  500000   COMP  FALL       1
\EdgeDetect_1:last\/main_0  macrocell36      6543  506543  31614  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1


5.6::Critical Path Report for (Clock_3(routed):R vs. Clock_2(routed):R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 297303p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14247
+ Cycle adjust (Clock_3(routed):R#2 vs. Clock_2(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 344071

Launch Clock Arrival Time                       0
+ Clock path delay                      16939
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46768
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q                              macrocell68   1250  18189  297303  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24376  297303  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27726  297303  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30024  297303  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33374  297303  RISE       1
Net_14244/main_6                           macrocell11   3055  36430  297303  RISE       1
Net_14244/q                                macrocell11   3350  39780  297303  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46768  297303  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1


5.7::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 1630457p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               14069
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1677225

Launch Clock Arrival Time                       0
+ Clock path delay                      16939
+ Data path delay                       29828
-------------------------------------   ----- 
End-of-path arrival time (ps)           46768
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
Net_14053_3/q                              macrocell68   1250  18189  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24376  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27726  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30024  1630457  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33374  1630457  RISE       1
Net_14244/main_6                           macrocell11   3055  36430  1630457  RISE       1
Net_14244/q                                macrocell11   3350  39780  1630457  RISE       1
Net_14053_0/main_1                         macrocell71   6988  46768  1630457  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1


5.8::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_7/clk_en
Capture Clock  : Net_13793_7/clock_0
Path slack     : -9302p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      16939
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           48869
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18189  -9302  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24376  -9302  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27726  -9302  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30024  -9302  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33374  -9302  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36448  -9302  RISE       1
Net_6445_split/q                           macrocell38   3350  39798  -9302  RISE       1
Net_6445/main_2                            macrocell22   2285  42084  -9302  RISE       1
Net_6445/q                                 macrocell22   3350  45434  -9302  RISE       1
Net_13793_7/clk_en                         macrocell82   3435  48869  -9302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1


5.9::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_3
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Data path
pin name                    model name      delay     AT  slack  edge  Fanout
--------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_3           clockblockcell      0      0   COMP  RISE       1
\EdgeDetect_2:last\/main_0  macrocell37      6895   6895  31261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell37         0      0  RISE       1


5.10::Critical Path Report for (Clock_3(routed):F vs. Clock_1:R)
****************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_3
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):F#1 vs. Clock_1:R#22)   875000
- Setup time                                             -3510
-----------------------------------------------------   ------ 
End-of-path required time (ps)                          871490

Launch Clock Arrival Time                   833333
+ Clock path delay                           0
+ Data path delay                         6895
-------------------------------------   ------ 
End-of-path arrival time (ps)           840229
 
Data path
pin name                    model name      delay      AT  slack  edge  Fanout
--------------------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_3           clockblockcell      0  833333   COMP  FALL       1
\EdgeDetect_2:last\/main_0  macrocell37      6895  840229  31261  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell37         0      0  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. Clock_2(routed):R)
******************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_3/main_1
Capture Clock  : Net_14124_3/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45886
-------------------------------------   ----- 
End-of-path arrival time (ps)           45886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_3/main_1                         macrocell60    3403  45886   5039  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
******************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_3/main_1
Capture Clock  : Net_14226_3/clock_0
Path slack     : 3393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46744
-------------------------------------   ----- 
End-of-path arrival time (ps)           46744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_3/main_1                         macrocell78    3178  46744   3393  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_3/main_1
Capture Clock  : Net_13789_3/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_3/main_1                         macrocell102   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
******************************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  23005  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6967   8976  23005  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12326  23005  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2866  15192  23005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.15::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
**********************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : -242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38399
-------------------------------------   ----- 
End-of-path arrival time (ps)           38399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   -242  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   -242  RISE       1
match_sig_split/q                          macrocell34    3350  24774   -242  RISE       1
match_sig/main_5                           macrocell23    2293  27067   -242  RISE       1
match_sig/q                                macrocell23    3350  30417   -242  RISE       1
Net_14288_1/main_0                         macrocell72    7981  38399   -242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1


5.16::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147892p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell42     1250   1250  2147892  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      5072   6322  2147892  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9672  2147892  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12585  2147892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.17::Critical Path Report for (Clock_4:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_13789_3/clk_en
Capture Clock  : Net_13789_3/clock_0
Path slack     : 11192p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -2100
----------------------------------------------   ----- 
End-of-path required time (ps)                   39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28375
-------------------------------------   ----- 
End-of-path arrival time (ps)           28375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1

Data path
pin name                model name    delay     AT  slack  edge  Fanout
----------------------  ------------  -----  -----  -----  ----  ------
Net_14288_1/q           macrocell72    1250   1250  11192  RISE       1
isr_match_sig/main_0    macrocell24    2297   3547  11192  RISE       1
isr_match_sig/q         macrocell24    3350   6897  11192  RISE       1
Net_13826_split/main_0  macrocell1     7095  13992  11192  RISE       1
Net_13826_split/q       macrocell1     3350  17342  11192  RISE       1
Net_13826/main_2        macrocell20    2930  20272  11192  RISE       1
Net_13826/q             macrocell20    3350  23622  11192  RISE       1
Net_13789_3/clk_en      macrocell102   4753  28375  11192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1


5.18::Critical Path Report for (Clock_4:R vs. Clock_4:R)
********************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 320296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
Net_14288_1/q         macrocell72   1250   1250  320296  RISE       1
isr_match_sig/main_0  macrocell24   2297   3547  320296  RISE       1
isr_match_sig/q       macrocell24   3350   6897  320296  RISE       1
Net_14288_1/main_2    macrocell72   2630   9527  320296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_7/clk_en
Capture Clock  : Net_13793_7/clock_0
Path slack     : -9481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           49048
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_7/clk_en                         macrocell82   3435  49048  -9481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_6/clk_en
Capture Clock  : Net_13793_6/clock_0
Path slack     : -9481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           49048
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_6/clk_en                         macrocell83   3435  49048  -9481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_5/clk_en
Capture Clock  : Net_13793_5/clock_0
Path slack     : -9481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           49048
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_5/clk_en                         macrocell84   3435  49048  -9481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_4/clk_en
Capture Clock  : Net_13793_4/clock_0
Path slack     : -9481p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31929
-------------------------------------   ----- 
End-of-path arrival time (ps)           49048
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_4/clk_en                         macrocell85   3435  49048  -9481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_1/clk_en
Capture Clock  : Net_13798_1/clock_0
Path slack     : -9343p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       35213
-------------------------------------   ----- 
End-of-path arrival time (ps)           48910
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_1/clk_en                         macrocell96   7160  48910  -9343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_0/clk_en
Capture Clock  : Net_13798_0/clock_0
Path slack     : -9343p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       35213
-------------------------------------   ----- 
End-of-path arrival time (ps)           48910
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_0/clk_en                         macrocell97   7160  48910  -9343  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_5/clk_en
Capture Clock  : Net_13798_5/clock_0
Path slack     : -9082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       34952
-------------------------------------   ----- 
End-of-path arrival time (ps)           48648
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_5/clk_en                         macrocell92   6899  48648  -9082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_4/clk_en
Capture Clock  : Net_13798_4/clock_0
Path slack     : -9082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       34952
-------------------------------------   ----- 
End-of-path arrival time (ps)           48648
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_4/clk_en                         macrocell93   6899  48648  -9082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_3/clk_en
Capture Clock  : Net_13798_3/clock_0
Path slack     : -9082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       34952
-------------------------------------   ----- 
End-of-path arrival time (ps)           48648
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_3/clk_en                         macrocell94   6899  48648  -9082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_2/clk_en
Capture Clock  : Net_13798_2/clock_0
Path slack     : -9082p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       34952
-------------------------------------   ----- 
End-of-path arrival time (ps)           48648
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_2/clk_en                         macrocell95   6899  48648  -9082  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_3/clk_en
Capture Clock  : Net_13793_3/clock_0
Path slack     : -8714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31162
-------------------------------------   ----- 
End-of-path arrival time (ps)           48281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_3/clk_en                         macrocell86   2668  48281  -8714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_2/clk_en
Capture Clock  : Net_13793_2/clock_0
Path slack     : -8714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31162
-------------------------------------   ----- 
End-of-path arrival time (ps)           48281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_2/clk_en                         macrocell87   2668  48281  -8714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_1/clk_en
Capture Clock  : Net_13793_1/clock_0
Path slack     : -8714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31162
-------------------------------------   ----- 
End-of-path arrival time (ps)           48281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_1/clk_en                         macrocell88   2668  48281  -8714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_13793_0/clk_en
Capture Clock  : Net_13793_0/clock_0
Path slack     : -8714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       31162
-------------------------------------   ----- 
End-of-path arrival time (ps)           48281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                              macrocell68   1250  18368  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/main_2  macrocell16   6187  24555  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5_split\/q       macrocell16   3350  27905  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/main_8        macrocell30   2298  30203  -9481  RISE       1
\MODULE_15:g1:a0:gx:u0:eq_5\/q             macrocell30   3350  33553  -9481  RISE       1
Net_6445_split/main_5                      macrocell38   3074  36627  -9481  RISE       1
Net_6445_split/q                           macrocell38   3350  39977  -9481  RISE       1
Net_6445/main_2                            macrocell22   2285  42263  -9481  RISE       1
Net_6445/q                                 macrocell22   3350  45613  -9481  RISE       1
Net_13793_0/clk_en                         macrocell89   2668  48281  -8714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_3/main_1
Capture Clock  : Net_13789_3/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_3/main_1                         macrocell102   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_2/main_1
Capture Clock  : Net_13789_2/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_2/main_1                         macrocell103   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_1/main_1
Capture Clock  : Net_13789_1/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_1/main_1                         macrocell104   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_0/main_1
Capture Clock  : Net_13789_0/clock_0
Path slack     : -7464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45620
-------------------------------------   ----- 
End-of-path arrival time (ps)           45620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_0/main_1                         macrocell105   7756  45620  -7464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_7/main_1
Capture Clock  : Net_13789_7/clock_0
Path slack     : -6564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44721
-------------------------------------   ----- 
End-of-path arrival time (ps)           44721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_7/main_1                         macrocell98    6857  44721  -6564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_6/main_1
Capture Clock  : Net_13789_6/clock_0
Path slack     : -6564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44721
-------------------------------------   ----- 
End-of-path arrival time (ps)           44721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_6/main_1                         macrocell99    6857  44721  -6564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_5/main_1
Capture Clock  : Net_13789_5/clock_0
Path slack     : -6564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44721
-------------------------------------   ----- 
End-of-path arrival time (ps)           44721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_5/main_1                         macrocell100   6857  44721  -6564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_4/main_1
Capture Clock  : Net_13789_4/clock_0
Path slack     : -6564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44721
-------------------------------------   ----- 
End-of-path arrival time (ps)           44721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13789_4/main_1                         macrocell101   6857  44721  -6564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_7/main_1
Capture Clock  : Net_13798_7/clock_0
Path slack     : -6551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44708
-------------------------------------   ----- 
End-of-path arrival time (ps)           44708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_7/main_1                         macrocell90    6844  44708  -6551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_6/main_1
Capture Clock  : Net_13798_6/clock_0
Path slack     : -6551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       44708
-------------------------------------   ----- 
End-of-path arrival time (ps)           44708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_6/main_1                         macrocell91    6844  44708  -6551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_7/clk_en
Capture Clock  : Net_13798_7/clock_0
Path slack     : -5469p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       31339
-------------------------------------   ----- 
End-of-path arrival time (ps)           45036
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_7/clk_en                         macrocell90   3287  45036  -5469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_13798_6/clk_en
Capture Clock  : Net_13798_6/clock_0
Path slack     : -5469p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                       31339
-------------------------------------   ----- 
End-of-path arrival time (ps)           45036
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                              macrocell58   1250  14947  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/main_0  macrocell15   4647  19593  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5_split\/q       macrocell15   3350  22943  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/main_8        macrocell31   2298  25241  -9343  RISE       1
\MODULE_16:g1:a0:gx:u0:eq_5\/q             macrocell31   3350  28591  -9343  RISE       1
Net_13840_split/main_5                     macrocell53   4160  32752  -9343  RISE       1
Net_13840_split/q                          macrocell53   3350  36102  -9343  RISE       1
Net_13840/main_2                           macrocell21   2297  38399  -9343  RISE       1
Net_13840/q                                macrocell21   3350  41749  -9343  RISE       1
Net_13798_6/clk_en                         macrocell91   3287  45036  -5469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_3/clk_en
Capture Clock  : Net_13789_3/clock_0
Path slack     : -5454p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       32113
-------------------------------------   ----- 
End-of-path arrival time (ps)           45021
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_3/clk_en                         macrocell102   4753  45021  -5454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_2/clk_en
Capture Clock  : Net_13789_2/clock_0
Path slack     : -5454p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       32113
-------------------------------------   ----- 
End-of-path arrival time (ps)           45021
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_2/clk_en                         macrocell103   4753  45021  -5454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_1/clk_en
Capture Clock  : Net_13789_1/clock_0
Path slack     : -5454p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       32113
-------------------------------------   ----- 
End-of-path arrival time (ps)           45021
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_1/clk_en                         macrocell104   4753  45021  -5454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_0/clk_en
Capture Clock  : Net_13789_0/clock_0
Path slack     : -5454p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       32113
-------------------------------------   ----- 
End-of-path arrival time (ps)           45021
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_0/clk_en                         macrocell105   4753  45021  -5454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_7/clk_en
Capture Clock  : Net_13789_7/clock_0
Path slack     : -4714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       31373
-------------------------------------   ----- 
End-of-path arrival time (ps)           44281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77   1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17   4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1    3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1    3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20   2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20   3350  40268  -5454  RISE       1
Net_13789_7/clk_en                         macrocell98   4013  44281  -4714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_6/clk_en
Capture Clock  : Net_13789_6/clock_0
Path slack     : -4714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       31373
-------------------------------------   ----- 
End-of-path arrival time (ps)           44281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77   1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17   4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17   3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29   2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29   3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1    3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1    3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20   2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20   3350  40268  -5454  RISE       1
Net_13789_6/clk_en                         macrocell99   4013  44281  -4714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_5/clk_en
Capture Clock  : Net_13789_5/clock_0
Path slack     : -4714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       31373
-------------------------------------   ----- 
End-of-path arrival time (ps)           44281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_5/clk_en                         macrocell100   4013  44281  -4714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_13789_4/clk_en
Capture Clock  : Net_13789_4/clock_0
Path slack     : -4714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -2100
------------------------------------------------------   ----- 
End-of-path required time (ps)                           39567

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                       31373
-------------------------------------   ----- 
End-of-path arrival time (ps)           44281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_14226_4/q                              macrocell77    1250  14158  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/main_7  macrocell17    4524  18682  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5_split\/q       macrocell17    3350  22032  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/main_8        macrocell29    2235  24267  -5454  RISE       1
\MODULE_14:g1:a0:gx:u0:eq_5\/q             macrocell29    3350  27617  -5454  RISE       1
Net_13826_split/main_5                     macrocell1     3021  30638  -5454  RISE       1
Net_13826_split/q                          macrocell1     3350  33988  -5454  RISE       1
Net_13826/main_2                           macrocell20    2930  36918  -5454  RISE       1
Net_13826/q                                macrocell20    3350  40268  -5454  RISE       1
Net_13789_4/clk_en                         macrocell101   4013  44281  -4714  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_3/main_1
Capture Clock  : Net_13793_3/clock_0
Path slack     : -4664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42821
-------------------------------------   ----- 
End-of-path arrival time (ps)           42821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_3/main_1                         macrocell86    4957  42821  -4664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_2/main_1
Capture Clock  : Net_13793_2/clock_0
Path slack     : -4664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42821
-------------------------------------   ----- 
End-of-path arrival time (ps)           42821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_2/main_1                         macrocell87    4957  42821  -4664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_1/main_1
Capture Clock  : Net_13793_1/clock_0
Path slack     : -4664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42821
-------------------------------------   ----- 
End-of-path arrival time (ps)           42821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_1/main_1                         macrocell88    4957  42821  -4664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_0/main_1
Capture Clock  : Net_13793_0/clock_0
Path slack     : -4664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42821
-------------------------------------   ----- 
End-of-path arrival time (ps)           42821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_0/main_1                         macrocell89    4957  42821  -4664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_7/main_2
Capture Clock  : Net_13793_7/clock_0
Path slack     : -4440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42596
-------------------------------------   ----- 
End-of-path arrival time (ps)           42596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_7/main_2                         macrocell82    4732  42596  -4440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_6/main_1
Capture Clock  : Net_13793_6/clock_0
Path slack     : -4440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42596
-------------------------------------   ----- 
End-of-path arrival time (ps)           42596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_6/main_1                         macrocell83    4732  42596  -4440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_5/main_1
Capture Clock  : Net_13793_5/clock_0
Path slack     : -4440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42596
-------------------------------------   ----- 
End-of-path arrival time (ps)           42596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_5/main_1                         macrocell84    4732  42596  -4440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13793_4/main_1
Capture Clock  : Net_13793_4/clock_0
Path slack     : -4440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42596
-------------------------------------   ----- 
End-of-path arrival time (ps)           42596
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13793_4/main_1                         macrocell85    4732  42596  -4440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_1/main_1
Capture Clock  : Net_13798_1/clock_0
Path slack     : -3733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41889
-------------------------------------   ----- 
End-of-path arrival time (ps)           41889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_1/main_1                         macrocell96    4026  41889  -3733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_0/main_1
Capture Clock  : Net_13798_0/clock_0
Path slack     : -3733p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41889
-------------------------------------   ----- 
End-of-path arrival time (ps)           41889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_0/main_1                         macrocell97    4026  41889  -3733  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_5/main_1
Capture Clock  : Net_13798_5/clock_0
Path slack     : -3725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41882
-------------------------------------   ----- 
End-of-path arrival time (ps)           41882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_5/main_1                         macrocell92    4018  41882  -3725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_4/main_1
Capture Clock  : Net_13798_4/clock_0
Path slack     : -3725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41882
-------------------------------------   ----- 
End-of-path arrival time (ps)           41882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_4/main_1                         macrocell93    4018  41882  -3725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_3/main_1
Capture Clock  : Net_13798_3/clock_0
Path slack     : -3725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41882
-------------------------------------   ----- 
End-of-path arrival time (ps)           41882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_3/main_1                         macrocell94    4018  41882  -3725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13798_2/main_1
Capture Clock  : Net_13798_2/clock_0
Path slack     : -3725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41882
-------------------------------------   ----- 
End-of-path arrival time (ps)           41882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
resetCounter_2_sig/main_0                  macrocell19    4096  34514  -7464  RISE       1
resetCounter_2_sig/q                       macrocell19    3350  37864  -7464  RISE       1
Net_13798_2/main_1                         macrocell95    4018  41882  -3725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : -618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40185
-------------------------------------   ----- 
End-of-path arrival time (ps)           40185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clk_en      statuscell6    9768  40185   -618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14288_1/main_0
Capture Clock  : Net_14288_1/clock_0
Path slack     : -242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38399
-------------------------------------   ----- 
End-of-path arrival time (ps)           38399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   -242  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   -242  RISE       1
match_sig_split/q                          macrocell34    3350  24774   -242  RISE       1
match_sig/main_5                           macrocell23    2293  27067   -242  RISE       1
match_sig/q                                macrocell23    3350  30417   -242  RISE       1
Net_14288_1/main_0                         macrocell72    7981  38399   -242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14288_0/main_0
Capture Clock  : Net_14288_0/clock_0
Path slack     : -242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. Clock_4:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38399
-------------------------------------   ----- 
End-of-path arrival time (ps)           38399
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   -242  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   -242  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   -242  RISE       1
match_sig_split/q                          macrocell34    3350  24774   -242  RISE       1
match_sig/main_5                           macrocell23    2293  27067   -242  RISE       1
match_sig/q                                macrocell23    3350  30417   -242  RISE       1
Net_14288_0/main_0                         macrocell73    7981  38399   -242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 1068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38498
-------------------------------------   ----- 
End-of-path arrival time (ps)           38498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clk_en      statuscell1    8081  38498   1068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \Counter_Reg_3:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 1907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37659
-------------------------------------   ----- 
End-of-path arrival time (ps)           37659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\Counter_Reg_3:sts:sts_reg\/clk_en         statuscell5    7242  37659   1907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/clk_en
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 3229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36338
-------------------------------------   ----- 
End-of-path arrival time (ps)           36338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clk_en      statuscell2    5920  36338   3229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_3/main_1
Capture Clock  : Net_14226_3/clock_0
Path slack     : 3393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46744
-------------------------------------   ----- 
End-of-path arrival time (ps)           46744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_3/main_1                         macrocell78    3178  46744   3393  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_2/main_1
Capture Clock  : Net_14226_2/clock_0
Path slack     : 3393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46744
-------------------------------------   ----- 
End-of-path arrival time (ps)           46744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_2/main_1                         macrocell79    3178  46744   3393  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_1/main_1
Capture Clock  : Net_14226_1/clock_0
Path slack     : 3393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46744
-------------------------------------   ----- 
End-of-path arrival time (ps)           46744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_1/main_1                         macrocell80    3178  46744   3393  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_0/main_1
Capture Clock  : Net_14226_0/clock_0
Path slack     : 3393p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       46744
-------------------------------------   ----- 
End-of-path arrival time (ps)           46744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_0/main_1                         macrocell81    3178  46744   3393  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \Counter_Reg_1:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 4136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35431
-------------------------------------   ----- 
End-of-path arrival time (ps)           35431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\Counter_Reg_1:sts:sts_reg\/clk_en         statuscell3    5013  35431   4136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \Counter_Reg_2:sts:sts_reg\/clk_en
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 4974p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34593
-------------------------------------   ----- 
End-of-path arrival time (ps)           34593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245  -7464  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595  -7464  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424  -7464  RISE       1
match_sig_split/q                          macrocell34    3350  24774  -7464  RISE       1
match_sig/main_5                           macrocell23    2293  27067  -7464  RISE       1
match_sig/q                                macrocell23    3350  30417  -7464  RISE       1
\Counter_Reg_2:sts:sts_reg\/clk_en         statuscell4    4175  34593   4974  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_3/main_1
Capture Clock  : Net_14124_3/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45886
-------------------------------------   ----- 
End-of-path arrival time (ps)           45886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_3/main_1                         macrocell60    3403  45886   5039  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_2/main_1
Capture Clock  : Net_14124_2/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45886
-------------------------------------   ----- 
End-of-path arrival time (ps)           45886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_2/main_1                         macrocell61    3403  45886   5039  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_1/main_1
Capture Clock  : Net_14124_1/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45886
-------------------------------------   ----- 
End-of-path arrival time (ps)           45886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_1/main_1                         macrocell62    3403  45886   5039  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_0/main_1
Capture Clock  : Net_14124_0/clock_0
Path slack     : 5039p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45886
-------------------------------------   ----- 
End-of-path arrival time (ps)           45886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_0/main_1                         macrocell63    3403  45886   5039  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_7/main_1
Capture Clock  : Net_14226_7/clock_0
Path slack     : 5213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45852
-------------------------------------   ----- 
End-of-path arrival time (ps)           45852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_7/main_1                         macrocell74    2286  45852   5213  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_6/main_1
Capture Clock  : Net_14226_6/clock_0
Path slack     : 5213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45852
-------------------------------------   ----- 
End-of-path arrival time (ps)           45852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_6/main_1                         macrocell75    2286  45852   5213  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_5/main_1
Capture Clock  : Net_14226_5/clock_0
Path slack     : 5213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45852
-------------------------------------   ----- 
End-of-path arrival time (ps)           45852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_5/main_1                         macrocell76    2286  45852   5213  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14226_4/main_1
Capture Clock  : Net_14226_4/clock_0
Path slack     : 5213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45852
-------------------------------------   ----- 
End-of-path arrival time (ps)           45852
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_9073/main_0                            macrocell10    9798  40216   3393  RISE       1
Net_9073/q                                 macrocell10    3350  43566   3393  RISE       1
Net_14226_4/main_1                         macrocell77    2286  45852   5213  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_0/main_1
Capture Clock  : Net_14053_0/clock_0
Path slack     : 6347p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45879
-------------------------------------   ----- 
End-of-path arrival time (ps)           45879
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_0/main_1                         macrocell71    6988  45879   6347  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_7/main_1
Capture Clock  : Net_14053_7/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45871
-------------------------------------   ----- 
End-of-path arrival time (ps)           45871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_7/main_1                         macrocell64    6981  45871   6354  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_6/main_1
Capture Clock  : Net_14053_6/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45871
-------------------------------------   ----- 
End-of-path arrival time (ps)           45871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_6/main_1                         macrocell65    6981  45871   6354  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_5/main_1
Capture Clock  : Net_14053_5/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45871
-------------------------------------   ----- 
End-of-path arrival time (ps)           45871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_5/main_1                         macrocell66    6981  45871   6354  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_4/main_1
Capture Clock  : Net_14053_4/clock_0
Path slack     : 6354p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45871
-------------------------------------   ----- 
End-of-path arrival time (ps)           45871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_4/main_1                         macrocell67    6981  45871   6354  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_7/main_1
Capture Clock  : Net_14124_7/clock_0
Path slack     : 6746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45108
-------------------------------------   ----- 
End-of-path arrival time (ps)           45108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_7/main_1                         macrocell56    2625  45108   6746  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_6/main_1
Capture Clock  : Net_14124_6/clock_0
Path slack     : 6746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45108
-------------------------------------   ----- 
End-of-path arrival time (ps)           45108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_6/main_1                         macrocell57    2625  45108   6746  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_5/main_1
Capture Clock  : Net_14124_5/clock_0
Path slack     : 6746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45108
-------------------------------------   ----- 
End-of-path arrival time (ps)           45108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_5/main_1                         macrocell58    2625  45108   6746  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14124_4/main_1
Capture Clock  : Net_14124_4/clock_0
Path slack     : 6746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       45108
-------------------------------------   ----- 
End-of-path arrival time (ps)           45108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   5039  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   5039  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   5039  RISE       1
match_sig_split/q                          macrocell34    3350  24774   5039  RISE       1
match_sig/main_5                           macrocell23    2293  27067   5039  RISE       1
match_sig/q                                macrocell23    3350  30417   5039  RISE       1
Net_13779/main_0                           macrocell12    8715  39133   5039  RISE       1
Net_13779/q                                macrocell12    3350  42483   5039  RISE       1
Net_14124_4/main_1                         macrocell59    2625  45108   6746  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_3/main_1
Capture Clock  : Net_14053_3/clock_0
Path slack     : 12939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42158
-------------------------------------   ----- 
End-of-path arrival time (ps)           42158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_3/main_1                         macrocell68    3267  42158  12939  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_2/main_1
Capture Clock  : Net_14053_2/clock_0
Path slack     : 12939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42158
-------------------------------------   ----- 
End-of-path arrival time (ps)           42158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_2/main_1                         macrocell69    3267  42158  12939  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  16939  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_14053_1/main_1
Capture Clock  : Net_14053_1/clock_0
Path slack     : 12939p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42158
-------------------------------------   ----- 
End-of-path arrival time (ps)           42158
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                              macrocell100   1250   1250   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/main_0  macrocell13    4361   5611   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5_split\/q       macrocell13    3350   8961   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/main_8        macrocell33    2284  11245   3393  RISE       1
\MODULE_18:g1:a0:gx:u0:eq_5\/q             macrocell33    3350  14595   3393  RISE       1
match_sig_split/main_9                     macrocell34    6829  21424   3393  RISE       1
match_sig_split/q                          macrocell34    3350  24774   3393  RISE       1
match_sig/main_5                           macrocell23    2293  27067   3393  RISE       1
match_sig/q                                macrocell23    3350  30417   3393  RISE       1
Net_14244/main_0                           macrocell11    5123  35540   6347  RISE       1
Net_14244/q                                macrocell11    3350  38890   6347  RISE       1
Net_14053_1/main_1                         macrocell70    3267  42158  12939  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  16939  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 15580p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8468
-------------------------------------   ----- 
End-of-path arrival time (ps)           25586
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_3/q                            macrocell68   1250  18368  -9481  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_3  statuscell2   7218  25586  15580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 16303p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        7745
-------------------------------------   ----- 
End-of-path arrival time (ps)           24863
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_1/q                            macrocell70   1250  18368  -7822  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_1  statuscell2   6495  24863  16303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_7/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 17100p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        9819
-------------------------------------   ----- 
End-of-path arrival time (ps)           24067
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14247  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_7/q                            macrocell64   1250  15497   3091  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_7  statuscell2   8569  24067  17100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 17972p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8947
-------------------------------------   ----- 
End-of-path arrival time (ps)           23194
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_0/q                            macrocell71   1250  15497  -8908  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_0  statuscell2   7697  23194  17972  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 18299p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8620
-------------------------------------   ----- 
End-of-path arrival time (ps)           22868
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14247  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_6/q                            macrocell65   1250  15497   4166  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_6  statuscell2   7370  22868  18299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 18492p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        5557
-------------------------------------   ----- 
End-of-path arrival time (ps)           22675
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_2/q                            macrocell69   1250  18368  -8636  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_2  statuscell2   4307  22675  18492  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 18838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8081
-------------------------------------   ----- 
End-of-path arrival time (ps)           22329
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14247  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_5/q                            macrocell66   1250  15497  -8184  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_5  statuscell2   6831  22329  18838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : \preCounter_Reg_2:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_2:sts:sts_reg\/clock
Path slack     : 19091p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        7829
-------------------------------------   ----- 
End-of-path arrival time (ps)           22076
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14247  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14053_4/q                            macrocell67   1250  15497  -8062  RISE       1
\preCounter_Reg_2:sts:sts_reg\/status_4  statuscell2   6579  22076  19091  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_2:sts:sts_reg\/clock                        statuscell2         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 19144p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        8326
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_6/q                            macrocell57   1250  14947   3222  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_6  statuscell1   7076  22023  19144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 19844p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        7626
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_4/q                            macrocell59   1250  14947  -9310  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_4  statuscell1   6376  21323  19844  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 19940p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        8458
-------------------------------------   ----- 
End-of-path arrival time (ps)           21226
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_1/q                            macrocell62   1250  14019  -9201  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_1  statuscell1   7208  21226  19940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 20177p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        7293
-------------------------------------   ----- 
End-of-path arrival time (ps)           20990
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_5/q                            macrocell58   1250  14947  -9343  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_5  statuscell1   6043  20990  20177  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_7/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 20183p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        7287
-------------------------------------   ----- 
End-of-path arrival time (ps)           20983
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_7/q                            macrocell56   1250  14947   2911  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_7  statuscell1   6037  20983  20183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 20504p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        7894
-------------------------------------   ----- 
End-of-path arrival time (ps)           20663
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_0/q                            macrocell63   1250  14019  -9011  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_0  statuscell1   6644  20663  20504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_7/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_7
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 20974p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        7285
-------------------------------------   ----- 
End-of-path arrival time (ps)           20193
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_7/q                            macrocell74   1250  14158   5671  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_7  statuscell6   6035  20193  20974  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_0
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 21104p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        8082
-------------------------------------   ----- 
End-of-path arrival time (ps)           20063
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_0/q                            macrocell81   1250  13231  -4614  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_0  statuscell6   6832  20063  21104  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 21223p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        7175
-------------------------------------   ----- 
End-of-path arrival time (ps)           19944
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_2/q                            macrocell61   1250  14019  -9116  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_2  statuscell1   5925  19944  21223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : \preCounter_Reg_1:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_1:sts:sts_reg\/clock
Path slack     : 21375p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        7023
-------------------------------------   ----- 
End-of-path arrival time (ps)           19791
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14124_3/q                            macrocell60   1250  14019  -8960  RISE       1
\preCounter_Reg_1:sts:sts_reg\/status_3  statuscell1   5773  19791  21375  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_1:sts:sts_reg\/clock                        statuscell1         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_1
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 21478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        7709
-------------------------------------   ----- 
End-of-path arrival time (ps)           19689
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_1/q                            macrocell80   1250  13231  -4396  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_1  statuscell6   6459  19689  21478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_4
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 22235p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        6024
-------------------------------------   ----- 
End-of-path arrival time (ps)           18932
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_4/q                            macrocell77   1250  14158  -5454  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_4  statuscell6   4774  18932  22235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_3
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 22566p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6620
-------------------------------------   ----- 
End-of-path arrival time (ps)           18601
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_3/q                            macrocell78   1250  13231  -3363  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_3  statuscell6   5370  18601  22566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23005p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  23005  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6967   8976  23005  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12326  23005  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2866  15192  23005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_6
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 23745p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4513
-------------------------------------   ----- 
End-of-path arrival time (ps)           17421
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_6/q                            macrocell75   1250  14158   7799  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_6  statuscell6   3263  17421  23745  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_2
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 23854p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5332
-------------------------------------   ----- 
End-of-path arrival time (ps)           17313
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_2/q                            macrocell79   1250  13231  -2864  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_2  statuscell6   4082  17313  23854  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : \preCounter_Reg_3:sts:sts_reg\/status_5
Capture Clock  : \preCounter_Reg_3:sts:sts_reg\/clock
Path slack     : 23874p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                              -500
------------------------------------------------------   ----- 
End-of-path required time (ps)                           41167

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4385
-------------------------------------   ----- 
End-of-path arrival time (ps)           17293
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Net_14226_5/q                            macrocell76   1250  14158  -4924  RISE       1
\preCounter_Reg_3:sts:sts_reg\/status_5  statuscell6   3135  17293  23874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\preCounter_Reg_3:sts:sts_reg\/clock                        statuscell6         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_3/main_0
Capture Clock  : Net_13789_3/clock_0
Path slack     : 27098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11059
-------------------------------------   ----- 
End-of-path arrival time (ps)           11059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_3/main_0                       macrocell102   9009  11059  27098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_2/main_0
Capture Clock  : Net_13789_2/clock_0
Path slack     : 27098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11059
-------------------------------------   ----- 
End-of-path arrival time (ps)           11059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_2/main_0                       macrocell103   9009  11059  27098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_1/main_0
Capture Clock  : Net_13789_1/clock_0
Path slack     : 27098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11059
-------------------------------------   ----- 
End-of-path arrival time (ps)           11059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_1/main_0                       macrocell104   9009  11059  27098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_0/main_0
Capture Clock  : Net_13789_0/clock_0
Path slack     : 27098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11059
-------------------------------------   ----- 
End-of-path arrival time (ps)           11059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_0/main_0                       macrocell105   9009  11059  27098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_7/main_7
Capture Clock  : Net_13798_7/clock_0
Path slack     : 27888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_7/main_7  macrocell90   9019  10269  27888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_6/main_6
Capture Clock  : Net_13798_6/clock_0
Path slack     : 27888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10269
-------------------------------------   ----- 
End-of-path arrival time (ps)           10269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_6/main_6  macrocell91   9019  10269  27888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_7/main_5
Capture Clock  : Net_13798_7/clock_0
Path slack     : 27891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -4567  RISE       1
Net_13798_7/main_5  macrocell90   9016  10266  27891  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_6/main_4
Capture Clock  : Net_13798_6/clock_0
Path slack     : 27891p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -4567  RISE       1
Net_13798_6/main_4  macrocell91   9016  10266  27891  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_7/main_0
Capture Clock  : Net_13789_7/clock_0
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10163
-------------------------------------   ----- 
End-of-path arrival time (ps)           10163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_7/main_0                       macrocell98    8113  10163  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_6/main_0
Capture Clock  : Net_13789_6/clock_0
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10163
-------------------------------------   ----- 
End-of-path arrival time (ps)           10163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_6/main_0                       macrocell99    8113  10163  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_5/main_0
Capture Clock  : Net_13789_5/clock_0
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10163
-------------------------------------   ----- 
End-of-path arrival time (ps)           10163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_5/main_0                       macrocell100   8113  10163  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13789_4/main_0
Capture Clock  : Net_13789_4/clock_0
Path slack     : 27994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10163
-------------------------------------   ----- 
End-of-path arrival time (ps)           10163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13789_4/main_0                       macrocell101   8113  10163  27994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_7/main_0
Capture Clock  : Net_13798_7/clock_0
Path slack     : 28007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10150
-------------------------------------   ----- 
End-of-path arrival time (ps)           10150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_7/main_0                       macrocell90    8100  10150  28007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_6/main_0
Capture Clock  : Net_13798_6/clock_0
Path slack     : 28007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10150
-------------------------------------   ----- 
End-of-path arrival time (ps)           10150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_6/main_0                       macrocell91    8100  10150  28007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_7/main_4
Capture Clock  : Net_13798_7/clock_0
Path slack     : 28096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -4642  RISE       1
Net_13798_7/main_4  macrocell90   8811  10061  28096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_6/main_3
Capture Clock  : Net_13798_6/clock_0
Path slack     : 28096p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10061
-------------------------------------   ----- 
End-of-path arrival time (ps)           10061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -4642  RISE       1
Net_13798_6/main_3  macrocell91   8811  10061  28096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_7/main_6
Capture Clock  : Net_13798_7/clock_0
Path slack     : 28409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -4117  RISE       1
Net_13798_7/main_6  macrocell90   8498   9748  28409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_6/main_5
Capture Clock  : Net_13798_6/clock_0
Path slack     : 28409p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -4117  RISE       1
Net_13798_6/main_5  macrocell91   8498   9748  28409  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : Net_13789_7/main_3
Capture Clock  : Net_13789_7/clock_0
Path slack     : 28572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q       macrocell99   1250   1250   3377  RISE       1
Net_13789_7/main_3  macrocell98   8335   9585  28572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : Net_13789_6/main_2
Capture Clock  : Net_13789_6/clock_0
Path slack     : 28572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q       macrocell99   1250   1250   3377  RISE       1
Net_13789_6/main_2  macrocell99   8335   9585  28572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 29178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell45   6970   8979  29178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 29178p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell54   6970   8979  29178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 29181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell51   6967   8976  29181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 29181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell52   6967   8976  29181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 29191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8966
-------------------------------------   ---- 
End-of-path arrival time (ps)           8966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell48   6957   8966  29191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29197p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell3       2009   2009  23005  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell55   6951   8960  29197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_7/main_8
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_7/main_8  macrocell90   6864   8114  30043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_6/main_7
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_6/main_7  macrocell91   6864   8114  30043  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_7/main_9
Capture Clock  : Net_13798_7/clock_0
Path slack     : 30064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_7/main_9  macrocell90   6842   8092  30064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_6/main_8
Capture Clock  : Net_13798_6/clock_0
Path slack     : 30064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_6/main_8  macrocell91   6842   8092  30064  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_5/main_7
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_5/main_7  macrocell92   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_4/main_6
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_4/main_6  macrocell93   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_3/main_5
Capture Clock  : Net_13798_3/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_3/main_5  macrocell94   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_2/main_4
Capture Clock  : Net_13798_2/clock_0
Path slack     : 30357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_2/main_4  macrocell95   6550   7800  30357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_5/main_6
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_5/main_6  macrocell92   6548   7798  30359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_4/main_5
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_4/main_5  macrocell93   6548   7798  30359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_3/main_4
Capture Clock  : Net_13798_3/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_3/main_4  macrocell94   6548   7798  30359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_2/main_3
Capture Clock  : Net_13798_2/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_2/main_3  macrocell95   6548   7798  30359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_6/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 30574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10593
-------------------------------------   ----- 
End-of-path arrival time (ps)           10593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13789_6/q                         macrocell99   1250   1250   3377  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_6  statuscell5   9343  10593  30574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_5/main_0
Capture Clock  : Net_13798_5/clock_0
Path slack     : 30906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_5/main_0                       macrocell92    5201   7251  30906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_4/main_0
Capture Clock  : Net_13798_4/clock_0
Path slack     : 30906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_4/main_0                       macrocell93    5201   7251  30906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_3/main_0
Capture Clock  : Net_13798_3/clock_0
Path slack     : 30906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_3/main_0                       macrocell94    5201   7251  30906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_2/main_0
Capture Clock  : Net_13798_2/clock_0
Path slack     : 30906p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_2/main_0                       macrocell95    5201   7251  30906  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_7/main_4
Capture Clock  : Net_13789_7/clock_0
Path slack     : 31097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -7464  RISE       1
Net_13789_7/main_4  macrocell98    5810   7060  31097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_6/main_3
Capture Clock  : Net_13789_6/clock_0
Path slack     : 31097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -7464  RISE       1
Net_13789_6/main_3  macrocell99    5810   7060  31097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : Net_13789_5/main_2
Capture Clock  : Net_13789_5/clock_0
Path slack     : 31097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7060
-------------------------------------   ---- 
End-of-path arrival time (ps)           7060
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q       macrocell100   1250   1250  -7464  RISE       1
Net_13789_5/main_2  macrocell100   5810   7060  31097  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_3
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Data path
pin name                    model name      delay     AT  slack  edge  Fanout
--------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_3           clockblockcell      0      0   COMP  RISE       1
\EdgeDetect_2:last\/main_0  macrocell37      6895   6895  31261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_1/main_0
Capture Clock  : Net_13798_1/clock_0
Path slack     : 31489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_1/main_0                       macrocell96    4618   6668  31489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13798_0/main_0
Capture Clock  : Net_13798_0/clock_0
Path slack     : 31489p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13798_0/main_0                       macrocell97    4618   6668  31489  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 31614p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_2(routed):F#1 vs. Clock_1:R#14)   541667
- Setup time                                             -3510
-----------------------------------------------------   ------ 
End-of-path required time (ps)                          538157

Launch Clock Arrival Time                   500000
+ Clock path delay                           0
+ Data path delay                         6543
-------------------------------------   ------ 
End-of-path arrival time (ps)           506543
 
Data path
pin name                    model name      delay      AT  slack  edge  Fanout
--------------------------  --------------  -----  ------  -----  ----  ------
ClockBlock/dclk_2           clockblockcell      0  500000   COMP  FALL       1
\EdgeDetect_1:last\/main_0  macrocell36      6543  506543  31614  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 31634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9533
-------------------------------------   ---- 
End-of-path arrival time (ps)           9533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_4/q                         macrocell93   1250   1250  -4567  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_4  statuscell3   8283   9533  31634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 31652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q                         macrocell95   1250   1250  -4528  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_2  statuscell3   8265   9515  31652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32066p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q                         macrocell91   1250   1250   5620  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_6  statuscell3   7851   9101  32066  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_7/main_6
Capture Clock  : Net_13789_7/clock_0
Path slack     : 32068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6348  RISE       1
Net_13789_7/main_6  macrocell98    4839   6089  32068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_6/main_5
Capture Clock  : Net_13789_6/clock_0
Path slack     : 32068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6348  RISE       1
Net_13789_6/main_5  macrocell99    4839   6089  32068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_5/main_4
Capture Clock  : Net_13789_5/clock_0
Path slack     : 32068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6348  RISE       1
Net_13789_5/main_4  macrocell100   4839   6089  32068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_4/main_3
Capture Clock  : Net_13789_4/clock_0
Path slack     : 32068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6348  RISE       1
Net_13789_4/main_3  macrocell101   4839   6089  32068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32085p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q                         macrocell92   1250   1250  -4642  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_5  statuscell3   7832   9082  32085  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_7/main_7
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_7/main_7  macrocell82   4806   6056  32101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_6/main_6
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_6/main_6  macrocell83   4806   6056  32101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_5/main_5
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_5/main_5  macrocell84   4806   6056  32101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_4/main_4
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32101p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_4/main_4  macrocell85   4806   6056  32101  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_7/main_8
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_7/main_8  macrocell82   4565   5815  32342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_6/main_7
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_6/main_7  macrocell83   4565   5815  32342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_5/main_6
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_5/main_6  macrocell84   4565   5815  32342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_4/main_5
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_4/main_5  macrocell85   4565   5815  32342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_7/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_7/q                         macrocell90   1250   1250   5921  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_7  statuscell3   7550   8800  32367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_5/main_3
Capture Clock  : Net_13798_5/clock_0
Path slack     : 32509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -4567  RISE       1
Net_13798_5/main_3  macrocell92   4397   5647  32509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_4/q
Path End       : Net_13798_4/main_2
Capture Clock  : Net_13798_4/clock_0
Path slack     : 32509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_4/q       macrocell93   1250   1250  -4567  RISE       1
Net_13798_4/main_2  macrocell93   4397   5647  32509  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_5/main_5
Capture Clock  : Net_13798_5/clock_0
Path slack     : 32511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_5/main_5  macrocell92   4395   5645  32511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_4/main_4
Capture Clock  : Net_13798_4/clock_0
Path slack     : 32511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_4/main_4  macrocell93   4395   5645  32511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_3/main_3
Capture Clock  : Net_13798_3/clock_0
Path slack     : 32511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_3/main_3  macrocell94   4395   5645  32511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_2/q
Path End       : Net_13798_2/main_2
Capture Clock  : Net_13798_2/clock_0
Path slack     : 32511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_2/q       macrocell95   1250   1250  -4528  RISE       1
Net_13798_2/main_2  macrocell95   4395   5645  32511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_2/clock_0                                         macrocell95         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_5/main_4
Capture Clock  : Net_13798_5/clock_0
Path slack     : 32545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -4117  RISE       1
Net_13798_5/main_4  macrocell92   4362   5612  32545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_4/main_3
Capture Clock  : Net_13798_4/clock_0
Path slack     : 32545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -4117  RISE       1
Net_13798_4/main_3  macrocell93   4362   5612  32545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_4/clock_0                                         macrocell93         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : Net_13798_3/main_2
Capture Clock  : Net_13798_3/clock_0
Path slack     : 32545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q       macrocell94   1250   1250  -4117  RISE       1
Net_13798_3/main_2  macrocell94   4362   5612  32545  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_7/main_0
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_7/main_0                       macrocell82    3554   5604  32553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_6/main_0
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_6/main_0                       macrocell83    3554   5604  32553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_5/main_0
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_5/main_0                       macrocell84    3554   5604  32553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_4/main_0
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_4/main_0                       macrocell85    3554   5604  32553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_7/main_5
Capture Clock  : Net_13789_7/clock_0
Path slack     : 32643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -7270  RISE       1
Net_13789_7/main_5  macrocell98    4264   5514  32643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_6/main_4
Capture Clock  : Net_13789_6/clock_0
Path slack     : 32643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -7270  RISE       1
Net_13789_6/main_4  macrocell99    4264   5514  32643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_5/main_3
Capture Clock  : Net_13789_5/clock_0
Path slack     : 32643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -7270  RISE       1
Net_13789_5/main_3  macrocell100   4264   5514  32643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : Net_13789_4/main_2
Capture Clock  : Net_13789_4/clock_0
Path slack     : 32643p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_4/q       macrocell101   1250   1250  -7270  RISE       1
Net_13789_4/main_2  macrocell101   4264   5514  32643  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_5/q
Path End       : Net_13798_5/main_2
Capture Clock  : Net_13798_5/clock_0
Path slack     : 32679p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_5/q       macrocell92   1250   1250  -4642  RISE       1
Net_13798_5/main_2  macrocell92   4228   5478  32679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_5/clock_0                                         macrocell92         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_7/main_7
Capture Clock  : Net_13789_7/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_7/main_7  macrocell98    4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_6/main_6
Capture Clock  : Net_13789_6/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_6/main_6  macrocell99    4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_5/main_5
Capture Clock  : Net_13789_5/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_5/main_5  macrocell100   4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_4/main_4
Capture Clock  : Net_13789_4/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_4/main_4  macrocell101   4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_7/main_9
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_7/main_9  macrocell82   4114   5364  32793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_6/main_8
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_6/main_8  macrocell83   4114   5364  32793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_5/main_7
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_5/main_7  macrocell84   4114   5364  32793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_4/main_6
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32793p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_4/main_6  macrocell85   4114   5364  32793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_7/q
Path End       : Net_13793_7/main_1
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32915p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_7/q       macrocell82   1250   1250  14441  RISE       1
Net_13793_7/main_1  macrocell82   3992   5242  32915  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_7/main_4
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250   3049  RISE       1
Net_13793_7/main_4  macrocell82   3969   5219  32938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_6/main_3
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250   3049  RISE       1
Net_13793_6/main_3  macrocell83   3969   5219  32938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : Net_13793_5/main_2
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q       macrocell84   1250   1250   3049  RISE       1
Net_13793_5/main_2  macrocell84   3969   5219  32938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_3/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 32942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_3/clock_0                                         macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_3/q                         macrocell94   1250   1250  -4117  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_3  statuscell3   6974   8224  32942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_7/q
Path End       : Net_13789_7/main_2
Capture Clock  : Net_13789_7/clock_0
Path slack     : 32945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13789_7/q       macrocell98   1250   1250   4633  RISE       1
Net_13789_7/main_2  macrocell98   3961   5211  32945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_7/main_5
Capture Clock  : Net_13793_7/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250   3039  RISE       1
Net_13793_7/main_5  macrocell82   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_6/main_4
Capture Clock  : Net_13793_6/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250   3039  RISE       1
Net_13793_6/main_4  macrocell83   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_5/main_3
Capture Clock  : Net_13793_5/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250   3039  RISE       1
Net_13793_5/main_3  macrocell84   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : Net_13793_4/main_2
Capture Clock  : Net_13793_4/clock_0
Path slack     : 32979p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q       macrocell85   1250   1250   3039  RISE       1
Net_13793_4/main_2  macrocell85   3928   5178  32979  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_7/main_9
Capture Clock  : Net_13789_7/clock_0
Path slack     : 33034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_7/main_9  macrocell98    3873   5123  33034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_6/main_8
Capture Clock  : Net_13789_6/clock_0
Path slack     : 33034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_6/main_8  macrocell99    3873   5123  33034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_5/main_7
Capture Clock  : Net_13789_5/clock_0
Path slack     : 33034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_5/main_7  macrocell100   3873   5123  33034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_4/main_6
Capture Clock  : Net_13789_4/clock_0
Path slack     : 33034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_4/main_6  macrocell101   3873   5123  33034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_3/main_0
Capture Clock  : Net_13793_3/clock_0
Path slack     : 33156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_3/main_0                       macrocell86    2951   5001  33156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_2/main_0
Capture Clock  : Net_13793_2/clock_0
Path slack     : 33156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_2/main_0                       macrocell87    2951   5001  33156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_1/main_0
Capture Clock  : Net_13793_1/clock_0
Path slack     : 33156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_1/main_0                       macrocell88    2951   5001  33156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_13793_0/main_0
Capture Clock  : Net_13793_0/clock_0
Path slack     : 33156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27098  RISE       1
Net_13793_0/main_0                       macrocell89    2951   5001  33156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_7/main_8
Capture Clock  : Net_13789_7/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_7/main_8  macrocell98    3697   4947  33210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_6/main_7
Capture Clock  : Net_13789_6/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_6/main_7  macrocell99    3697   4947  33210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_6/clock_0                                         macrocell99         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_5/main_6
Capture Clock  : Net_13789_5/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_5/main_6  macrocell100   3697   4947  33210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_4/main_5
Capture Clock  : Net_13789_4/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_4/main_5  macrocell101   3697   4947  33210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : Net_13793_7/main_3
Capture Clock  : Net_13793_7/clock_0
Path slack     : 33300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q       macrocell83   1250   1250  14239  RISE       1
Net_13793_7/main_3  macrocell82   3607   4857  33300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : Net_13793_6/main_2
Capture Clock  : Net_13793_6/clock_0
Path slack     : 33300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q       macrocell83   1250   1250  14239  RISE       1
Net_13793_6/main_2  macrocell83   3607   4857  33300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_7/q
Path End       : Net_13798_7/main_2
Capture Clock  : Net_13798_7/clock_0
Path slack     : 33367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_7/q       macrocell90   1250   1250   5921  RISE       1
Net_13798_7/main_2  macrocell90   3539   4789  33367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_7/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 33402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7764
-------------------------------------   ---- 
End-of-path arrival time (ps)           7764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_7/clock_0                                         macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13789_7/q                         macrocell98   1250   1250   4633  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_7  statuscell5   6514   7764  33402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : Net_13798_7/main_3
Capture Clock  : Net_13798_7/clock_0
Path slack     : 33483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q       macrocell91   1250   1250   5620  RISE       1
Net_13798_7/main_3  macrocell90   3424   4674  33483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_7/clock_0                                         macrocell90         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_6/q
Path End       : Net_13798_6/main_2
Capture Clock  : Net_13798_6/clock_0
Path slack     : 33483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_6/q       macrocell91   1250   1250   5620  RISE       1
Net_13798_6/main_2  macrocell91   3424   4674  33483  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_6/clock_0                                         macrocell91         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_7/main_6
Capture Clock  : Net_13793_7/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250   2778  RISE       1
Net_13793_7/main_6  macrocell82   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_6/main_5
Capture Clock  : Net_13793_6/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250   2778  RISE       1
Net_13793_6/main_5  macrocell83   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_5/main_4
Capture Clock  : Net_13793_5/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250   2778  RISE       1
Net_13793_5/main_4  macrocell84   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_4/main_3
Capture Clock  : Net_13793_4/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250   2778  RISE       1
Net_13793_4/main_3  macrocell85   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_3/main_3
Capture Clock  : Net_13789_3/clock_0
Path slack     : 33593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_3/main_3  macrocell102   3314   4564  33593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : Net_13789_2/main_2
Capture Clock  : Net_13789_2/clock_0
Path slack     : 33593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q       macrocell103   1250   1250  -6545  RISE       1
Net_13789_2/main_2  macrocell103   3314   4564  33593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : Net_13789_3/main_2
Capture Clock  : Net_13789_3/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q       macrocell102   1250   1250  -6348  RISE       1
Net_13789_3/main_2  macrocell102   3270   4520  33637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 33855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q                         macrocell88   1250   1250   1492  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_1  statuscell4   6061   7311  33855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 33872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q                         macrocell86   1250   1250   2778  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_3  statuscell4   6044   7294  33872  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_3/main_3
Capture Clock  : Net_13793_3/clock_0
Path slack     : 33951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_3/main_3  macrocell86   2955   4205  33951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : Net_13793_2/main_2
Capture Clock  : Net_13793_2/clock_0
Path slack     : 33951p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q       macrocell87   1250   1250   2622  RISE       1
Net_13793_2/main_2  macrocell87   2955   4205  33951  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_5/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 34099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_5/clock_0                                         macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_5/q                         macrocell100   1250   1250  -7464  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_5  statuscell5    5818   7068  34099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_3/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_3
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 34114p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7053
-------------------------------------   ---- 
End-of-path arrival time (ps)           7053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_3/q                         macrocell102   1250   1250  -6348  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_3  statuscell5    5803   7053  34114  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_3/main_4
Capture Clock  : Net_13789_3/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_3/main_4  macrocell102   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_2/main_3
Capture Clock  : Net_13789_2/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_2/main_3  macrocell103   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : Net_13789_1/main_2
Capture Clock  : Net_13789_1/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q       macrocell104   1250   1250  -5885  RISE       1
Net_13789_1/main_2  macrocell104   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_3/main_5
Capture Clock  : Net_13789_3/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_3/main_5  macrocell102   2789   4039  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_3/clock_0                                         macrocell102        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_2/main_4
Capture Clock  : Net_13789_2/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_2/main_4  macrocell103   2789   4039  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_1/main_3
Capture Clock  : Net_13789_1/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_1/main_3  macrocell104   2789   4039  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : Net_13789_0/main_2
Capture Clock  : Net_13789_0/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name            model name    delay     AT  slack  edge  Fanout
------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q       macrocell105   1250   1250  -5878  RISE       1
Net_13789_0/main_2  macrocell105   2789   4039  34117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_3/main_4
Capture Clock  : Net_13793_3/clock_0
Path slack     : 34274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_3/main_4  macrocell86   2633   3883  34274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_2/main_3
Capture Clock  : Net_13793_2/clock_0
Path slack     : 34274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_2/main_3  macrocell87   2633   3883  34274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_1/q
Path End       : Net_13793_1/main_2
Capture Clock  : Net_13793_1/clock_0
Path slack     : 34274p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_1/q       macrocell88   1250   1250   1492  RISE       1
Net_13793_1/main_2  macrocell88   2633   3883  34274  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_3/main_5
Capture Clock  : Net_13793_3/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_3/main_5  macrocell86   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_2/main_4
Capture Clock  : Net_13793_2/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_2/main_4  macrocell87   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_1/main_3
Capture Clock  : Net_13793_1/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_1/main_3  macrocell88   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_1/clock_0                                         macrocell88         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : Net_13793_0/main_2
Capture Clock  : Net_13793_0/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q       macrocell89   1250   1250   2040  RISE       1
Net_13793_0/main_2  macrocell89   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_3/q
Path End       : Net_13793_3/main_2
Capture Clock  : Net_13793_3/clock_0
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13793_3/q       macrocell86   1250   1250   2778  RISE       1
Net_13793_3/main_2  macrocell86   2627   3877  34280  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_3/clock_0                                         macrocell86         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_1/main_3
Capture Clock  : Net_13798_1/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_1/main_3  macrocell96   2612   3862  34295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : Net_13798_0/main_2
Capture Clock  : Net_13798_0/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q       macrocell97   1250   1250  -5196  RISE       1
Net_13798_0/main_2  macrocell97   2612   3862  34295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : Net_13798_1/main_2
Capture Clock  : Net_13798_1/clock_0
Path slack     : 34298p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q       macrocell96   1250   1250  -5193  RISE       1
Net_13798_1/main_2  macrocell96   2609   3859  34298  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_2/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 34554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_2/clock_0                                         macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_2/q                         macrocell87   1250   1250   2622  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_2  statuscell4   5363   6613  34554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_0/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 34826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_0/clock_0                                         macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_0/q                         macrocell89   1250   1250   2040  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_0  statuscell4   5091   6341  34826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_4/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 35078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_4/clock_0                                         macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_4/q                         macrocell101   1250   1250  -7270  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_4  statuscell5    4839   6089  35078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_7/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_7
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 35367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_7/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_7/q                         macrocell82   1250   1250  14441  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_7  statuscell4   4549   5799  35367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_5/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_5
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 35392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_5/clock_0                                         macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_5/q                         macrocell84   1250   1250   3049  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_5  statuscell4   4524   5774  35392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_4/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_4
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 35405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_4/clock_0                                         macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_4/q                         macrocell85   1250   1250   3039  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_4  statuscell4   4512   5762  35405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_2/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_2
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 35702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_2/clock_0                                         macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_2/q                         macrocell103   1250   1250  -6545  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_2  statuscell5    4215   5465  35702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13793_6/q
Path End       : \Counter_Reg_2:sts:sts_reg\/status_6
Capture Clock  : \Counter_Reg_2:sts:sts_reg\/clock
Path slack     : 35731p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13793_6/clock_0                                         macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13793_6/q                         macrocell83   1250   1250  14239  RISE       1
\Counter_Reg_2:sts:sts_reg\/status_6  statuscell4   4185   5435  35731  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_2:sts:sts_reg\/clock                           statuscell4         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_0/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 36060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_0/clock_0                                         macrocell105        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_0/q                         macrocell105   1250   1250  -5878  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_0  statuscell5    3856   5106  36060  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13789_1/q
Path End       : \Counter_Reg_3:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_3:sts:sts_reg\/clock
Path slack     : 36226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13789_1/clock_0                                         macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_13789_1/q                         macrocell104   1250   1250  -5885  RISE       1
\Counter_Reg_3:sts:sts_reg\/status_1  statuscell5    3690   4940  36226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_3:sts:sts_reg\/clock                           statuscell5         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_0/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_0
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 37292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_0/clock_0                                         macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_0/q                         macrocell97   1250   1250  -5196  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_0  statuscell3   2625   3875  37292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13798_1/q
Path End       : \Counter_Reg_1:sts:sts_reg\/status_1
Capture Clock  : \Counter_Reg_1:sts:sts_reg\/clock
Path slack     : 37295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_13798_1/clock_0                                         macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13798_1/q                         macrocell96   1250   1250  -5193  RISE       1
\Counter_Reg_1:sts:sts_reg\/status_1  statuscell3   2622   3872  37295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_Reg_1:sts:sts_reg\/clock                           statuscell3         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_3/main_0
Capture Clock  : Net_14226_3/clock_0
Path slack     : 37798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_3/main_0                       macrocell78   10289  12339  37798  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_2/main_0
Capture Clock  : Net_14226_2/clock_0
Path slack     : 37798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_2/main_0                       macrocell79   10289  12339  37798  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_1/main_0
Capture Clock  : Net_14226_1/clock_0
Path slack     : 37798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_1/main_0                       macrocell80   10289  12339  37798  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_0/main_0
Capture Clock  : Net_14226_0/clock_0
Path slack     : 37798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        11981
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12339
-------------------------------------   ----- 
End-of-path arrival time (ps)           12339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_0/main_0                       macrocell81   10289  12339  37798  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_3/main_0
Capture Clock  : Net_14124_3/clock_0
Path slack     : 39478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_3/main_0                       macrocell60    9398  11448  39478  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_2/main_0
Capture Clock  : Net_14124_2/clock_0
Path slack     : 39478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_2/main_0                       macrocell61    9398  11448  39478  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_1/main_0
Capture Clock  : Net_14124_1/clock_0
Path slack     : 39478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_1/main_0                       macrocell62    9398  11448  39478  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_0/main_0
Capture Clock  : Net_14124_0/clock_0
Path slack     : 39478p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12769
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            50925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_0/main_0                       macrocell63    9398  11448  39478  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_7/main_0
Capture Clock  : Net_14226_7/clock_0
Path slack     : 39616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_7/main_0                       macrocell74    9399  11449  39616  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_6/main_0
Capture Clock  : Net_14226_6/clock_0
Path slack     : 39616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_6/main_0                       macrocell75    9399  11449  39616  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_5/main_0
Capture Clock  : Net_14226_5/clock_0
Path slack     : 39616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_5/main_0                       macrocell76    9399  11449  39616  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14226_4/main_0
Capture Clock  : Net_14226_4/clock_0
Path slack     : 39616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        12908
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51065

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11449
-------------------------------------   ----- 
End-of-path arrival time (ps)           11449
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14226_4/main_0                       macrocell77    9399  11449  39616  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_7/main_0
Capture Clock  : Net_14124_7/clock_0
Path slack     : 41511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_7/main_0                       macrocell56    8293  10343  41511  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_6/main_0
Capture Clock  : Net_14124_6/clock_0
Path slack     : 41511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_6/main_0                       macrocell57    8293  10343  41511  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_5/main_0
Capture Clock  : Net_14124_5/clock_0
Path slack     : 41511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_5/main_0                       macrocell58    8293  10343  41511  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14124_4/main_0
Capture Clock  : Net_14124_4/clock_0
Path slack     : 41511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        13697
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            51853

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  39478  RISE       1
Net_14124_4/main_0                       macrocell59    8293  10343  41511  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_0/main_0
Capture Clock  : Net_14053_0/clock_0
Path slack     : 41881p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10344
-------------------------------------   ----- 
End-of-path arrival time (ps)           10344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_0/main_0                       macrocell71    8294  10344  41881  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_7/main_0
Capture Clock  : Net_14053_7/clock_0
Path slack     : 41896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_7/main_0                       macrocell64    8280  10330  41896  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_6/main_0
Capture Clock  : Net_14053_6/clock_0
Path slack     : 41896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_6/main_0                       macrocell65    8280  10330  41896  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_5/main_0
Capture Clock  : Net_14053_5/clock_0
Path slack     : 41896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_5/main_0                       macrocell66    8280  10330  41896  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_4/main_0
Capture Clock  : Net_14053_4/clock_0
Path slack     : 41896p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14069
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            52225

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_4/main_0                       macrocell67    8280  10330  41896  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_3/main_0
Capture Clock  : Net_14053_3/clock_0
Path slack     : 50106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_3/main_0                       macrocell68    2940   4990  50106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_2/main_0
Capture Clock  : Net_14053_2/clock_0
Path slack     : 50106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_2/main_0                       macrocell69    2940   4990  50106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  16939  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_1
Path End       : Net_14053_1/main_0
Capture Clock  : Net_14053_1/clock_0
Path slack     : 50106p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        16939
+ Cycle adjust (CyBUS_CLK:R#40 vs. Clock_3(routed):R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            55096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  37798  RISE       1
Net_14053_1/main_0                       macrocell70    2940   4990  50106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  16939  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_7/main_6
Capture Clock  : Net_14053_7/clock_0
Path slack     : 316372p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           27520
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  18368  296945  RISE       1
Net_14053_7/main_6  macrocell64   9152  27520  316372  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_6/main_5
Capture Clock  : Net_14053_6/clock_0
Path slack     : 316372p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           27520
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  18368  296945  RISE       1
Net_14053_6/main_5  macrocell65   9152  27520  316372  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_5/main_4
Capture Clock  : Net_14053_5/clock_0
Path slack     : 316372p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           27520
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  18368  296945  RISE       1
Net_14053_5/main_4  macrocell66   9152  27520  316372  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_4/main_3
Capture Clock  : Net_14053_4/clock_0
Path slack     : 316372p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           27520
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  18368  296945  RISE       1
Net_14053_4/main_3  macrocell67   9152  27520  316372  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_7/main_8
Capture Clock  : Net_14053_7/clock_0
Path slack     : 317254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        9519
-------------------------------------   ----- 
End-of-path arrival time (ps)           26638
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_7/main_8  macrocell64   8269  26638  317254  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_6/main_7
Capture Clock  : Net_14053_6/clock_0
Path slack     : 317254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        9519
-------------------------------------   ----- 
End-of-path arrival time (ps)           26638
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_6/main_7  macrocell65   8269  26638  317254  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_5/main_6
Capture Clock  : Net_14053_5/clock_0
Path slack     : 317254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        9519
-------------------------------------   ----- 
End-of-path arrival time (ps)           26638
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_5/main_6  macrocell66   8269  26638  317254  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_4/main_5
Capture Clock  : Net_14053_4/clock_0
Path slack     : 317254p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        9519
-------------------------------------   ----- 
End-of-path arrival time (ps)           26638
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_4/main_5  macrocell67   8269  26638  317254  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_7/main_7
Capture Clock  : Net_14053_7/clock_0
Path slack     : 318406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8368
-------------------------------------   ----- 
End-of-path arrival time (ps)           25486
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_7/main_7  macrocell64   7118  25486  318406  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_6/main_6
Capture Clock  : Net_14053_6/clock_0
Path slack     : 318406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8368
-------------------------------------   ----- 
End-of-path arrival time (ps)           25486
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_6/main_6  macrocell65   7118  25486  318406  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_5/main_5
Capture Clock  : Net_14053_5/clock_0
Path slack     : 318406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8368
-------------------------------------   ----- 
End-of-path arrival time (ps)           25486
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_5/main_5  macrocell66   7118  25486  318406  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_4/main_4
Capture Clock  : Net_14053_4/clock_0
Path slack     : 318406p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8368
-------------------------------------   ----- 
End-of-path arrival time (ps)           25486
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_4/main_4  macrocell67   7118  25486  318406  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_2
Capture Clock  : Net_14288_1/clock_0
Path slack     : 320296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
Net_14288_1/q         macrocell72   1250   1250  320296  RISE       1
isr_match_sig/main_0  macrocell24   2297   3547  320296  RISE       1
isr_match_sig/q       macrocell24   3350   6897  320296  RISE       1
Net_14288_1/main_2    macrocell72   2630   9527  320296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_0/main_1
Capture Clock  : Net_14288_0/clock_0
Path slack     : 320296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9527
-------------------------------------   ---- 
End-of-path arrival time (ps)           9527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
Net_14288_1/q         macrocell72   1250   1250  320296  RISE       1
isr_match_sig/main_0  macrocell24   2297   3547  320296  RISE       1
isr_match_sig/q       macrocell24   3350   6897  320296  RISE       1
Net_14288_0/main_1    macrocell73   2630   9527  320296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_3/q
Path End       : Net_14053_3/main_2
Capture Clock  : Net_14053_3/clock_0
Path slack     : 321159p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        8485
-------------------------------------   ----- 
End-of-path arrival time (ps)           25603
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_3/q       macrocell68   1250  18368  296945  RISE       1
Net_14053_3/main_2  macrocell68   7235  25603  321159  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_3/main_4
Capture Clock  : Net_14053_3/clock_0
Path slack     : 321883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        7762
-------------------------------------   ----- 
End-of-path arrival time (ps)           24880
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_3/main_4  macrocell68   6512  24880  321883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_2/main_3
Capture Clock  : Net_14053_2/clock_0
Path slack     : 321883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        7762
-------------------------------------   ----- 
End-of-path arrival time (ps)           24880
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_2/main_3  macrocell69   6512  24880  321883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  16939  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_1/q
Path End       : Net_14053_1/main_2
Capture Clock  : Net_14053_1/clock_0
Path slack     : 321883p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        7762
-------------------------------------   ----- 
End-of-path arrival time (ps)           24880
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_1/q       macrocell70   1250  18368  298604  RISE       1
Net_14053_1/main_2  macrocell70   6512  24880  321883  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  16939  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_7/q
Path End       : Net_14053_7/main_2
Capture Clock  : Net_14053_7/clock_0
Path slack     : 322367p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        7277
-------------------------------------   ----- 
End-of-path arrival time (ps)           21525
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_7/q       macrocell64   1250  15497  309468  RISE       1
Net_14053_7/main_2  macrocell64   6027  21525  322367  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_7/main_9
Capture Clock  : Net_14053_7/clock_0
Path slack     : 323537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        6108
-------------------------------------   ----- 
End-of-path arrival time (ps)           20355
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_7/main_9  macrocell64   4858  20355  323537  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_6/main_8
Capture Clock  : Net_14053_6/clock_0
Path slack     : 323537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        6108
-------------------------------------   ----- 
End-of-path arrival time (ps)           20355
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_6/main_8  macrocell65   4858  20355  323537  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_5/main_7
Capture Clock  : Net_14053_5/clock_0
Path slack     : 323537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        6108
-------------------------------------   ----- 
End-of-path arrival time (ps)           20355
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_5/main_7  macrocell66   4858  20355  323537  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_4/main_6
Capture Clock  : Net_14053_4/clock_0
Path slack     : 323537p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        6108
-------------------------------------   ----- 
End-of-path arrival time (ps)           20355
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_4/main_6  macrocell67   4858  20355  323537  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_0/main_2
Capture Clock  : Net_14053_0/clock_0
Path slack     : 323634p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        6010
-------------------------------------   ----- 
End-of-path arrival time (ps)           20257
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_0/main_2  macrocell71   4760  20257  323634  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14069  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_3/main_5
Capture Clock  : Net_14053_3/clock_0
Path slack     : 323674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8842
-------------------------------------   ----- 
End-of-path arrival time (ps)           23089
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_3/main_5  macrocell68   7592  23089  323674  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_2/main_4
Capture Clock  : Net_14053_2/clock_0
Path slack     : 323674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8842
-------------------------------------   ----- 
End-of-path arrival time (ps)           23089
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_2/main_4  macrocell69   7592  23089  323674  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  16939  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_0/q
Path End       : Net_14053_1/main_3
Capture Clock  : Net_14053_1/clock_0
Path slack     : 323674p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        8842
-------------------------------------   ----- 
End-of-path arrival time (ps)           23089
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_0/clock_0                                    macrocell71      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_0/q       macrocell71   1250  15497  297518  RISE       1
Net_14053_1/main_3  macrocell70   7592  23089  323674  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_1/clock_0                                    macrocell70      7225  16939  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_7/main_5
Capture Clock  : Net_14053_7/clock_0
Path slack     : 324586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           19306
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  15497  298364  RISE       1
Net_14053_7/main_5  macrocell64   3808  19306  324586  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_6/main_4
Capture Clock  : Net_14053_6/clock_0
Path slack     : 324586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           19306
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  15497  298364  RISE       1
Net_14053_6/main_4  macrocell65   3808  19306  324586  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_5/main_3
Capture Clock  : Net_14053_5/clock_0
Path slack     : 324586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           19306
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  15497  298364  RISE       1
Net_14053_5/main_3  macrocell66   3808  19306  324586  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_4/q
Path End       : Net_14053_4/main_2
Capture Clock  : Net_14053_4/clock_0
Path slack     : 324586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5058
-------------------------------------   ----- 
End-of-path arrival time (ps)           19306
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_4/q       macrocell67   1250  15497  298364  RISE       1
Net_14053_4/main_2  macrocell67   3808  19306  324586  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_4/clock_0                                    macrocell67      4354  14069  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_7/main_4
Capture Clock  : Net_14053_7/clock_0
Path slack     : 324635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5009
-------------------------------------   ----- 
End-of-path arrival time (ps)           19256
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  15497  298242  RISE       1
Net_14053_7/main_4  macrocell64   3759  19256  324635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_6/main_3
Capture Clock  : Net_14053_6/clock_0
Path slack     : 324635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5009
-------------------------------------   ----- 
End-of-path arrival time (ps)           19256
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  15497  298242  RISE       1
Net_14053_6/main_3  macrocell65   3759  19256  324635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_5/q
Path End       : Net_14053_5/main_2
Capture Clock  : Net_14053_5/clock_0
Path slack     : 324635p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        5009
-------------------------------------   ----- 
End-of-path arrival time (ps)           19256
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_5/q       macrocell66   1250  15497  298242  RISE       1
Net_14053_5/main_2  macrocell66   3759  19256  324635  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_5/clock_0                                    macrocell66      4354  14069  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_3/main_3
Capture Clock  : Net_14053_3/clock_0
Path slack     : 324822p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        4823
-------------------------------------   ----- 
End-of-path arrival time (ps)           21941
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_3/main_3  macrocell68   3573  21941  324822  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_3/clock_0                                    macrocell68      7225  16939  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_2/q
Path End       : Net_14053_2/main_2
Capture Clock  : Net_14053_2/clock_0
Path slack     : 324822p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              16939
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 346763

Launch Clock Arrival Time                       0
+ Clock path delay                      17118
+ Data path delay                        4823
-------------------------------------   ----- 
End-of-path arrival time (ps)           21941
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  17118  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_2/q       macrocell69   1250  18368  297790  RISE       1
Net_14053_2/main_2  macrocell69   3573  21941  324822  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_2/clock_0                                    macrocell69      7225  16939  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : Net_14053_7/main_3
Capture Clock  : Net_14053_7/clock_0
Path slack     : 324966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        4678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18926
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_6/q       macrocell65   1250  15497  310586  RISE       1
Net_14053_7/main_3  macrocell64   3428  18926  324966  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_7/clock_0                                    macrocell64      4354  14069  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14053_6/q
Path End       : Net_14053_6/main_2
Capture Clock  : Net_14053_6/clock_0
Path slack     : 324966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                              14069
+ Cycle adjust (Clock_2(routed):R#4 vs. Clock_3(routed):R#3)   333333
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 343892

Launch Clock Arrival Time                       0
+ Clock path delay                      14247
+ Data path delay                        4678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18926
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_10608/main_3                                       macrocell27      6543   6543  RISE       1
Net_10608/q                                            macrocell27      3350   9893  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14247  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14053_6/q       macrocell65   1250  15497  310586  RISE       1
Net_14053_6/main_2  macrocell65   3428  18926  324966  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_10608/main_4                                       macrocell27      6364   6364  RISE       1
Net_10608/q                                            macrocell27      3350   9714  RISE       1
Net_14053_6/clock_0                                    macrocell65      4354  14069  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_1/q
Path End       : Net_14288_1/main_1
Capture Clock  : Net_14288_1/clock_0
Path slack     : 326276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14288_1/q       macrocell72   1250   1250  320296  RISE       1
Net_14288_1/main_1  macrocell72   2297   3547  326276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_1/main_3
Capture Clock  : Net_14288_1/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14288_0/q       macrocell73   1250   1250  320304  RISE       1
Net_14288_1/main_3  macrocell72   2290   3540  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_1/clock_0                                        macrocell72         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14288_0/q
Path End       : Net_14288_0/main_2
Capture Clock  : Net_14288_0/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14288_0/q       macrocell73   1250   1250  320304  RISE       1
Net_14288_0/main_2  macrocell73   2290   3540  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_14288_0/clock_0                                        macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_7/main_9
Capture Clock  : Net_14124_7/clock_0
Path slack     : 988638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        8780
-------------------------------------   ----- 
End-of-path arrival time (ps)           21549
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_7/main_9  macrocell56   7530  21549  988638  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_6/main_8
Capture Clock  : Net_14124_6/clock_0
Path slack     : 988638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        8780
-------------------------------------   ----- 
End-of-path arrival time (ps)           21549
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_6/main_8  macrocell57   7530  21549  988638  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_5/main_7
Capture Clock  : Net_14124_5/clock_0
Path slack     : 988638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        8780
-------------------------------------   ----- 
End-of-path arrival time (ps)           21549
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_5/main_7  macrocell58   7530  21549  988638  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_4/main_6
Capture Clock  : Net_14124_4/clock_0
Path slack     : 988638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        8780
-------------------------------------   ----- 
End-of-path arrival time (ps)           21549
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_4/main_6  macrocell59   7530  21549  988638  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : Net_14124_7/main_3
Capture Clock  : Net_14124_7/clock_0
Path slack     : 989099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        7391
-------------------------------------   ----- 
End-of-path arrival time (ps)           21088
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_6/q       macrocell57   1250  14947  982817  RISE       1
Net_14124_7/main_3  macrocell56   6141  21088  989099  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_6/q
Path End       : Net_14124_6/main_2
Capture Clock  : Net_14124_6/clock_0
Path slack     : 989099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        7391
-------------------------------------   ----- 
End-of-path arrival time (ps)           21088
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_6/q       macrocell57   1250  14947  982817  RISE       1
Net_14124_6/main_2  macrocell57   6141  21088  989099  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_3/main_4
Capture Clock  : Net_14124_3/clock_0
Path slack     : 991615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4875
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_3/main_4  macrocell60   3625  17643  991615  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_2/main_3
Capture Clock  : Net_14124_2/clock_0
Path slack     : 991615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4875
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_2/main_3  macrocell61   3625  17643  991615  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_1/main_2
Capture Clock  : Net_14124_1/clock_0
Path slack     : 991615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4875
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_1/main_2  macrocell62   3625  17643  991615  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_7/main_8
Capture Clock  : Net_14124_7/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        5775
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_7/main_8  macrocell56   4525  18543  991643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_6/main_7
Capture Clock  : Net_14124_6/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        5775
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_6/main_7  macrocell57   4525  18543  991643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_5/main_6
Capture Clock  : Net_14124_5/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        5775
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_5/main_6  macrocell58   4525  18543  991643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_1/q
Path End       : Net_14124_4/main_5
Capture Clock  : Net_14124_4/clock_0
Path slack     : 991643p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        5775
-------------------------------------   ----- 
End-of-path arrival time (ps)           18543
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_1/q       macrocell62   1250  14019  967879  RISE       1
Net_14124_4/main_5  macrocell59   4525  18543  991643  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_7/main_5
Capture Clock  : Net_14124_7/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        4809
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  14947  967770  RISE       1
Net_14124_7/main_5  macrocell56   3559  18506  991681  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_6/main_4
Capture Clock  : Net_14124_6/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        4809
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  14947  967770  RISE       1
Net_14124_6/main_4  macrocell57   3559  18506  991681  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_5/main_3
Capture Clock  : Net_14124_5/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        4809
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  14947  967770  RISE       1
Net_14124_5/main_3  macrocell58   3559  18506  991681  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_4/q
Path End       : Net_14124_4/main_2
Capture Clock  : Net_14124_4/clock_0
Path slack     : 991681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        4809
-------------------------------------   ----- 
End-of-path arrival time (ps)           18506
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_4/q       macrocell59   1250  14947  967770  RISE       1
Net_14124_4/main_2  macrocell59   3559  18506  991681  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_7/main_4
Capture Clock  : Net_14124_7/clock_0
Path slack     : 992611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  14947  967737  RISE       1
Net_14124_7/main_4  macrocell56   2629  17576  992611  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_6/main_3
Capture Clock  : Net_14124_6/clock_0
Path slack     : 992611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  14947  967737  RISE       1
Net_14124_6/main_3  macrocell57   2629  17576  992611  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_5/q
Path End       : Net_14124_5/main_2
Capture Clock  : Net_14124_5/clock_0
Path slack     : 992611p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           17576
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_5/q       macrocell58   1250  14947  967737  RISE       1
Net_14124_5/main_2  macrocell58   2629  17576  992611  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_3/main_3
Capture Clock  : Net_14124_3/clock_0
Path slack     : 992614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           16645
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_3/main_3  macrocell60   2626  16645  992614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_2/main_2
Capture Clock  : Net_14124_2/clock_0
Path slack     : 992614p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           16645
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_2/main_2  macrocell61   2626  16645  992614  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_7/q
Path End       : Net_14124_7/main_2
Capture Clock  : Net_14124_7/clock_0
Path slack     : 992625p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      13697
+ Data path delay                        3865
-------------------------------------   ----- 
End-of-path arrival time (ps)           17561
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_7/q       macrocell56   1250  14947  984939  RISE       1
Net_14124_7/main_2  macrocell56   2615  17561  992625  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_3/main_5
Capture Clock  : Net_14124_3/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_3/main_5  macrocell60   2607  16625  992633  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_2/main_4
Capture Clock  : Net_14124_2/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_2/main_4  macrocell61   2607  16625  992633  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_1/main_3
Capture Clock  : Net_14124_1/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_1/main_3  macrocell62   2607  16625  992633  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_1/clock_0                                    macrocell62      2876  12769  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_0/q
Path End       : Net_14124_0/main_2
Capture Clock  : Net_14124_0/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3857
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_0/q       macrocell63   1250  14019  968069  RISE       1
Net_14124_0/main_2  macrocell63   2607  16625  992633  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_0/clock_0                                    macrocell63      2876  12769  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_7/main_7
Capture Clock  : Net_14124_7/clock_0
Path slack     : 992641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           17545
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_7/main_7  macrocell56   3527  17545  992641  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_6/main_6
Capture Clock  : Net_14124_6/clock_0
Path slack     : 992641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           17545
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_6/main_6  macrocell57   3527  17545  992641  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_5/main_5
Capture Clock  : Net_14124_5/clock_0
Path slack     : 992641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           17545
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_5/main_5  macrocell58   3527  17545  992641  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_2/q
Path End       : Net_14124_4/main_4
Capture Clock  : Net_14124_4/clock_0
Path slack     : 992641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           17545
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_2/clock_0                                    macrocell61      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_2/q       macrocell61   1250  14019  967964  RISE       1
Net_14124_4/main_4  macrocell59   3527  17545  992641  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_3/main_2
Capture Clock  : Net_14124_3/clock_0
Path slack     : 992919p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12769
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1009259

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        3571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16339
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  14019  968120  RISE       1
Net_14124_3/main_2  macrocell60   2321  16339  992919  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_7/main_6
Capture Clock  : Net_14124_7/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4462
-------------------------------------   ----- 
End-of-path arrival time (ps)           17231
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  14019  968120  RISE       1
Net_14124_7/main_6  macrocell56   3212  17231  992956  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_7/clock_0                                    macrocell56      3804  13697  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_6/main_5
Capture Clock  : Net_14124_6/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4462
-------------------------------------   ----- 
End-of-path arrival time (ps)           17231
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  14019  968120  RISE       1
Net_14124_6/main_5  macrocell57   3212  17231  992956  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_6/clock_0                                    macrocell57      3804  13697  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_5/main_4
Capture Clock  : Net_14124_5/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4462
-------------------------------------   ----- 
End-of-path arrival time (ps)           17231
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  14019  968120  RISE       1
Net_14124_5/main_4  macrocell58   3212  17231  992956  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_5/clock_0                                    macrocell58      3804  13697  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14124_3/q
Path End       : Net_14124_4/main_3
Capture Clock  : Net_14124_4/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               13697
+ Cycle adjust (Clock_2(routed):R#1 vs. Clock_2(routed):R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1010187

Launch Clock Arrival Time                       0
+ Clock path delay                      12769
+ Data path delay                        4462
-------------------------------------   ----- 
End-of-path arrival time (ps)           17231
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_3/clock_0                                    macrocell60      2876  12769  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
Net_14124_3/q       macrocell60   1250  14019  968120  RISE       1
Net_14124_4/main_3  macrocell59   3212  17231  992956  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_14234/main_2                                       macrocell25      6543   6543  RISE       1
Net_14234/q                                            macrocell25      3350   9893  RISE       1
Net_14124_4/clock_0                                    macrocell59      3804  13697  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_7/q
Path End       : Net_14226_7/main_2
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1655998p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        7159
-------------------------------------   ----- 
End-of-path arrival time (ps)           20067
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_7/q       macrocell74   1250  14158  1648434  RISE       1
Net_14226_7/main_2  macrocell74   5909  20067  1655998  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_7/main_5
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1657106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        6051
-------------------------------------   ----- 
End-of-path arrival time (ps)           18959
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_4/q       macrocell77   1250  14158  1637965  RISE       1
Net_14226_7/main_5  macrocell74   4801  18959  1657106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_6/main_4
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1657106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        6051
-------------------------------------   ----- 
End-of-path arrival time (ps)           18959
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_4/q       macrocell77   1250  14158  1637965  RISE       1
Net_14226_6/main_4  macrocell75   4801  18959  1657106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_5/main_3
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1657106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        6051
-------------------------------------   ----- 
End-of-path arrival time (ps)           18959
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_4/q       macrocell77   1250  14158  1637965  RISE       1
Net_14226_5/main_3  macrocell76   4801  18959  1657106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_4/q
Path End       : Net_14226_4/main_2
Capture Clock  : Net_14226_4/clock_0
Path slack     : 1657106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        6051
-------------------------------------   ----- 
End-of-path arrival time (ps)           18959
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_4/q       macrocell77   1250  14158  1637965  RISE       1
Net_14226_4/main_2  macrocell77   4801  18959  1657106  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_7/main_9
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1657235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6850
-------------------------------------   ----- 
End-of-path arrival time (ps)           18830
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_7/main_9  macrocell74   5600  18830  1657235  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_6/main_8
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1657235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6850
-------------------------------------   ----- 
End-of-path arrival time (ps)           18830
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_6/main_8  macrocell75   5600  18830  1657235  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_5/main_7
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1657235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6850
-------------------------------------   ----- 
End-of-path arrival time (ps)           18830
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_5/main_7  macrocell76   5600  18830  1657235  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_4/main_6
Capture Clock  : Net_14226_4/clock_0
Path slack     : 1657235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6850
-------------------------------------   ----- 
End-of-path arrival time (ps)           18830
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_4/main_6  macrocell77   5600  18830  1657235  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_3/main_5
Capture Clock  : Net_14226_3/clock_0
Path slack     : 1657330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_3/main_5  macrocell78   4577  17808  1657330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_2/main_4
Capture Clock  : Net_14226_2/clock_0
Path slack     : 1657330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_2/main_4  macrocell79   4577  17808  1657330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_1/main_3
Capture Clock  : Net_14226_1/clock_0
Path slack     : 1657330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_1/main_3  macrocell80   4577  17808  1657330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_0/q
Path End       : Net_14226_0/main_2
Capture Clock  : Net_14226_0/clock_0
Path slack     : 1657330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17808
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_0/q       macrocell81   1250  13231  1638806  RISE       1
Net_14226_0/main_2  macrocell81   4577  17808  1657330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_0/clock_0                                    macrocell81      2266  11981  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_7/main_6
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1657494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6590
-------------------------------------   ----- 
End-of-path arrival time (ps)           18571
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_3/q       macrocell78   1250  13231  1640057  RISE       1
Net_14226_7/main_6  macrocell74   5340  18571  1657494  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_6/main_5
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1657494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6590
-------------------------------------   ----- 
End-of-path arrival time (ps)           18571
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_3/q       macrocell78   1250  13231  1640057  RISE       1
Net_14226_6/main_5  macrocell75   5340  18571  1657494  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_5/main_4
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1657494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6590
-------------------------------------   ----- 
End-of-path arrival time (ps)           18571
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_3/q       macrocell78   1250  13231  1640057  RISE       1
Net_14226_5/main_4  macrocell76   5340  18571  1657494  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_4/main_3
Capture Clock  : Net_14226_4/clock_0
Path slack     : 1657494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        6590
-------------------------------------   ----- 
End-of-path arrival time (ps)           18571
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_3/q       macrocell78   1250  13231  1640057  RISE       1
Net_14226_4/main_3  macrocell77   5340  18571  1657494  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_3/q
Path End       : Net_14226_3/main_2
Capture Clock  : Net_14226_3/clock_0
Path slack     : 1657639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5517
-------------------------------------   ----- 
End-of-path arrival time (ps)           17498
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_3/q       macrocell78   1250  13231  1640057  RISE       1
Net_14226_3/main_2  macrocell78   4267  17498  1657639  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_3/main_4
Capture Clock  : Net_14226_3/clock_0
Path slack     : 1658305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        4852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16833
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_3/main_4  macrocell78   3602  16833  1658305  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_2/main_3
Capture Clock  : Net_14226_2/clock_0
Path slack     : 1658305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        4852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16833
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_2/main_3  macrocell79   3602  16833  1658305  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_1/main_2
Capture Clock  : Net_14226_1/clock_0
Path slack     : 1658305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        4852
-------------------------------------   ----- 
End-of-path arrival time (ps)           16833
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_1/main_2  macrocell80   3602  16833  1658305  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_7/main_8
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1658330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5754
-------------------------------------   ----- 
End-of-path arrival time (ps)           17734
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_7/main_8  macrocell74   4504  17734  1658330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_6/main_7
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1658330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5754
-------------------------------------   ----- 
End-of-path arrival time (ps)           17734
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_6/main_7  macrocell75   4504  17734  1658330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_5/main_6
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1658330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5754
-------------------------------------   ----- 
End-of-path arrival time (ps)           17734
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_5/main_6  macrocell76   4504  17734  1658330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_1/q
Path End       : Net_14226_4/main_5
Capture Clock  : Net_14226_4/clock_0
Path slack     : 1658330p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5754
-------------------------------------   ----- 
End-of-path arrival time (ps)           17734
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_1/clock_0                                    macrocell80      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_1/q       macrocell80   1250  13231  1639024  RISE       1
Net_14226_4/main_5  macrocell77   4504  17734  1658330  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : Net_14226_7/main_3
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1658661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4496
-------------------------------------   ----- 
End-of-path arrival time (ps)           17404
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_6/q       macrocell75   1250  14158  1651226  RISE       1
Net_14226_7/main_3  macrocell74   3246  17404  1658661  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_6/q
Path End       : Net_14226_6/main_2
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1658661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4496
-------------------------------------   ----- 
End-of-path arrival time (ps)           17404
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_6/q       macrocell75   1250  14158  1651226  RISE       1
Net_14226_6/main_2  macrocell75   3246  17404  1658661  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_7/main_7
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1658781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5303
-------------------------------------   ----- 
End-of-path arrival time (ps)           17284
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_7/main_7  macrocell74   4053  17284  1658781  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_6/main_6
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1658781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5303
-------------------------------------   ----- 
End-of-path arrival time (ps)           17284
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_6/main_6  macrocell75   4053  17284  1658781  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_5/main_5
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1658781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5303
-------------------------------------   ----- 
End-of-path arrival time (ps)           17284
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_5/main_5  macrocell76   4053  17284  1658781  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_4/main_4
Capture Clock  : Net_14226_4/clock_0
Path slack     : 1658781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        5303
-------------------------------------   ----- 
End-of-path arrival time (ps)           17284
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_4/main_4  macrocell77   4053  17284  1658781  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_4/clock_0                                    macrocell77      3194  12908  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_7/main_4
Capture Clock  : Net_14226_7/clock_0
Path slack     : 1658788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17277
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_5/q       macrocell76   1250  14158  1638496  RISE       1
Net_14226_7/main_4  macrocell74   3119  17277  1658788  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_7/clock_0                                    macrocell74      3194  12908  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_6/main_3
Capture Clock  : Net_14226_6/clock_0
Path slack     : 1658788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17277
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_5/q       macrocell76   1250  14158  1638496  RISE       1
Net_14226_6/main_3  macrocell75   3119  17277  1658788  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_6/clock_0                                    macrocell75      3194  12908  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_5/q
Path End       : Net_14226_5/main_2
Capture Clock  : Net_14226_5/clock_0
Path slack     : 1658788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               12908
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1676065

Launch Clock Arrival Time                       0
+ Clock path delay                      12908
+ Data path delay                        4369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17277
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_5/q       macrocell76   1250  14158  1638496  RISE       1
Net_14226_5/main_2  macrocell76   3119  17277  1658788  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_5/clock_0                                    macrocell76      3194  12908  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_3/main_3
Capture Clock  : Net_14226_3/clock_0
Path slack     : 1658915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        4242
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_3/main_3  macrocell78   2992  16223  1658915  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_3/clock_0                                    macrocell78      2266  11981  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_14226_2/q
Path End       : Net_14226_2/main_2
Capture Clock  : Net_14226_2/clock_0
Path slack     : 1658915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                               11981
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   1666667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1675137

Launch Clock Arrival Time                       0
+ Clock path delay                      11981
+ Data path delay                        4242
-------------------------------------   ----- 
End-of-path arrival time (ps)           16223
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1

Data path
pin name            model name   delay     AT    slack  edge  Fanout
------------------  -----------  -----  -----  -------  ----  ------
Net_14226_2/q       macrocell79   1250  13231  1640555  RISE       1
Net_14226_2/main_2  macrocell79   2992  16223  1658915  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_3                                      clockblockcell      0      0  RISE       1
Net_14237/main_2                                       macrocell26      6364   6364  RISE       1
Net_14237/q                                            macrocell26      3350   9714  RISE       1
Net_14226_2/clock_0                                    macrocell79      2266  11981  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147892p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12585
-------------------------------------   ----- 
End-of-path arrival time (ps)           12585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell42     1250   1250  2147892  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      5072   6322  2147892  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   9672  2147892  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2912  12585  2147892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2148459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17707
-------------------------------------   ----- 
End-of-path arrival time (ps)           17707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q        macrocell40    1250   1250  2148459  RISE       1
\UART_1:BUART:tx_status_0\/main_0  macrocell4     9423  10673  2148459  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell4     3350  14023  2148459  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell1   3684  17707  2148459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2148823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell41     1250   1250  2148205  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1  10584  11834  2148823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11461
-------------------------------------   ----- 
End-of-path arrival time (ps)           11461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    4587   5837  2149845  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9187  2149845  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2274  11461  2149845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2151202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11955
-------------------------------------   ----- 
End-of-path arrival time (ps)           11955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2149872  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell41     8375  11955  2151202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151627p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9030
-------------------------------------   ---- 
End-of-path arrival time (ps)           9030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell40     1250   1250  2148459  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7780   9030  2151627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152296p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150305  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8171   8361  2152296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2152483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell40   1250   1250  2148459  RISE       1
\UART_1:BUART:txn\/main_1    macrocell39   9423  10673  2152483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2152483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell40   1250   1250  2148459  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell43   9423  10673  2152483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2153686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell41   1250   1250  2148205  RISE       1
\UART_1:BUART:txn\/main_2    macrocell39   8220   9470  2153686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153686p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell41   1250   1250  2148205  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell43   8220   9470  2153686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell45     1250   1250  2150127  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5509   6759  2153898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2154202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2154202  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell40   7705   8955  2154202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2154202  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell41   7705   8955  2154202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2154202p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell43   1250   1250  2154202  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell42   7705   8955  2154202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2154419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell42   1250   1250  2147892  RISE       1
\UART_1:BUART:txn\/main_4    macrocell39   7488   8738  2154419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2154419p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell42   1250   1250  2147892  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell43   7488   8738  2154419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2154623p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11544
-------------------------------------   ----- 
End-of-path arrival time (ps)           11544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154623  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2303   5883  2154623  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9233  2154623  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2311  11544  2154623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155103p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155103  RISE       1
\UART_1:BUART:txn\/main_3                macrocell39     3684   8054  2155103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155383p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7773
-------------------------------------   ---- 
End-of-path arrival time (ps)           7773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155383  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell39     7583   7773  2155383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell43   1250   1250  2154202  RISE       1
\UART_1:BUART:txn\/main_6   macrocell39   6122   7372  2155785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell45   6080   7330  2155827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell46   6080   7330  2155827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell47   6080   7330  2155827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell54   6080   7330  2155827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2147892  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell40   5637   6887  2156269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2147892  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell41   5637   6887  2156269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell42   1250   1250  2147892  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell42   5637   6887  2156269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2156410p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150305  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell43     6557   6747  2156410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148205  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell40   5339   6589  2156568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148205  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell41   5339   6589  2156568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156568p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell41   1250   1250  2148205  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell42   5339   6589  2156568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156780p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  2149845  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2627   3877  2156780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155383  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell40     5906   6096  2157061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155383  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell42     5906   6096  2157061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell45   4837   6087  2157069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell46   4837   6087  2157069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell47   4837   6087  2157069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell54   4837   6087  2157069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  2157106  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2300   3550  2157106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell48   4587   5837  2157319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157319p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  2149845  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell50   4587   5837  2157319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell48   4305   5555  2157601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157601p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell45   1250   1250  2150127  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell50   4305   5555  2157601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell45   4007   5257  2157899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell46   4007   5257  2157899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell47   4007   5257  2157899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell54   4007   5257  2157899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157937  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell49   3280   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157974p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell46     1250   1250  2155512  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4312   5562  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158089  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell49   3128   5068  2158089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158382  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell49   2835   4775  2158382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell48   3463   4713  2158444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell48   1250   1250  2150970  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell50   3463   4713  2158444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158445p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell39   1250   1250  2158445  RISE       1
\UART_1:BUART:txn\/main_0  macrocell39   3462   4712  2158445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell39         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158515  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell45   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158515  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell46   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158515  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell47   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158515  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell48   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158518  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell45   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158518  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell46   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158518  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell47   2699   4639  2158518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158518  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell48   2698   4638  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2157106  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell45   3350   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  2157106  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell46   3350   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2157106  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell47   3350   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2157106  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell54   3350   4600  2158557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4590
-------------------------------------   ---- 
End-of-path arrival time (ps)           4590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  2157106  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell48   3340   4590  2158566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158632  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell45   2585   4525  2158632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158632  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell46   2585   4525  2158632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158632  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell47   2585   4525  2158632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158639p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158632  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell48   2578   4518  2158639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157937  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell51   2560   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157937  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell52   2560   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158089  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell51   2256   4196  2158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158089  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell52   2256   4196  2158961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148459  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell40   2775   4025  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148459  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell41   2775   4025  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell40   1250   1250  2148459  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell42   2775   4025  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150305  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell40     3733   3923  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150305  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell41     3733   3923  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150305  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell42     3733   3923  2159234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell51   1250   1250  2153196  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell45   2536   3786  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2153196  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell54   2536   3786  2159370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell51   1250   1250  2153196  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell51   2535   3785  2159372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell48   2531   3781  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell50   2531   3781  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell50         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153205  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell45   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153205  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell54   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell45   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell46   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell47   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell47   1250   1250  2151902  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell54   2528   3778  2159379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153205  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell51   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell52   1250   1250  2153205  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell52   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell55   1250   1250  2159653  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell48   2254   3504  2159653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2162045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell54         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell54    1250   1250  2162045  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2872   4122  2162045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

