// Seed: 3904064621
module module_0 ();
  tri1 id_2 = 1;
  tri0 id_3 = id_3.id_1;
  assign id_2 = id_1;
  reg id_4;
  assign module_0[1] = 1'b0;
  assign id_1 = ~id_4;
  always @(1 or posedge 1 == 1 >= 1) begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1;
  always @(id_1 or posedge id_1) begin : LABEL_0
    if (id_1) begin : LABEL_0
      if (1) disable id_2;
    end
  end
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
