Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 11:38:50 2024
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.905   -33964.496                   2513                20676       -0.553      -16.816                     52                20676        0.538        0.000                       0                 10330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -16.416   -33153.531                   2396                14993        0.119        0.000                      0                14993        3.000        0.000                       0                  7457  
    clk_pixel_cw_hdmi       -5.763     -145.546                     36                 5635       -0.037       -0.102                      4                 5635        6.234        0.000                       0                  2858  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -18.905     -808.522                    108                  108       -0.553      -16.715                     48                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         2396  Failing Endpoints,  Worst Slack      -16.416ns,  Total Violation   -33153.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.416ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[14][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        25.994ns  (logic 12.189ns (46.892%)  route 13.805ns (53.108%))
  Logic Levels:           22  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 7.861 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.731    -2.345    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X30Y111        FDRE                                         r  audio_processor/my_yinner/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y111        FDRE (Prop_fdre_C_Q)         0.478    -1.867 r  audio_processor/my_yinner/sample_counter_reg[2]/Q
                         net (fo=14, estimated)       0.867    -1.000    audio_processor/my_yinner/sample_counter[2]
    SLICE_X32Y110        LUT3 (Prop_lut3_I0_O)        0.325    -0.675 r  audio_processor/my_yinner/p_1_out_i_1822/O
                         net (fo=2, estimated)        0.621    -0.054    audio_processor/my_yinner/p_1_out_i_1822_n_0
    SLICE_X32Y110        LUT4 (Prop_lut4_I3_O)        0.327     0.273 r  audio_processor/my_yinner/p_1_out_i_1825/O
                         net (fo=1, routed)           0.000     0.273    audio_processor/my_yinner/p_1_out_i_1825_n_0
    SLICE_X32Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.674 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, estimated)        0.000     0.674    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.008 f  audio_processor/my_yinner/p_1_out_i_1821/O[1]
                         net (fo=1, estimated)        0.729     1.737    audio_processor/my_yinner/p_1_out_i_1821_n_6
    SLICE_X35Y111        LUT5 (Prop_lut5_I3_O)        0.303     2.040 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, estimated)        0.293     2.333    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X35Y111        LUT5 (Prop_lut5_I0_O)        0.124     2.457 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, estimated)        0.723     3.180    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X31Y112        LUT4 (Prop_lut4_I0_O)        0.124     3.304 r  audio_processor/my_yinner/p_1_out_i_258/O
                         net (fo=1, routed)           0.000     3.304    audio_processor/my_yinner/p_1_out_i_258_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     3.552 r  audio_processor/my_yinner/p_1_out_i_96/O[3]
                         net (fo=279, estimated)      1.569     5.121    audio_processor/my_yinner/sel0[3]
    SLICE_X54Y128        MUXF8 (Prop_muxf8_S_O)       0.465     5.586 r  audio_processor/my_yinner/p_1_out_i_425/O
                         net (fo=1, estimated)        1.141     6.727    audio_processor/my_yinner/p_1_out_i_425_n_0
    SLICE_X36Y123        LUT6 (Prop_lut6_I3_O)        0.319     7.046 r  audio_processor/my_yinner/p_1_out_i_147/O
                         net (fo=1, routed)           0.000     7.046    audio_processor/my_yinner/p_1_out_i_147_n_0
    SLICE_X36Y123        MUXF7 (Prop_muxf7_I0_O)      0.212     7.258 r  audio_processor/my_yinner/p_1_out_i_47/O
                         net (fo=1, estimated)        1.338     8.596    audio_processor/my_yinner/p_1_out_i_47_n_0
    SLICE_X20Y109        LUT6 (Prop_lut6_I3_O)        0.299     8.895 r  audio_processor/my_yinner/p_1_out_i_9/O
                         net (fo=2, estimated)        0.685     9.580    audio_processor/my_yinner/sig_buffer[4]
    SLICE_X17Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.704 r  audio_processor/my_yinner/p_1_out_i_13/O
                         net (fo=1, routed)           0.000     9.704    audio_processor/my_yinner/p_1_out_i_13_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.236 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.236    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.570 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, estimated)       2.018    12.588    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    16.803 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, estimated)        0.000    16.803    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    18.321 r  audio_processor/my_yinner/p_1_out__1/P[4]
                         net (fo=2, estimated)        1.609    19.930    audio_processor/my_yinner/p_1_out__1_n_101
    SLICE_X30Y74         LUT3 (Prop_lut3_I1_O)        0.150    20.080 r  audio_processor/my_yinner/df_buffer[0][23]_i_4/O
                         net (fo=2, estimated)        0.862    20.942    audio_processor/my_yinner/df_buffer[0][23]_i_4_n_0
    SLICE_X30Y74         LUT4 (Prop_lut4_I3_O)        0.348    21.290 r  audio_processor/my_yinner/df_buffer[0][23]_i_8/O
                         net (fo=1, routed)           0.000    21.290    audio_processor/my_yinner/df_buffer[0][23]_i_8_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.670 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.009    21.679    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.002 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[1]
                         net (fo=1, estimated)        0.347    22.349    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.306    22.655 r  audio_processor/my_yinner/df_buffer[0][25]_i_1/O
                         net (fo=80, estimated)       0.994    23.649    audio_processor/my_yinner/df_buffer[0][25]_i_1_n_0
    SLICE_X45Y71         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[14][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.422     7.861    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X45Y71         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[14][25]/C
                         clock pessimism             -0.506     7.354    
                         clock uncertainty           -0.074     7.281    
    SLICE_X45Y71         FDRE (Setup_fdre_C_D)       -0.047     7.234    audio_processor/my_yinner/df_buffer_reg[14][25]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                         -23.649    
  -------------------------------------------------------------------
                         slack                                -16.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 counter_100hz_trigger/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_100hz_trigger/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.158%)  route 0.130ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.568    -0.533    counter_100hz_trigger/CLK
    SLICE_X13Y49         FDRE                                         r  counter_100hz_trigger/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  counter_100hz_trigger/count_reg[12]/Q
                         net (fo=2, estimated)        0.130    -0.262    counter_100hz_trigger/count_reg_n_0_[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.102 r  counter_100hz_trigger/count0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    -0.102    counter_100hz_trigger/count0_carry__1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.048 r  counter_100hz_trigger/count0_carry__2/O[0]
                         net (fo=2, routed)           0.000    -0.048    counter_100hz_trigger/count0_carry__2_n_7
    SLICE_X13Y50         FDRE                                         r  counter_100hz_trigger/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.832    -0.325    counter_100hz_trigger/CLK
    SLICE_X13Y50         FDRE                                         r  counter_100hz_trigger/count_reg[13]/C
                         clock pessimism              0.056    -0.269    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102    -0.167    counter_100hz_trigger/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           36  Failing Endpoints,  Worst Slack       -5.763ns,  Total Violation     -145.546ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.102ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.763ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        19.058ns  (logic 9.615ns (50.451%)  route 9.443ns (49.549%))
  Logic Levels:           20  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 11.354 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.634    -2.442    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.554    -2.524    mvg/clk_pixel
    SLICE_X13Y27         FDRE                                         r  mvg/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.456    -2.068 f  mvg/hcount_out_reg[9]/Q
                         net (fo=37, estimated)       1.090    -0.978    my_game/ball/out[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    -0.854 f  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, estimated)        0.504    -0.350    mvg/in_sphere1__2
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.124    -0.226 r  mvg/in_sphere1__2_i_1/O
                         net (fo=54, estimated)       0.881     0.655    my_game/ball/A[9]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     4.691 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.691    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     6.209 r  my_game/ball/in_sphere1__4/P[1]
                         net (fo=2, estimated)        1.021     7.230    my_game/ball/in_sphere1__4_n_104
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.354 r  my_game/ball/tmds_out[2]_i_188/O
                         net (fo=1, routed)           0.000     7.354    my_game/ball/tmds_out[2]_i_188_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.734 r  my_game/ball/tmds_out_reg[2]_i_97/CO[3]
                         net (fo=1, estimated)        0.000     7.734    my_game/ball/tmds_out_reg[2]_i_97_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.953 r  my_game/ball/tmds_out_reg[2]_i_87/O[0]
                         net (fo=2, estimated)        1.015     8.968    my_game/ball/tmds_out_reg[2]_i_87_n_7
    SLICE_X12Y20         LUT2 (Prop_lut2_I0_O)        0.295     9.263 r  my_game/ball/tmds_out[2]_i_91/O
                         net (fo=1, routed)           0.000     9.263    my_game/ball/tmds_out[2]_i_91_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.776 r  my_game/ball/tmds_out_reg[2]_i_40/CO[3]
                         net (fo=1, estimated)        0.000     9.776    my_game/ball/tmds_out_reg[2]_i_40_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.893 r  my_game/ball/tmds_out_reg[2]_i_43/CO[3]
                         net (fo=1, estimated)        0.000     9.893    my_game/ball/tmds_out_reg[2]_i_43_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.216 f  my_game/ball/tmds_out_reg[2]_i_41/O[1]
                         net (fo=3, estimated)        0.904    11.120    my_game/ball/in_sphere0[29]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.306    11.426 f  my_game/ball/tmds_out[2]_i_16_replica/O
                         net (fo=3, estimated)        0.360    11.786    my_game/tmds_out[2]_i_16_n_0_repN_alias
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.910 r  my_game/tmds_out[9]_i_27_comp/O
                         net (fo=2, estimated)        0.446    12.356    mvg/tmds_out[9]_i_4_2
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124    12.480 f  mvg/tmds_out[9]_i_15/O
                         net (fo=1, estimated)        0.882    13.362    mvg/tmds_out[9]_i_15_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    13.486 r  mvg/tmds_out[9]_i_4/O
                         net (fo=24, estimated)       0.357    13.843    my_game/ball/tmds_out_reg[5]
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.967 r  my_game/ball/count[4]_i_18_comp/O
                         net (fo=1, estimated)        0.573    14.540    my_game/ball/count[4]_i_18_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I1_O)        0.124    14.664 r  my_game/ball/count[4]_i_12/O
                         net (fo=3, estimated)        0.612    15.276    my_game/ball/count[4]_i_12_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  my_game/ball/count[4]_i_4/O
                         net (fo=1, estimated)        0.798    16.198    my_game/ball/count[4]_i_4_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.322 r  my_game/ball/count[4]_i_2/O
                         net (fo=1, routed)           0.000    16.322    my_game/ball/count[4]_i_2_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    16.534 r  my_game/ball/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.534    tmds_blue/count_reg[4]_0[1]
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.517    11.424    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.448    11.354    tmds_blue/clk_pixel
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.436    10.917    
                         clock uncertainty           -0.210    10.708    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064    10.772    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                         -16.534    
  -------------------------------------------------------------------
                         slack                                 -5.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            blue_ser/secondary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.562%)  route 0.514ns (73.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.157ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.595    -0.506    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.589    -0.512    red_ser/clk_pixel
    SLICE_X0Y18          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.209    -0.162    red_ser/blue_ser/pwup_rst
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.305     0.188    blue_ser/RST0
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.001    -0.157    blue_ser/clk_pixel
    OLOGIC_X0Y19         OSERDESE2                                    r  blue_ser/secondary/CLKDIV
                         clock pessimism             -0.177    -0.334    
    OLOGIC_X0Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.225    blue_ser/secondary
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                 -0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y32      mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y32      mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          108  Failing Endpoints,  Worst Slack      -18.905ns,  Total Violation     -808.522ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.553ns,  Total Violation      -16.715ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.905ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        18.375ns  (logic 10.849ns (59.042%)  route 7.526ns (40.958%))
  Logic Levels:           21  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=3 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 1667.919 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.514ns = ( 1667.486 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  1664.168 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  1665.828    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.924 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.562  1667.486    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X15Y17         FDRE                                         r  audio_processor/my_yinner/f_out_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.456  1667.942 r  audio_processor/my_yinner/f_out_reg[4]_replica/Q
                         net (fo=7, estimated)        0.813  1668.755    audio_processor/my_yinner/Q[4]_repN
    SLICE_X13Y17         LUT4 (Prop_lut4_I1_O)        0.124  1668.879 r  audio_processor/my_yinner/in_sphere1_i_9/O
                         net (fo=1, routed)           0.000  1668.879    mvg/in_sphere1__1_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  1669.411 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, estimated)        0.000  1669.411    mvg/in_sphere1_i_2_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1669.745 r  mvg/in_sphere1_i_1/O[1]
                         net (fo=4, estimated)        0.632  1670.377    my_game/ball/in_sphere1__1_0[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215  1674.592 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, estimated)        0.000  1674.592    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518  1676.110 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, estimated)        0.633  1676.743    my_game/ball/in_sphere1__1_n_105
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.124  1676.867 r  my_game/ball/tmds_out[2]_i_267/O
                         net (fo=1, routed)           0.000  1676.867    my_game/ball/tmds_out[2]_i_267_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1677.417 r  my_game/ball/tmds_out_reg[2]_i_190/CO[3]
                         net (fo=1, estimated)        0.000  1677.417    my_game/ball/tmds_out_reg[2]_i_190_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1677.751 r  my_game/ball/tmds_out_reg[2]_i_181/O[1]
                         net (fo=1, estimated)        0.516  1678.267    my_game/ball/tmds_out_reg[2]_i_181_n_6
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.303  1678.570 r  my_game/ball/tmds_out[2]_i_90/O
                         net (fo=1, routed)           0.000  1678.570    my_game/ball/tmds_out[2]_i_90_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1679.103 r  my_game/ball/tmds_out_reg[2]_i_40/CO[3]
                         net (fo=1, estimated)        0.000  1679.103    my_game/ball/tmds_out_reg[2]_i_40_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  1679.220 r  my_game/ball/tmds_out_reg[2]_i_43/CO[3]
                         net (fo=1, estimated)        0.000  1679.220    my_game/ball/tmds_out_reg[2]_i_43_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1679.543 f  my_game/ball/tmds_out_reg[2]_i_41/O[1]
                         net (fo=3, estimated)        0.904  1680.447    my_game/ball/in_sphere0[29]
    SLICE_X10Y17         LUT4 (Prop_lut4_I0_O)        0.306  1680.753 f  my_game/ball/tmds_out[2]_i_16_replica/O
                         net (fo=3, estimated)        0.360  1681.113    my_game/tmds_out[2]_i_16_n_0_repN_alias
    SLICE_X11Y17         LUT6 (Prop_lut6_I3_O)        0.124  1681.237 r  my_game/tmds_out[9]_i_27_comp/O
                         net (fo=2, estimated)        0.446  1681.683    mvg/tmds_out[9]_i_4_2
    SLICE_X11Y17         LUT6 (Prop_lut6_I0_O)        0.124  1681.807 f  mvg/tmds_out[9]_i_15/O
                         net (fo=1, estimated)        0.882  1682.689    mvg/tmds_out[9]_i_15_n_0
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124  1682.813 r  mvg/tmds_out[9]_i_4/O
                         net (fo=24, estimated)       0.357  1683.170    my_game/ball/tmds_out_reg[5]
    SLICE_X15Y18         LUT6 (Prop_lut6_I3_O)        0.124  1683.294 r  my_game/ball/count[4]_i_18_comp/O
                         net (fo=1, estimated)        0.573  1683.867    my_game/ball/count[4]_i_18_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I1_O)        0.124  1683.991 r  my_game/ball/count[4]_i_12/O
                         net (fo=3, estimated)        0.612  1684.604    my_game/ball/count[4]_i_12_n_0
    SLICE_X14Y15         LUT6 (Prop_lut6_I0_O)        0.124  1684.728 r  my_game/ball/count[4]_i_4/O
                         net (fo=1, estimated)        0.798  1685.526    my_game/ball/count[4]_i_4_n_0
    SLICE_X13Y14         LUT6 (Prop_lut6_I0_O)        0.124  1685.650 r  my_game/ball/count[4]_i_2/O
                         net (fo=1, routed)           0.000  1685.650    my_game/ball/count[4]_i_2_n_0
    SLICE_X13Y14         MUXF7 (Prop_muxf7_I0_O)      0.212  1685.862 r  my_game/ball/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000  1685.862    tmds_blue/count_reg[4]_0[1]
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  1672.594    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  1664.804 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  1666.381    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.472 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     1.517  1667.989    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  1664.802 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578  1666.380    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     1.448  1667.919    tmds_blue/clk_pixel
    SLICE_X13Y14         FDRE                                         r  tmds_blue/count_reg[4]/C
                         clock pessimism             -0.514  1667.405    
                         clock uncertainty           -0.513  1666.892    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.064  1666.956    tmds_blue/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.956    
                         arrival time                       -1685.861    
  -------------------------------------------------------------------
                         slack                                -18.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.553ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[5]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.279%)  route 0.157ns (52.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.559    -0.542    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X9Y19          FDRE                                         r  audio_processor/my_yinner/f_out_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  audio_processor/my_yinner/f_out_reg[5]_replica_1/Q
                         net (fo=9, estimated)        0.157    -0.244    my_game/Q[5]_repN_1_alias
    SLICE_X9Y18          FDRE                                         r  my_game/notes_in_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7456, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2857, estimated)     0.828    -0.330    my_game/clk_pixel
    SLICE_X9Y18          FDRE                                         r  my_game/notes_in_reg[0][5]/C
                         clock pessimism              0.056    -0.274    
                         clock uncertainty            0.513     0.239    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.070     0.309    my_game/notes_in_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                 -0.553    





