# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
# Date created = 22:57:44  September 05, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		figura2_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY ACEX1K
set_global_assignment -name DEVICE "EP1K100QC208-3"
set_global_assignment -name TOP_LEVEL_ENTITY Experimento1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:57:44  SEPTEMBER 05, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name BDF_FILE codificador/codificador.bdf
set_global_assignment -name BDF_FILE contador/contador.bdf
set_global_assignment -name BDF_FILE divisorDeFrequencia/divisorDeFrequencia.bdf
set_global_assignment -name BDF_FILE multiplexador/multiplexador.bdf
set_global_assignment -name BDF_FILE figura1.bdf
set_global_assignment -name BDF_FILE figura2.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE figura2.vwf
set_global_assignment -name BDF_FILE codificador/Experimento1.bdf
set_global_assignment -name FLEX10K_DEVICE_IO_STANDARD LVTTL/LVCMOS
set_location_assignment PIN_121 -to E0
set_location_assignment PIN_119 -to E1
set_location_assignment PIN_115 -to E2
set_location_assignment PIN_113 -to E3
set_location_assignment PIN_111 -to E4
set_location_assignment PIN_103 -to E5
set_location_assignment PIN_101 -to E6
set_location_assignment PIN_99 -to E7
set_location_assignment PIN_47 -to D0
set_location_assignment PIN_41 -to D1
set_location_assignment PIN_45 -to D2
set_location_assignment PIN_70 -to D3
set_location_assignment PIN_79 -to CLK
set_location_assignment PIN_68 -to A
set_location_assignment PIN_39 -to B
set_location_assignment PIN_56 -to C
set_location_assignment PIN_61 -to D
set_location_assignment PIN_63 -to E
set_location_assignment PIN_65 -to F
set_global_assignment -name MISC_FILE "/home/aluno/√Årea de trabalho/roteiro6/figura1/figura2.dpf"
set_location_assignment PIN_54 -to G