

================================================================
== Vitis HLS Report for 'ReadB'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                                        |                                                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                        Instance                                        |                                    Module                                   |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122  |ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m"   --->   Operation 5 'read' 'size_m_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k"   --->   Operation 6 'read' 'size_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n"   --->   Operation 7 'read' 'size_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_m_c12, i32 %size_m_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_k_c7, i32 %size_k_read"   --->   Operation 9 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %size_n_c4, i32 %size_n_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %size_n_read" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:268]   --->   Operation 11 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.88ns)   --->   "%add_ln111 = add i33 %zext_ln111, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:268]   --->   Operation 12 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln111, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:268]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %size_m_read" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:268]   --->   Operation 14 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%add_ln116 = add i33 %zext_ln116, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:268]   --->   Operation 15 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln116, i32 9, i32 32" [../kernel/Memory.cpp:268]   --->   Operation 16 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%div_i_i = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %size_m_read, i32 4, i32 31"   --->   Operation 17 'partselect' 'div_i_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %memory"   --->   Operation 18 'read' 'memory_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %size_k_read, i5 0"   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln4_cast = zext i24 %trunc_ln4" [../kernel/Memory.cpp:268]   --->   Operation 20 'zext' 'trunc_ln4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast = zext i37 %tmp"   --->   Operation 21 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.15ns)   --->   "%bound4 = mul i60 %trunc_ln4_cast, i60 %tmp_cast" [../kernel/Memory.cpp:268]   --->   Operation 22 'mul' 'bound4' <Predicate = true> <Delay = 3.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i24 %trunc_ln" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:268]   --->   Operation 23 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bound4_cast = zext i60 %bound4" [../kernel/Memory.cpp:268]   --->   Operation 24 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.85ns)   --->   "%bound18 = mul i83 %trunc_ln_cast, i83 %bound4_cast" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:268]   --->   Operation 25 'mul' 'bound18' <Predicate = true> <Delay = 3.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln114 = call void @ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1, i83 %bound18, i512 %bMemory, i60 %bound4, i32 %size_k_read, i37 %tmp, i28 %div_i_i, i64 %memory_read, i512 %gmem1" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:268]   --->   Operation 27 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n_c4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_25, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln114 = call void @ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1, i83 %bound18, i512 %bMemory, i60 %bound4, i32 %size_k_read, i37 %tmp, i28 %div_i_i, i64 %memory_read, i512 %gmem1" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:268]   --->   Operation 33 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln287 = ret" [../kernel/Memory.cpp:287]   --->   Operation 34 'ret' 'ret_ln287' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bMemory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size_n_c4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k_c7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m_c12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_m_read       (read          ) [ 00000]
size_k_read       (read          ) [ 00111]
size_n_read       (read          ) [ 00000]
write_ln0         (write         ) [ 00000]
write_ln0         (write         ) [ 00000]
write_ln0         (write         ) [ 00000]
zext_ln111        (zext          ) [ 00000]
add_ln111         (add           ) [ 00000]
trunc_ln          (partselect    ) [ 00100]
zext_ln116        (zext          ) [ 00000]
add_ln116         (add           ) [ 00000]
trunc_ln4         (partselect    ) [ 00100]
div_i_i           (partselect    ) [ 00111]
memory_read       (read          ) [ 00011]
tmp               (bitconcatenate) [ 00011]
trunc_ln4_cast    (zext          ) [ 00000]
tmp_cast          (zext          ) [ 00000]
bound4            (mul           ) [ 00011]
trunc_ln_cast     (zext          ) [ 00000]
bound4_cast       (zext          ) [ 00000]
bound18           (mul           ) [ 00011]
empty             (wait          ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
call_ln114        (call          ) [ 00000]
ret_ln287         (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bMemory">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bMemory"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="size_m">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="size_n_c4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n_c4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size_k_c7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k_c7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="size_m_c12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m_c12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="size_m_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="size_k_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="size_n_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="memory_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="memory_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="83" slack="1"/>
<pin id="125" dir="0" index="2" bw="512" slack="0"/>
<pin id="126" dir="0" index="3" bw="60" slack="1"/>
<pin id="127" dir="0" index="4" bw="32" slack="2"/>
<pin id="128" dir="0" index="5" bw="37" slack="1"/>
<pin id="129" dir="0" index="6" bw="28" slack="2"/>
<pin id="130" dir="0" index="7" bw="64" slack="1"/>
<pin id="131" dir="0" index="8" bw="512" slack="0"/>
<pin id="132" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="0" index="1" bw="37" slack="0"/>
<pin id="139" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bound18_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="60" slack="0"/>
<pin id="143" dir="1" index="2" bw="83" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound18/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln111_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln111_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="33" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln116_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln116_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="33" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="div_i_i_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="28" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div_i_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="37" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln4_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="1"/>
<pin id="203" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln4_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="37" slack="0"/>
<pin id="207" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="1"/>
<pin id="212" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln_cast/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bound4_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="60" slack="0"/>
<pin id="216" dir="1" index="1" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound4_cast/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="size_k_read_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_k_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="trunc_ln_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="1"/>
<pin id="227" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="230" class="1005" name="trunc_ln4_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="1"/>
<pin id="232" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="div_i_i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="28" slack="2"/>
<pin id="237" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="div_i_i "/>
</bind>
</comp>

<comp id="240" class="1005" name="memory_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="1"/>
<pin id="242" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="memory_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="37" slack="1"/>
<pin id="247" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="250" class="1005" name="bound4_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="60" slack="1"/>
<pin id="252" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="bound18_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="83" slack="1"/>
<pin id="257" dir="1" index="1" bw="83" slack="1"/>
</pin_list>
<bind>
<opset="bound18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="74" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="80" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="86" pin="2"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="147"><net_src comp="86" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="74" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="74" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="217"><net_src comp="136" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="222"><net_src comp="80" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="228"><net_src comp="154" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="233"><net_src comp="174" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="238"><net_src comp="184" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="122" pin=6"/></net>

<net id="243"><net_src comp="116" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="122" pin=7"/></net>

<net id="248"><net_src comp="194" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="253"><net_src comp="136" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="258"><net_src comp="140" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bMemory | {3 4 }
	Port: size_n_c4 | {1 }
	Port: size_k_c7 | {1 }
	Port: size_m_c12 | {1 }
 - Input state : 
	Port: ReadB : gmem1 | {3 4 }
	Port: ReadB : memory | {2 }
	Port: ReadB : size_n | {1 }
	Port: ReadB : size_k | {1 }
	Port: ReadB : size_m | {1 }
  - Chain level:
	State 1
		add_ln111 : 1
		trunc_ln : 2
		add_ln116 : 1
		trunc_ln4 : 2
	State 2
		tmp_cast : 1
		bound4 : 2
		bound4_cast : 3
		bound18 : 4
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122 |    3    |  0.387  |   1645  |   955   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                    add_ln111_fu_148                                    |    0    |    0    |    0    |    39   |
|          |                                    add_ln116_fu_168                                    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                      bound4_fu_136                                     |    3    |    0    |    0    |    25   |
|          |                                     bound18_fu_140                                     |    4    |    0    |    0    |    37   |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 size_m_read_read_fu_74                                 |    0    |    0    |    0    |    0    |
|   read   |                                 size_k_read_read_fu_80                                 |    0    |    0    |    0    |    0    |
|          |                                 size_n_read_read_fu_86                                 |    0    |    0    |    0    |    0    |
|          |                                 memory_read_read_fu_116                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  write_ln0_write_fu_92                                 |    0    |    0    |    0    |    0    |
|   write  |                                 write_ln0_write_fu_100                                 |    0    |    0    |    0    |    0    |
|          |                                 write_ln0_write_fu_108                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    zext_ln111_fu_144                                   |    0    |    0    |    0    |    0    |
|          |                                    zext_ln116_fu_164                                   |    0    |    0    |    0    |    0    |
|   zext   |                                  trunc_ln4_cast_fu_201                                 |    0    |    0    |    0    |    0    |
|          |                                     tmp_cast_fu_205                                    |    0    |    0    |    0    |    0    |
|          |                                  trunc_ln_cast_fu_210                                  |    0    |    0    |    0    |    0    |
|          |                                   bound4_cast_fu_214                                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     trunc_ln_fu_154                                    |    0    |    0    |    0    |    0    |
|partselect|                                    trunc_ln4_fu_174                                    |    0    |    0    |    0    |    0    |
|          |                                     div_i_i_fu_184                                     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                       tmp_fu_194                                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                        |    10   |  0.387  |   1645  |   1095  |
|----------|----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  bound18_reg_255  |   83   |
|   bound4_reg_250  |   60   |
|  div_i_i_reg_235  |   28   |
|memory_read_reg_240|   64   |
|size_k_read_reg_219|   32   |
|    tmp_reg_245    |   37   |
| trunc_ln4_reg_230 |   24   |
|  trunc_ln_reg_225 |   24   |
+-------------------+--------+
|       Total       |   352  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    0   |  1645  |  1095  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    0   |  1997  |  1095  |
+-----------+--------+--------+--------+--------+
