Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 15:25:05 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.773   -11567.715                   3730                 9326        0.039        0.000                      0                 9326        3.225        0.000                       0                  6608  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.773   -11567.715                   3730                 9326        0.039        0.000                      0                 9326        3.225        0.000                       0                  6608  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         3730  Failing Endpoints,  Worst Slack       -5.773ns,  Total Violation   -11567.715ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.773ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.755ns  (logic 6.712ns (52.622%)  route 6.043ns (47.377%))
  Logic Levels:           39  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.035     0.035    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X27Y51         FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/Q
                         net (fo=7, routed)           0.121     0.254    inst1/inst0/inst0/inst7/inst0/p1_concat_7301_comb[7]_repN
    SLICE_X27Y50         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     0.354 f  inst1/inst0/inst0/inst7/inst0/i___792_i_1__2/O
                         net (fo=32, routed)          0.158     0.512    inst1/inst0/inst0/inst7/inst0_n_802
    SLICE_X28Y50         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     0.689 f  inst1/inst0/inst0/inst7/i___810/O
                         net (fo=2, routed)           0.257     0.946    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/B[4]
    DSP48E2_X2Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.141 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.141    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X2Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.233 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.233    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X2Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     1.970 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     1.970    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<35>
    DSP48E2_X2Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.029 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.029    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<35>
    DSP48E2_X2Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.728 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.728    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.887 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.903    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X2Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.601 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.601    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.742 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.390     4.132    inst1/inst0/inst0/inst7/inst0/P[0]
    SLICE_X25Y53         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     4.170 f  inst1/inst0/inst0/inst7/inst0/i___60_i_4__2/O
                         net (fo=2, routed)           0.107     4.277    inst1/inst0/inst0/inst7/inst0/i___60_i_4__2_n_0
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.341 f  inst1/inst0/inst0/inst7/inst0/i___328_i_23/O
                         net (fo=1, routed)           0.050     4.391    inst1/inst0/inst0/inst7/inst0/i___328_i_23_n_0
    SLICE_X25Y53         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.491 r  inst1/inst0/inst0/inst7/inst0/i___328_i_17/O
                         net (fo=49, routed)          0.279     4.770    inst1/inst0/inst0/inst7/inst0/i___328_i_17_n_0
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.870 r  inst1/inst0/inst0/inst7/inst0/i___780_i_10/O
                         net (fo=1, routed)           0.296     5.166    inst1/inst0/inst0/inst7/inst0/i___780_i_10_n_0
    SLICE_X20Y48         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.407 r  inst1/inst0/inst0/inst7/inst0/i___780_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.435    inst1/inst0/inst0/inst7/inst0/i___780_i_2__0_n_0
    SLICE_X20Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.458 r  inst1/inst0/inst0/inst7/inst0/i___779_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.486    inst1/inst0/inst0/inst7/inst0/i___779_i_3__0_n_0
    SLICE_X20Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.602 r  inst1/inst0/inst0/inst7/inst0/i___328_i_3__1/CO[6]
                         net (fo=9, routed)           0.281     5.883    inst1/inst0/inst0/inst7/inst0/i___328_i_14_0[3]
    SLICE_X21Y53         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.996 r  inst1/inst0/inst0/inst7/inst0/i___784_i_4/O
                         net (fo=5, routed)           0.180     6.176    inst1/inst0/inst0/inst7/inst0/i___328_i_15_0
    SLICE_X19Y53         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     6.240 f  inst1/inst0/inst0/inst7/inst0/i___68_i_6/O
                         net (fo=1, routed)           0.127     6.367    inst1/inst0/inst0/inst7/inst0/i___68_i_6_n_0
    SLICE_X19Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     6.518 r  inst1/inst0/inst0/inst7/inst0/i___68_i_1__3/O
                         net (fo=5, routed)           0.132     6.650    inst1/inst0/inst0/inst7/inst0_n_776
    SLICE_X18Y54         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.714 f  inst1/inst0/inst0/inst7/i___68/O
                         net (fo=117, routed)         0.293     7.007    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_reg[4]_2
    SLICE_X16Y54         LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     7.146 r  inst1/inst0/inst0/inst7/inst0/i___48_i_1__4/O
                         net (fo=7, routed)           0.178     7.324    inst1/inst0/inst0/inst7/inst0_n_680
    SLICE_X16Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.475 r  inst1/inst0/inst0/inst7/i___722/O
                         net (fo=1, routed)           0.202     7.677    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_reg[0]_1[3]
    SLICE_X16Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.842 r  inst1/inst0/inst0/inst7/inst0/i___48_i_2__2/CO[3]
                         net (fo=170, routed)         0.261     8.103    inst1/inst0/inst0/inst7/inst0/i___754[0]
    SLICE_X17Y53         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     8.142 r  inst1/inst0/inst0/inst7/inst0/i___497_i_1__1/O
                         net (fo=8, routed)           0.242     8.384    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_comb[3]
    SLICE_X16Y54         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.448 r  inst1/inst0/inst0/inst7/inst0/i___317_i_3__1/O
                         net (fo=2, routed)           0.177     8.625    inst1/inst0/inst0/inst7/inst0_n_708
    SLICE_X16Y55         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     8.799 r  inst1/inst0/inst0/inst7/i___317/O
                         net (fo=1, routed)           0.051     8.850    inst1/inst0/inst0/inst7/inst0/i___299_0
    SLICE_X16Y55         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.966 f  inst1/inst0/inst0/inst7/inst0/i___299_i_1__4/O
                         net (fo=31, routed)          0.488     9.454    inst1/inst0/inst0/inst7/inst0/i___313
    SLICE_X14Y54         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     9.602 f  inst1/inst0/inst0/inst7/inst0/i__i_26__4/O
                         net (fo=2, routed)           0.204     9.806    inst1/inst0/inst0/inst7/inst0/i__i_26__4_n_0
    SLICE_X14Y53         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.984 f  inst1/inst0/inst0/inst7/inst0/i__i_11__5/O
                         net (fo=3, routed)           0.275    10.259    inst1/inst0/inst0/inst7/inst0/i__i_11__5_n_0
    SLICE_X12Y54         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063    10.322 f  inst1/inst0/inst0/inst7/inst0/i__i_5__5/O
                         net (fo=2, routed)           0.165    10.487    inst1/inst0/inst0/inst7/inst0/i__i_12__5_0
    SLICE_X11Y55         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.635 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_27/O
                         net (fo=1, routed)           0.210    10.845    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_27_n_0
    SLICE_X10Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    11.036 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.064    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_26_n_0
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072    11.136 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.217    11.353    inst1/inst0/inst0/inst7/inst0/p1_addend_y__3_comb0[9]
    SLICE_X9Y55          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.531 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_14__5/O
                         net (fo=1, routed)           0.018    11.549    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_14__5_n_0
    SLICE_X9Y55          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    11.787 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_1__5/CO[7]
                         net (fo=1, routed)           0.028    11.815    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_1__5_n_0
    SLICE_X9Y56          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    11.908 f  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_1__5/O[2]
                         net (fo=2, routed)           0.304    12.212    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_1__5_n_13
    SLICE_X7Y59          LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178    12.390 r  inst1/inst0/inst0/inst7/inst0/i___332_i_2__2/O
                         net (fo=2, routed)           0.198    12.588    inst1/inst0/inst0/inst7/inst0/i___332_i_4__0_0
    SLICE_X7Y57          LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148    12.736 r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_i_1__5/O
                         net (fo=1, routed)           0.054    12.790    inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_comb
    SLICE_X7Y57          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.025     7.025    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X7Y57          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X7Y57          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                 -5.773    

Slack (VIOLATED) :        -5.735ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.717ns  (logic 6.705ns (52.725%)  route 6.012ns (47.275%))
  Logic Levels:           42  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.035     0.035    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X26Y74         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[28]/Q
                         net (fo=8, routed)           0.119     0.250    inst1/inst0/inst0/inst3/inst0/p1_concat_7295_comb[5]
    SLICE_X27Y74         LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.170     0.420 r  inst1/inst0/inst0/inst3/inst0/i___39_i_2/O
                         net (fo=2, routed)           0.137     0.557    inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[28]_2
    SLICE_X27Y73         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     0.596 f  inst1/inst0/inst0/inst3/inst0/i___38_i_1__1/O
                         net (fo=57, routed)          0.244     0.840    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__2_i_1__1_n_0
    SLICE_X28Y74         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     0.988 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1_i_17/O
                         net (fo=2, routed)           0.284     1.272    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/B[0]
    DSP48E2_X2Y28        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.195     1.467 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.467    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X2Y28        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.092     1.559 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     1.559    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X2Y28        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.737     2.296 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     2.296    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<31>
    DSP48E2_X2Y28        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.059     2.355 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     2.355    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<31>
    DSP48E2_X2Y28        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.699     3.054 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.054    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y28        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.213 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.229    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X2Y29        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.927 f  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.927    inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y29        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.068 r  inst1/inst0/inst0/inst3/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.385     4.453    inst1/inst0/inst0/inst3/inst0/DSP_ALU_INST[0]
    SLICE_X26Y77         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.491 f  inst1/inst0/inst0/inst3/inst0/i___37_i_1__1/O
                         net (fo=7, routed)           0.125     4.616    inst1/inst0/inst0/inst3/inst0_n_724
    SLICE_X26Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     4.793 r  inst1/inst0/inst0/inst3/i___37/O
                         net (fo=1, routed)           0.111     4.904    inst1/inst0/inst0/inst3/inst0/i___566_i_9__0_0
    SLICE_X26Y76         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     5.053 r  inst1/inst0/inst0/inst3/inst0/i___330_i_6/O
                         net (fo=49, routed)          0.133     5.186    inst1/inst0/inst0/inst3/inst0/i___330_i_6_n_0
    SLICE_X27Y76         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     5.226 r  inst1/inst0/inst0/inst3/inst0/i___268_i_15/O
                         net (fo=1, routed)           0.279     5.505    inst1/inst0/inst0/inst3/inst0/i___268_i_15_n_0
    SLICE_X28Y76         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.746 r  inst1/inst0/inst0/inst3/inst0/i___268_i_5/CO[7]
                         net (fo=1, routed)           0.028     5.774    inst1/inst0/inst0/inst3/inst0/i___268_i_5_n_0
    SLICE_X28Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.797 r  inst1/inst0/inst0/inst3/inst0/i___331_i_8/CO[7]
                         net (fo=1, routed)           0.028     5.825    inst1/inst0/inst0/inst3/inst0/i___331_i_8_n_0
    SLICE_X28Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.941 r  inst1/inst0/inst0/inst3/inst0/i___331_i_3/CO[6]
                         net (fo=15, routed)          0.161     6.102    inst1/inst0/inst0/inst3/inst0/i___331_i_14_0[0]
    SLICE_X27Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     6.202 r  inst1/inst0/inst0/inst3/inst0/i___34_i_2__0/O
                         net (fo=12, routed)          0.125     6.327    inst1/inst0/inst0/inst3/inst0/p0_in1_r_reg[25]_0
    SLICE_X27Y79         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     6.505 r  inst1/inst0/inst0/inst3/inst0/i___15_i_5__0/O
                         net (fo=1, routed)           0.175     6.680    inst1/inst0/inst0/inst3/inst0/i___15_i_5__0_n_0
    SLICE_X30Y79         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     6.743 f  inst1/inst0/inst0/inst3/inst0/i___15_i_2__1/O
                         net (fo=39, routed)          0.215     6.958    inst1/inst0/inst0/inst3/inst0_n_498
    SLICE_X30Y84         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     7.022 r  inst1/inst0/inst0/inst3/i___34/O
                         net (fo=39, routed)          0.168     7.190    inst1/inst0/inst0/inst3/inst0/p1_greater_exp_bexp__1_reg[0]_1
    SLICE_X30Y83         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     7.229 f  inst1/inst0/inst0/inst3/inst0/i___275_i_3/O
                         net (fo=4, routed)           0.125     7.354    inst1/inst0/inst0/inst3/inst0_n_455
    SLICE_X31Y83         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174     7.528 r  inst1/inst0/inst0/inst3/i___502/O
                         net (fo=1, routed)           0.210     7.738    inst1/inst0/inst0/inst3/inst0/p1_greater_exp_bexp__1_reg[0]_3[3]
    SLICE_X31Y84         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.903 r  inst1/inst0/inst0/inst3/inst0/i___14_i_1__0/CO[3]
                         net (fo=106, routed)         0.261     8.164    inst1/inst0/inst0/inst3/p1_ugt_7707_comb
    SLICE_X30Y84         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     8.227 r  inst1/inst0/inst0/inst3/i___708/O
                         net (fo=4, routed)           0.402     8.629    inst1/inst0/inst0/inst3/inst0/p1_greater_exp_bexp__1_reg[7]_1[1]
    SLICE_X32Y83         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.062     8.691 r  inst1/inst0/inst0/inst3/inst0/i___11_i_1__0/O
                         net (fo=38, routed)          0.312     9.003    inst1/inst0/inst0/inst3/inst0/i___708
    SLICE_X34Y81         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     9.181 f  inst1/inst0/inst0/inst3/inst0/i___573_i_1__0/O
                         net (fo=3, routed)           0.221     9.402    inst1/inst0/inst0/inst3/inst0_n_523
    SLICE_X35Y81         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.063     9.465 r  inst1/inst0/inst0/inst3/i___574/O
                         net (fo=3, routed)           0.199     9.664    inst1/inst0/inst0/inst3/i___574_n_0
    SLICE_X33Y81         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     9.728 f  inst1/inst0/inst0/inst3/i___570/O
                         net (fo=2, routed)           0.169     9.897    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809[7]_i_9__1_0
    SLICE_X34Y82         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148    10.045 f  inst1/inst0/inst0/inst3/inst0/i__i_2__1/O
                         net (fo=3, routed)           0.129    10.174    inst1/inst0/inst0/inst3/inst0/i__i_8__1_0
    SLICE_X34Y84         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147    10.321 r  inst1/inst0/inst0/inst3/inst0/i___547_i_4__0/O
                         net (fo=1, routed)           0.255    10.576    inst1/inst0/inst0/inst3/inst0/i___547_i_4__0_n_0
    SLICE_X35Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    10.767 r  inst1/inst0/inst0/inst3/inst0/i___547_i_3__0/CO[7]
                         net (fo=1, routed)           0.028    10.795    inst1/inst0/inst0/inst3/inst0/i___547_i_3__0_n_0
    SLICE_X35Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023    10.818 r  inst1/inst0/inst0/inst3/inst0/i___547_i_2__0/CO[7]
                         net (fo=1, routed)           0.028    10.846    inst1/inst0/inst0/inst3/inst0/i___547_i_2__0_n_0
    SLICE_X35Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109    10.955 r  inst1/inst0/inst0/inst3/inst0/i___491_i_2__0/O[4]
                         net (fo=1, routed)           0.146    11.101    inst1/inst0/inst0/inst3/inst0/p1_addend_x__3_comb0[21]
    SLICE_X34Y88         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147    11.248 r  inst1/inst0/inst0/inst3/inst0/i___232_i_1__1/O
                         net (fo=2, routed)           0.260    11.508    inst1/inst0/inst0/inst3/inst0_n_352
    SLICE_X32Y87         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098    11.606 r  inst1/inst0/inst0/inst3/i___232/O
                         net (fo=1, routed)           0.012    11.618    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_7[0]
    SLICE_X32Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    11.815 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028    11.843    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[23]_i_1__1_n_0
    SLICE_X32Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    11.947 r  inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[27]_i_1__1/O[1]
                         net (fo=2, routed)           0.209    12.156    inst1/inst0/inst0/inst3/inst0/p1_bit_slice_7809_reg[27]_i_1__1_n_14
    SLICE_X32Y88         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    12.256 r  inst1/inst0/inst0/inst3/inst0/i___335_i_4__0/O
                         net (fo=2, routed)           0.182    12.438    inst1/inst0/inst0/inst3/inst0/i___335_i_4__0_n_0
    SLICE_X32Y89         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    12.586 f  inst1/inst0/inst0/inst3/inst0/i___335_i_2__0/O
                         net (fo=1, routed)           0.046    12.632    inst1/inst0/inst0/inst3/inst0_n_777
    SLICE_X32Y89         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063    12.695 r  inst1/inst0/inst0/inst3/i___335/O
                         net (fo=1, routed)           0.057    12.752    inst1/inst0/inst0/inst3/inst0/p1_ne_7815_comb
    SLICE_X32Y89         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.025     7.025    inst1/inst0/inst0/inst3/inst0/clk
    SLICE_X32Y89         FDRE                                         r  inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X32Y89         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst3/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                 -5.735    

Slack (VIOLATED) :        -5.731ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst7/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 6.746ns (53.068%)  route 5.966ns (46.932%))
  Logic Levels:           40  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=4 LUT6=18)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.035     0.035    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X27Y51         FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.133 f  inst1/inst0/inst0/inst7/inst0/p0_in1_i_reg[30]_replica/Q
                         net (fo=7, routed)           0.121     0.254    inst1/inst0/inst0/inst7/inst0/p1_concat_7301_comb[7]_repN
    SLICE_X27Y50         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     0.354 f  inst1/inst0/inst0/inst7/inst0/i___792_i_1__2/O
                         net (fo=32, routed)          0.158     0.512    inst1/inst0/inst0/inst7/inst0_n_802
    SLICE_X28Y50         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     0.689 f  inst1/inst0/inst0/inst7/i___810/O
                         net (fo=2, routed)           0.257     0.946    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/B[4]
    DSP48E2_X2Y18        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.195     1.141 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     1.141    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X2Y18        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.092     1.233 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     1.233    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X2Y18        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_U[35])
                                                      0.737     1.970 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[35]
                         net (fo=1, routed)           0.000     1.970    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<35>
    DSP48E2_X2Y18        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[35]_U_DATA[35])
                                                      0.059     2.029 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[35]
                         net (fo=1, routed)           0.000     2.029    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<35>
    DSP48E2_X2Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[35]_ALU_OUT[47])
                                                      0.699     2.728 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.728    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.887 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     2.903    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X2Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.601 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.601    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.742 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.390     4.132    inst1/inst0/inst0/inst7/inst0/P[0]
    SLICE_X25Y53         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     4.170 f  inst1/inst0/inst0/inst7/inst0/i___60_i_4__2/O
                         net (fo=2, routed)           0.107     4.277    inst1/inst0/inst0/inst7/inst0/i___60_i_4__2_n_0
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.341 f  inst1/inst0/inst0/inst7/inst0/i___328_i_23/O
                         net (fo=1, routed)           0.050     4.391    inst1/inst0/inst0/inst7/inst0/i___328_i_23_n_0
    SLICE_X25Y53         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.491 r  inst1/inst0/inst0/inst7/inst0/i___328_i_17/O
                         net (fo=49, routed)          0.279     4.770    inst1/inst0/inst0/inst7/inst0/i___328_i_17_n_0
    SLICE_X23Y48         LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.100     4.870 r  inst1/inst0/inst0/inst7/inst0/i___780_i_10/O
                         net (fo=1, routed)           0.296     5.166    inst1/inst0/inst0/inst7/inst0/i___780_i_10_n_0
    SLICE_X20Y48         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.407 r  inst1/inst0/inst0/inst7/inst0/i___780_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.435    inst1/inst0/inst0/inst7/inst0/i___780_i_2__0_n_0
    SLICE_X20Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.458 r  inst1/inst0/inst0/inst7/inst0/i___779_i_3__0/CO[7]
                         net (fo=1, routed)           0.028     5.486    inst1/inst0/inst0/inst7/inst0/i___779_i_3__0_n_0
    SLICE_X20Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.602 r  inst1/inst0/inst0/inst7/inst0/i___328_i_3__1/CO[6]
                         net (fo=9, routed)           0.281     5.883    inst1/inst0/inst0/inst7/inst0/i___328_i_14_0[3]
    SLICE_X21Y53         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     5.996 r  inst1/inst0/inst0/inst7/inst0/i___784_i_4/O
                         net (fo=5, routed)           0.180     6.176    inst1/inst0/inst0/inst7/inst0/i___328_i_15_0
    SLICE_X19Y53         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.064     6.240 f  inst1/inst0/inst0/inst7/inst0/i___68_i_6/O
                         net (fo=1, routed)           0.127     6.367    inst1/inst0/inst0/inst7/inst0/i___68_i_6_n_0
    SLICE_X19Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     6.518 r  inst1/inst0/inst0/inst7/inst0/i___68_i_1__3/O
                         net (fo=5, routed)           0.132     6.650    inst1/inst0/inst0/inst7/inst0_n_776
    SLICE_X18Y54         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     6.714 f  inst1/inst0/inst0/inst7/i___68/O
                         net (fo=117, routed)         0.293     7.007    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_reg[4]_2
    SLICE_X16Y54         LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     7.146 r  inst1/inst0/inst0/inst7/inst0/i___48_i_1__4/O
                         net (fo=7, routed)           0.178     7.324    inst1/inst0/inst0/inst7/inst0_n_680
    SLICE_X16Y52         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     7.475 r  inst1/inst0/inst0/inst7/i___722/O
                         net (fo=1, routed)           0.202     7.677    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_reg[0]_1[3]
    SLICE_X16Y52         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.842 r  inst1/inst0/inst0/inst7/inst0/i___48_i_2__2/CO[3]
                         net (fo=170, routed)         0.261     8.103    inst1/inst0/inst0/inst7/inst0/i___754[0]
    SLICE_X17Y53         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.039     8.142 r  inst1/inst0/inst0/inst7/inst0/i___497_i_1__1/O
                         net (fo=8, routed)           0.242     8.384    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp__1_comb[3]
    SLICE_X16Y54         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.448 r  inst1/inst0/inst0/inst7/inst0/i___317_i_3__1/O
                         net (fo=2, routed)           0.177     8.625    inst1/inst0/inst0/inst7/inst0_n_708
    SLICE_X16Y55         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     8.799 r  inst1/inst0/inst0/inst7/i___317/O
                         net (fo=1, routed)           0.051     8.850    inst1/inst0/inst0/inst7/inst0/i___299_0
    SLICE_X16Y55         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     8.966 f  inst1/inst0/inst0/inst7/inst0/i___299_i_1__4/O
                         net (fo=31, routed)          0.488     9.454    inst1/inst0/inst0/inst7/inst0/i___313
    SLICE_X14Y54         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     9.602 f  inst1/inst0/inst0/inst7/inst0/i__i_26__4/O
                         net (fo=2, routed)           0.204     9.806    inst1/inst0/inst0/inst7/inst0/i__i_26__4_n_0
    SLICE_X14Y53         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     9.984 f  inst1/inst0/inst0/inst7/inst0/i__i_11__5/O
                         net (fo=3, routed)           0.275    10.259    inst1/inst0/inst0/inst7/inst0/i__i_11__5_n_0
    SLICE_X12Y54         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.063    10.322 f  inst1/inst0/inst0/inst7/inst0/i__i_5__5/O
                         net (fo=2, routed)           0.165    10.487    inst1/inst0/inst0/inst7/inst0/i__i_12__5_0
    SLICE_X11Y55         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    10.635 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_27/O
                         net (fo=1, routed)           0.210    10.845    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_27_n_0
    SLICE_X10Y55         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191    11.036 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_26/CO[7]
                         net (fo=1, routed)           0.028    11.064    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_26_n_0
    SLICE_X10Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072    11.136 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_15/O[0]
                         net (fo=1, routed)           0.217    11.353    inst1/inst0/inst0/inst7/inst0/p1_addend_y__3_comb0[9]
    SLICE_X9Y55          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.178    11.531 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_14__5/O
                         net (fo=1, routed)           0.018    11.549    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809[15]_i_14__5_n_0
    SLICE_X9Y55          CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238    11.787 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_1__5/CO[7]
                         net (fo=1, routed)           0.028    11.815    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[15]_i_1__5_n_0
    SLICE_X9Y56          CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.153    11.968 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_1__5/O[7]
                         net (fo=2, routed)           0.210    12.178    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7809_reg[23]_i_1__5_n_8
    SLICE_X7Y55          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147    12.325 r  inst1/inst0/inst0/inst7/inst0/i___332_i_5__0/O
                         net (fo=1, routed)           0.109    12.434    inst1/inst0/inst0/inst7/inst0/i___332_i_5__0_n_0
    SLICE_X7Y57          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.114    12.548 r  inst1/inst0/inst0/inst7/inst0/i___332_i_3__0/O
                         net (fo=2, routed)           0.102    12.650    inst1/inst0/inst0/inst7/inst0_n_843
    SLICE_X7Y57          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039    12.689 r  inst1/inst0/inst0/inst7/i___332/O
                         net (fo=1, routed)           0.058    12.747    inst1/inst0/inst0/inst7/inst0/p1_ne_7815_comb
    SLICE_X7Y57          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.024     7.024    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X7Y57          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X7Y57          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst7/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                 -5.731    

Slack (VIOLATED) :        -5.726ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst7/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.709ns  (logic 6.336ns (49.854%)  route 6.373ns (50.146%))
  Logic Levels:           37  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=3 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.035     0.035    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X25Y51         FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/Q
                         net (fo=38, routed)          0.129     0.260    inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[29]_0[23]
    SLICE_X24Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.376 f  inst1/inst0/inst0/inst7/inst0/i___820_i_1__1/O
                         net (fo=36, routed)          0.203     0.579    inst1/inst0/inst0/inst7/inst0_n_823
    SLICE_X24Y50         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     0.677 f  inst1/inst0/inst0/inst7/i___827/O
                         net (fo=2, routed)           0.461     1.138    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/B[15]
    DSP48E2_X2Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.195     1.333 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     1.333    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     1.425 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     1.425    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.737     2.162 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.162    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.221 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     2.920 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.920    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.079 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.095    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X2Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.793 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.793    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.934 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=61, routed)          0.347     4.281    inst1/inst0/inst0/inst7/inst0/DSP_ALU_INST_0[0]
    SLICE_X23Y58         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.345 r  inst1/inst0/inst0/inst7/inst0/i___82_i_4__1/O
                         net (fo=1, routed)           0.112     4.457    inst1/inst0/inst0/inst7/inst0_n_840
    SLICE_X24Y58         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.573 r  inst1/inst0/inst0/inst7/i___82/O
                         net (fo=48, routed)          0.455     5.028    inst1/inst0/inst0/inst7/inst0/i___329_i_3__1_0
    SLICE_X23Y46         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.066 f  inst1/inst0/inst0/inst7/inst0/i___8_i_4__0/O
                         net (fo=2, routed)           0.308     5.374    inst1/inst0/inst0/inst7/inst0/p1_fraction__4_comb[23]
    SLICE_X20Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     5.568 f  inst1/inst0/inst0/inst7/inst0/i___256_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     5.596    inst1/inst0/inst0/inst7/inst0/i___256_i_2__2_n_0
    SLICE_X20Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.619 f  inst1/inst0/inst0/inst7/inst0/i___266_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     5.647    inst1/inst0/inst0/inst7/inst0/i___266_i_1__4_n_0
    SLICE_X20Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.763 f  inst1/inst0/inst0/inst7/inst0/i___329_i_3__1/CO[6]
                         net (fo=12, routed)          0.155     5.918    inst1/inst0/inst0/inst7/inst0/i___329_i_11_0[6]
    SLICE_X22Y46         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     5.981 r  inst1/inst0/inst0/inst7/inst0/i___281_i_6__0/O
                         net (fo=6, routed)           0.303     6.284    inst1/inst0/inst0/inst7/inst0/i___281_i_6__0_n_0
    SLICE_X20Y47         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     6.384 r  inst1/inst0/inst0/inst7/inst0/i___599_i_4__0/O
                         net (fo=1, routed)           0.099     6.483    inst1/inst0/inst0/inst7/inst0/i___599_i_4__0_n_0
    SLICE_X20Y47         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     6.545 f  inst1/inst0/inst0/inst7/inst0/i___599_i_1__2/O
                         net (fo=24, routed)          0.310     6.855    inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]_0
    SLICE_X17Y47         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     6.970 f  inst1/inst0/inst0/inst7/inst0/i___282_i_1__3/O
                         net (fo=56, routed)          0.246     7.216    inst1/inst0/inst0/inst7/inst0_n_551
    SLICE_X17Y45         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     7.394 r  inst1/inst0/inst0/inst7/i___607/O
                         net (fo=7, routed)           0.120     7.514    inst1/inst0/inst0/inst7/i___607_n_0
    SLICE_X17Y43         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.553 f  inst1/inst0/inst0/inst7/i___285/O
                         net (fo=1, routed)           0.139     7.692    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp_reg[2]_0[1]
    SLICE_X16Y43         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.861 f  inst1/inst0/inst0/inst7/inst0/i___31_i_1__3/CO[3]
                         net (fo=132, routed)         0.272     8.133    inst1/inst0/inst0/inst7/inst0/i___678[0]
    SLICE_X16Y41         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     8.196 f  inst1/inst0/inst0/inst7/inst0/i___30_i_9__1/O
                         net (fo=1, routed)           0.130     8.326    inst1/inst0/inst0/inst7/inst0/i___30_i_9__1_n_0
    SLICE_X16Y41         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.505 f  inst1/inst0/inst0/inst7/inst0/i___30_i_6__1/O
                         net (fo=1, routed)           0.165     8.670    inst1/inst0/inst0/inst7/inst0/i___30_i_6__1_n_0
    SLICE_X15Y42         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     8.783 r  inst1/inst0/inst0/inst7/inst0/i___30_i_4__1/O
                         net (fo=15, routed)          0.513     9.296    inst1/inst0/inst0/inst7/inst0/i___30_i_4__1_n_0
    SLICE_X12Y38         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     9.444 r  inst1/inst0/inst0/inst7/inst0/i___7_i_62/O
                         net (fo=3, routed)           0.163     9.607    inst1/inst0/inst0/inst7/inst0/i___7_i_62_n_0
    SLICE_X13Y38         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     9.706 f  inst1/inst0/inst0/inst7/inst0/i___7_i_37/O
                         net (fo=1, routed)           0.199     9.905    inst1/inst0/inst0/inst7/inst0/i___7_i_37_n_0
    SLICE_X12Y38         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    10.005 f  inst1/inst0/inst0/inst7/inst0/i___7_i_17/O
                         net (fo=1, routed)           0.179    10.184    inst1/inst0/inst0/inst7/inst0/i___7_i_17_n_0
    SLICE_X12Y42         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    10.362 r  inst1/inst0/inst0/inst7/inst0/i___7_i_5__1/O
                         net (fo=2, routed)           0.308    10.670    inst1/inst0/inst0/inst7/inst0/i___7_i_22_0
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.242    10.912 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_28/O[4]
                         net (fo=1, routed)           0.261    11.173    inst1/inst0/inst0/inst7/inst0/p1_addend_y__1_comb0[5]
    SLICE_X10Y43         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    11.321 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808[7]_i_12__5/O
                         net (fo=1, routed)           0.012    11.333    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808[7]_i_12__5_n_0
    SLICE_X10Y43         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    11.530 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[7]_i_1__5/CO[7]
                         net (fo=1, routed)           0.028    11.558    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[7]_i_1__5_n_0
    SLICE_X10Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111    11.669 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_1__5/O[3]
                         net (fo=2, routed)           0.371    12.040    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_1__5_n_12
    SLICE_X9Y48          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    12.102 r  inst1/inst0/inst0/inst7/inst0/i___333_i_6__0/O
                         net (fo=1, routed)           0.178    12.280    inst1/inst0/inst0/inst7/inst0/i___333_i_6__0_n_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179    12.459 r  inst1/inst0/inst0/inst7/inst0/i___333_i_3__0/O
                         net (fo=2, routed)           0.065    12.524    inst1/inst0/inst0/inst7/inst0_n_846
    SLICE_X9Y48          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.150    12.674 r  inst1/inst0/inst0/inst7/i___333/O
                         net (fo=1, routed)           0.070    12.744    inst1/inst0/inst0/inst7/inst0/p1_ne_7814_comb
    SLICE_X9Y48          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.026     7.026    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X9Y48          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y48          FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst7/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -5.726    

Slack (VIOLATED) :        -5.718ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.701ns  (logic 6.336ns (49.886%)  route 6.365ns (50.114%))
  Logic Levels:           37  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=3 LUT5=1 LUT6=16)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.035     0.035    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X25Y51         FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]/Q
                         net (fo=38, routed)          0.129     0.260    inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[29]_0[23]
    SLICE_X24Y51         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.116     0.376 f  inst1/inst0/inst0/inst7/inst0/i___820_i_1__1/O
                         net (fo=36, routed)          0.203     0.579    inst1/inst0/inst0/inst7/inst0_n_823
    SLICE_X24Y50         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     0.677 f  inst1/inst0/inst0/inst7/i___827/O
                         net (fo=2, routed)           0.461     1.138    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/B[15]
    DSP48E2_X2Y22        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.195     1.333 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     1.333    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y22        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     1.425 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     1.425    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y22        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.737     2.162 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.162    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y22        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.221 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.221    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     2.920 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.920    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.079 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.095    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X2Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.793 f  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.793    inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.934 r  inst1/inst0/inst0/inst7/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=61, routed)          0.347     4.281    inst1/inst0/inst0/inst7/inst0/DSP_ALU_INST_0[0]
    SLICE_X23Y58         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     4.345 r  inst1/inst0/inst0/inst7/inst0/i___82_i_4__1/O
                         net (fo=1, routed)           0.112     4.457    inst1/inst0/inst0/inst7/inst0_n_840
    SLICE_X24Y58         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.116     4.573 r  inst1/inst0/inst0/inst7/i___82/O
                         net (fo=48, routed)          0.455     5.028    inst1/inst0/inst0/inst7/inst0/i___329_i_3__1_0
    SLICE_X23Y46         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     5.066 f  inst1/inst0/inst0/inst7/inst0/i___8_i_4__0/O
                         net (fo=2, routed)           0.308     5.374    inst1/inst0/inst0/inst7/inst0/p1_fraction__4_comb[23]
    SLICE_X20Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     5.568 f  inst1/inst0/inst0/inst7/inst0/i___256_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     5.596    inst1/inst0/inst0/inst7/inst0/i___256_i_2__2_n_0
    SLICE_X20Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.619 f  inst1/inst0/inst0/inst7/inst0/i___266_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     5.647    inst1/inst0/inst0/inst7/inst0/i___266_i_1__4_n_0
    SLICE_X20Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.763 f  inst1/inst0/inst0/inst7/inst0/i___329_i_3__1/CO[6]
                         net (fo=12, routed)          0.155     5.918    inst1/inst0/inst0/inst7/inst0/i___329_i_11_0[6]
    SLICE_X22Y46         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     5.981 r  inst1/inst0/inst0/inst7/inst0/i___281_i_6__0/O
                         net (fo=6, routed)           0.303     6.284    inst1/inst0/inst0/inst7/inst0/i___281_i_6__0_n_0
    SLICE_X20Y47         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     6.384 r  inst1/inst0/inst0/inst7/inst0/i___599_i_4__0/O
                         net (fo=1, routed)           0.099     6.483    inst1/inst0/inst0/inst7/inst0/i___599_i_4__0_n_0
    SLICE_X20Y47         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     6.545 f  inst1/inst0/inst0/inst7/inst0/i___599_i_1__2/O
                         net (fo=24, routed)          0.310     6.855    inst1/inst0/inst0/inst7/inst0/p0_in1_r_reg[23]_0
    SLICE_X17Y47         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     6.970 f  inst1/inst0/inst0/inst7/inst0/i___282_i_1__3/O
                         net (fo=56, routed)          0.246     7.216    inst1/inst0/inst0/inst7/inst0_n_551
    SLICE_X17Y45         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     7.394 r  inst1/inst0/inst0/inst7/i___607/O
                         net (fo=7, routed)           0.120     7.514    inst1/inst0/inst0/inst7/i___607_n_0
    SLICE_X17Y43         LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.039     7.553 f  inst1/inst0/inst0/inst7/i___285/O
                         net (fo=1, routed)           0.139     7.692    inst1/inst0/inst0/inst7/inst0/p1_greater_exp_bexp_reg[2]_0[1]
    SLICE_X16Y43         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[3])
                                                      0.169     7.861 f  inst1/inst0/inst0/inst7/inst0/i___31_i_1__3/CO[3]
                         net (fo=132, routed)         0.272     8.133    inst1/inst0/inst0/inst7/inst0/i___678[0]
    SLICE_X16Y41         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     8.196 f  inst1/inst0/inst0/inst7/inst0/i___30_i_9__1/O
                         net (fo=1, routed)           0.130     8.326    inst1/inst0/inst0/inst7/inst0/i___30_i_9__1_n_0
    SLICE_X16Y41         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     8.505 f  inst1/inst0/inst0/inst7/inst0/i___30_i_6__1/O
                         net (fo=1, routed)           0.165     8.670    inst1/inst0/inst0/inst7/inst0/i___30_i_6__1_n_0
    SLICE_X15Y42         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     8.783 r  inst1/inst0/inst0/inst7/inst0/i___30_i_4__1/O
                         net (fo=15, routed)          0.513     9.296    inst1/inst0/inst0/inst7/inst0/i___30_i_4__1_n_0
    SLICE_X12Y38         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     9.444 r  inst1/inst0/inst0/inst7/inst0/i___7_i_62/O
                         net (fo=3, routed)           0.163     9.607    inst1/inst0/inst0/inst7/inst0/i___7_i_62_n_0
    SLICE_X13Y38         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     9.706 f  inst1/inst0/inst0/inst7/inst0/i___7_i_37/O
                         net (fo=1, routed)           0.199     9.905    inst1/inst0/inst0/inst7/inst0/i___7_i_37_n_0
    SLICE_X12Y38         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100    10.005 f  inst1/inst0/inst0/inst7/inst0/i___7_i_17/O
                         net (fo=1, routed)           0.179    10.184    inst1/inst0/inst0/inst7/inst0/i___7_i_17_n_0
    SLICE_X12Y42         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178    10.362 r  inst1/inst0/inst0/inst7/inst0/i___7_i_5__1/O
                         net (fo=2, routed)           0.308    10.670    inst1/inst0/inst0/inst7/inst0/i___7_i_22_0
    SLICE_X9Y44          CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.242    10.912 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_28/O[4]
                         net (fo=1, routed)           0.261    11.173    inst1/inst0/inst0/inst7/inst0/p1_addend_y__1_comb0[5]
    SLICE_X10Y43         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148    11.321 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808[7]_i_12__5/O
                         net (fo=1, routed)           0.012    11.333    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808[7]_i_12__5_n_0
    SLICE_X10Y43         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197    11.530 r  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[7]_i_1__5/CO[7]
                         net (fo=1, routed)           0.028    11.558    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[7]_i_1__5_n_0
    SLICE_X10Y44         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111    11.669 f  inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_1__5/O[3]
                         net (fo=2, routed)           0.371    12.040    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[15]_i_1__5_n_12
    SLICE_X9Y48          LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    12.102 f  inst1/inst0/inst0/inst7/inst0/i___333_i_6__0/O
                         net (fo=1, routed)           0.178    12.280    inst1/inst0/inst0/inst7/inst0/i___333_i_6__0_n_0
    SLICE_X9Y48          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179    12.459 f  inst1/inst0/inst0/inst7/inst0/i___333_i_3__0/O
                         net (fo=2, routed)           0.064    12.523    inst1/inst0/inst0/inst7/inst0/p1_bit_slice_7808_reg[27]_i_1__5_0
    SLICE_X9Y48          LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150    12.673 r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_i_1__5/O
                         net (fo=1, routed)           0.063    12.736    inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_comb
    SLICE_X9Y48          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.026     7.026    inst1/inst0/inst0/inst7/inst0/clk
    SLICE_X9Y48          FDRE                                         r  inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y48          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    inst1/inst0/inst0/inst7/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -5.718    

Slack (VIOLATED) :        -5.665ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.644ns  (logic 6.159ns (48.711%)  route 6.485ns (51.289%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=3 LUT6=17)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.037     0.037    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X16Y25         FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/Q
                         net (fo=21, routed)          0.172     0.306    inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[30]_0[21]
    SLICE_X16Y25         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     0.422 f  inst1/inst0/inst0/inst8/inst0/i___74_i_2__2/O
                         net (fo=34, routed)          0.162     0.584    inst1/inst0/inst0/inst8/inst0_n_818
    SLICE_X16Y27         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     0.758 f  inst1/inst0/inst0/inst8/i___765/O
                         net (fo=2, routed)           0.331     1.089    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/B[15]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.195     1.284 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     1.284    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     1.376 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     1.376    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.737     2.113 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.113    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.172 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.172    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     2.871 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.871    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.030 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.046    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.744 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.744    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.885 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.411     4.296    inst1/inst0/inst0/inst8/inst0/DSP_ALU_INST[0]
    SLICE_X18Y26         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     4.335 r  inst1/inst0/inst0/inst8/inst0/i___73_i_2__4/O
                         net (fo=2, routed)           0.210     4.545    inst1/inst0/inst0/inst8/inst0_n_819
    SLICE_X17Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     4.645 r  inst1/inst0/inst0/inst8/i___73/O
                         net (fo=8, routed)           0.420     5.065    inst1/inst0/inst0/inst8/inst0/i___69_i_4__2_1
    SLICE_X6Y22          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.129 r  inst1/inst0/inst0/inst8/inst0/i___344_i_10/O
                         net (fo=1, routed)           0.313     5.442    inst1/inst0/inst0/inst8/inst0/i___344_i_10_n_0
    SLICE_X6Y18          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.680 f  inst1/inst0/inst0/inst8/inst0/i___344_i_2__4/CO[7]
                         net (fo=1, routed)           0.028     5.708    inst1/inst0/inst0/inst8/inst0/i___344_i_2__4_n_0
    SLICE_X6Y19          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.731 f  inst1/inst0/inst0/inst8/inst0/i___336_i_3__1/CO[7]
                         net (fo=1, routed)           0.028     5.759    inst1/inst0/inst0/inst8/inst0/i___336_i_3__1_n_0
    SLICE_X6Y20          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.875 f  inst1/inst0/inst0/inst8/inst0/i___69_i_4__2/CO[6]
                         net (fo=14, routed)          0.189     6.064    inst1/inst0/inst0/inst8/inst0/i___69_i_15__0_0[10]
    SLICE_X8Y20          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     6.164 r  inst1/inst0/inst0/inst8/inst0/i___68_i_4__0/O
                         net (fo=9, routed)           0.240     6.404    inst1/inst0/inst0/inst8/inst0/i___69_i_4__2_0
    SLICE_X10Y22         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     6.443 r  inst1/inst0/inst0/inst8/inst0/i___29_i_4__0/O
                         net (fo=1, routed)           0.161     6.604    inst1/inst0/inst0/inst8/inst0_n_838
    SLICE_X8Y21          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     6.644 f  inst1/inst0/inst0/inst8/i___29/O
                         net (fo=43, routed)          0.236     6.880    inst1/inst0/inst0/inst8/inst0/p1_greater_exp_bexp__1_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     7.028 r  inst1/inst0/inst0/inst8/inst0/i___287_i_1__5/O
                         net (fo=12, routed)          0.063     7.091    inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[23]_0
    SLICE_X5Y19          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     7.208 r  inst1/inst0/inst0/inst8/inst0/i___13_i_10/O
                         net (fo=3, routed)           0.370     7.578    inst1/inst0/inst0/inst8/inst0/i___13_i_10_n_0
    SLICE_X5Y14          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.618 r  inst1/inst0/inst0/inst8/inst0/i___14_i_3__1/O
                         net (fo=1, routed)           0.014     7.632    inst1/inst0/inst0/inst8/inst0/i___14_i_3__1_n_0
    SLICE_X5Y14          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.232     7.864 r  inst1/inst0/inst0/inst8/inst0/i___14_i_1__3/CO[3]
                         net (fo=177, routed)         0.204     8.068    inst1/inst0/inst0/inst8/p1_ugt_7707_comb
    SLICE_X5Y15          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     8.106 f  inst1/inst0/inst0/inst8/i___695/O
                         net (fo=5, routed)           0.271     8.377    inst1/inst0/inst0/inst8/i___695_n_0
    SLICE_X3Y15          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.551 r  inst1/inst0/inst0/inst8/i___526/O
                         net (fo=1, routed)           0.050     8.601    inst1/inst0/inst0/inst8/inst0/i___335
    SLICE_X3Y15          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     8.715 f  inst1/inst0/inst0/inst8/inst0/i___335_i_1__3/O
                         net (fo=29, routed)          0.361     9.076    inst1/inst0/inst0/inst8/inst0/i___699
    SLICE_X1Y15          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     9.223 f  inst1/inst0/inst0/inst8/inst0/i___894_i_1__0/O
                         net (fo=2, routed)           0.261     9.484    inst1/inst0/inst0/inst8/inst0/i___359
    SLICE_X3Y14          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     9.632 r  inst1/inst0/inst0/inst8/inst0/i___897_i_2__1/O
                         net (fo=1, routed)           0.046     9.678    inst1/inst0/inst0/inst8/inst0_n_499
    SLICE_X3Y14          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     9.716 r  inst1/inst0/inst0/inst8/i___897/O
                         net (fo=2, routed)           0.398    10.114    inst1/inst0/inst0/inst8/inst0/i_
    SLICE_X2Y11          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    10.227 r  inst1/inst0/inst0/inst8/inst0/i__i_1__6/O
                         net (fo=2, routed)           0.207    10.434    inst1/inst0/inst0/inst8/inst0/i___525
    SLICE_X1Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.628 r  inst1/inst0/inst0/inst8/inst0/i___244_i_5__0/CO[7]
                         net (fo=1, routed)           0.028    10.656    inst1/inst0/inst0/inst8/inst0/i___244_i_5__0_n_0
    SLICE_X1Y10          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.679 r  inst1/inst0/inst0/inst8/inst0/i___244_i_1__4/CO[7]
                         net (fo=1, routed)           0.028    10.707    inst1/inst0/inst0/inst8/inst0/i___244_i_1__4_n_0
    SLICE_X1Y11          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086    10.793 r  inst1/inst0/inst0/inst8/inst0/i___246_i_2__1/O[2]
                         net (fo=1, routed)           0.358    11.151    inst1/inst0/inst0/inst8/inst0/p1_addend_x__3_comb0[19]
    SLICE_X1Y6           LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    11.213 r  inst1/inst0/inst0/inst8/inst0/i___273_i_1__5/O
                         net (fo=2, routed)           0.319    11.532    inst1/inst0/inst0/inst8/inst0_n_403
    SLICE_X3Y5           LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    11.631 r  inst1/inst0/inst0/inst8/i___273/O
                         net (fo=1, routed)           0.010    11.641    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_4[1]
    SLICE_X3Y5           CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    11.836 r  inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_i_1__6/CO[7]
                         net (fo=1, routed)           0.028    11.864    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_i_1__6_n_0
    SLICE_X3Y6           CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111    11.975 f  inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[27]_i_1__6/O[3]
                         net (fo=2, routed)           0.289    12.264    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[27]_i_1__6_n_12
    SLICE_X1Y5           LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114    12.378 f  inst1/inst0/inst0/inst8/inst0/i___379_i_3__2/O
                         net (fo=2, routed)           0.205    12.583    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[27]_i_1__6_0
    SLICE_X0Y5           LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.040    12.623 r  inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_i_1__6/O
                         net (fo=1, routed)           0.058    12.681    inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_comb
    SLICE_X0Y5           FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.024     7.024    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X0Y5           FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X0Y5           FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst8/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -12.681    
  -------------------------------------------------------------------
                         slack                                 -5.665    

Slack (VIOLATED) :        -5.664ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst8/inst0/p1_ne_7815_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.643ns  (logic 6.158ns (48.707%)  route 6.485ns (51.293%))
  Logic Levels:           39  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=3 LUT6=17)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.037     0.037    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X16Y25         FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[27]/Q
                         net (fo=21, routed)          0.172     0.306    inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[30]_0[21]
    SLICE_X16Y25         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     0.422 f  inst1/inst0/inst0/inst8/inst0/i___74_i_2__2/O
                         net (fo=34, routed)          0.162     0.584    inst1/inst0/inst0/inst8/inst0_n_818
    SLICE_X16Y27         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     0.758 f  inst1/inst0/inst0/inst8/i___765/O
                         net (fo=2, routed)           0.331     1.089    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/B[15]
    DSP48E2_X1Y10        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.195     1.284 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     1.284    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y10        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.092     1.376 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     1.376    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y10        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[43])
                                                      0.737     2.113 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.113    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y10        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.172 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.172    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y10        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     2.871 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.871    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y10        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.030 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.046    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/PCIN[47]
    DSP48E2_X1Y11        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.744 f  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.744    inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_ALU.ALU_OUT<30>
    DSP48E2_X1Y11        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.885 r  inst1/inst0/inst0/inst8/inst0/umul48b_24b_x_24b_return__2/DSP_OUTPUT_INST/P[30]
                         net (fo=63, routed)          0.411     4.296    inst1/inst0/inst0/inst8/inst0/DSP_ALU_INST[0]
    SLICE_X18Y26         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     4.335 r  inst1/inst0/inst0/inst8/inst0/i___73_i_2__4/O
                         net (fo=2, routed)           0.210     4.545    inst1/inst0/inst0/inst8/inst0_n_819
    SLICE_X17Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     4.645 r  inst1/inst0/inst0/inst8/i___73/O
                         net (fo=8, routed)           0.420     5.065    inst1/inst0/inst0/inst8/inst0/i___69_i_4__2_1
    SLICE_X6Y22          LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.129 r  inst1/inst0/inst0/inst8/inst0/i___344_i_10/O
                         net (fo=1, routed)           0.313     5.442    inst1/inst0/inst0/inst8/inst0/i___344_i_10_n_0
    SLICE_X6Y18          CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.680 f  inst1/inst0/inst0/inst8/inst0/i___344_i_2__4/CO[7]
                         net (fo=1, routed)           0.028     5.708    inst1/inst0/inst0/inst8/inst0/i___344_i_2__4_n_0
    SLICE_X6Y19          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.731 f  inst1/inst0/inst0/inst8/inst0/i___336_i_3__1/CO[7]
                         net (fo=1, routed)           0.028     5.759    inst1/inst0/inst0/inst8/inst0/i___336_i_3__1_n_0
    SLICE_X6Y20          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.875 f  inst1/inst0/inst0/inst8/inst0/i___69_i_4__2/CO[6]
                         net (fo=14, routed)          0.189     6.064    inst1/inst0/inst0/inst8/inst0/i___69_i_15__0_0[10]
    SLICE_X8Y20          LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.100     6.164 r  inst1/inst0/inst0/inst8/inst0/i___68_i_4__0/O
                         net (fo=9, routed)           0.240     6.404    inst1/inst0/inst0/inst8/inst0/i___69_i_4__2_0
    SLICE_X10Y22         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     6.443 r  inst1/inst0/inst0/inst8/inst0/i___29_i_4__0/O
                         net (fo=1, routed)           0.161     6.604    inst1/inst0/inst0/inst8/inst0_n_838
    SLICE_X8Y21          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     6.644 f  inst1/inst0/inst0/inst8/i___29/O
                         net (fo=43, routed)          0.236     6.880    inst1/inst0/inst0/inst8/inst0/p1_greater_exp_bexp__1_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     7.028 r  inst1/inst0/inst0/inst8/inst0/i___287_i_1__5/O
                         net (fo=12, routed)          0.063     7.091    inst1/inst0/inst0/inst8/inst0/p0_in1_r_reg[23]_0
    SLICE_X5Y19          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     7.208 r  inst1/inst0/inst0/inst8/inst0/i___13_i_10/O
                         net (fo=3, routed)           0.370     7.578    inst1/inst0/inst0/inst8/inst0/i___13_i_10_n_0
    SLICE_X5Y14          LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     7.618 r  inst1/inst0/inst0/inst8/inst0/i___14_i_3__1/O
                         net (fo=1, routed)           0.014     7.632    inst1/inst0/inst0/inst8/inst0/i___14_i_3__1_n_0
    SLICE_X5Y14          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.232     7.864 r  inst1/inst0/inst0/inst8/inst0/i___14_i_1__3/CO[3]
                         net (fo=177, routed)         0.204     8.068    inst1/inst0/inst0/inst8/p1_ugt_7707_comb
    SLICE_X5Y15          LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     8.106 f  inst1/inst0/inst0/inst8/i___695/O
                         net (fo=5, routed)           0.271     8.377    inst1/inst0/inst0/inst8/i___695_n_0
    SLICE_X3Y15          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     8.551 r  inst1/inst0/inst0/inst8/i___526/O
                         net (fo=1, routed)           0.050     8.601    inst1/inst0/inst0/inst8/inst0/i___335
    SLICE_X3Y15          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     8.715 f  inst1/inst0/inst0/inst8/inst0/i___335_i_1__3/O
                         net (fo=29, routed)          0.361     9.076    inst1/inst0/inst0/inst8/inst0/i___699
    SLICE_X1Y15          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.147     9.223 f  inst1/inst0/inst0/inst8/inst0/i___894_i_1__0/O
                         net (fo=2, routed)           0.261     9.484    inst1/inst0/inst0/inst8/inst0/i___359
    SLICE_X3Y14          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.148     9.632 r  inst1/inst0/inst0/inst8/inst0/i___897_i_2__1/O
                         net (fo=1, routed)           0.046     9.678    inst1/inst0/inst0/inst8/inst0_n_499
    SLICE_X3Y14          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     9.716 r  inst1/inst0/inst0/inst8/i___897/O
                         net (fo=2, routed)           0.398    10.114    inst1/inst0/inst0/inst8/inst0/i_
    SLICE_X2Y11          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113    10.227 r  inst1/inst0/inst0/inst8/inst0/i__i_1__6/O
                         net (fo=2, routed)           0.207    10.434    inst1/inst0/inst0/inst8/inst0/i___525
    SLICE_X1Y9           CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.628 r  inst1/inst0/inst0/inst8/inst0/i___244_i_5__0/CO[7]
                         net (fo=1, routed)           0.028    10.656    inst1/inst0/inst0/inst8/inst0/i___244_i_5__0_n_0
    SLICE_X1Y10          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.679 r  inst1/inst0/inst0/inst8/inst0/i___244_i_1__4/CO[7]
                         net (fo=1, routed)           0.028    10.707    inst1/inst0/inst0/inst8/inst0/i___244_i_1__4_n_0
    SLICE_X1Y11          CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086    10.793 r  inst1/inst0/inst0/inst8/inst0/i___246_i_2__1/O[2]
                         net (fo=1, routed)           0.358    11.151    inst1/inst0/inst0/inst8/inst0/p1_addend_x__3_comb0[19]
    SLICE_X1Y6           LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062    11.213 r  inst1/inst0/inst0/inst8/inst0/i___273_i_1__5/O
                         net (fo=2, routed)           0.319    11.532    inst1/inst0/inst0/inst8/inst0_n_403
    SLICE_X3Y5           LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099    11.631 r  inst1/inst0/inst0/inst8/i___273/O
                         net (fo=1, routed)           0.010    11.641    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_4[1]
    SLICE_X3Y5           CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195    11.836 r  inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_i_1__6/CO[7]
                         net (fo=1, routed)           0.028    11.864    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[23]_i_1__6_n_0
    SLICE_X3Y6           CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.111    11.975 r  inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[27]_i_1__6/O[3]
                         net (fo=2, routed)           0.289    12.264    inst1/inst0/inst0/inst8/inst0/p1_bit_slice_7809_reg[27]_i_1__6_n_12
    SLICE_X1Y5           LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114    12.378 r  inst1/inst0/inst0/inst8/inst0/i___379_i_3__2/O
                         net (fo=2, routed)           0.205    12.583    inst1/inst0/inst0/inst8/inst0_n_834
    SLICE_X0Y5           LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039    12.622 r  inst1/inst0/inst0/inst8/i___379/O
                         net (fo=1, routed)           0.058    12.680    inst1/inst0/inst0/inst8/inst0/p1_ne_7815_comb
    SLICE_X0Y5           FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p1_ne_7815_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.024     7.024    inst1/inst0/inst0/inst8/inst0/clk
    SLICE_X0Y5           FDRE                                         r  inst1/inst0/inst0/inst8/inst0/p1_ne_7815_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X0Y5           FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst8/inst0/p1_ne_7815_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -12.680    
  -------------------------------------------------------------------
                         slack                                 -5.664    

Slack (VIOLATED) :        -5.659ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst6/inst0/p1_ne_7814_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.639ns  (logic 6.432ns (50.890%)  route 6.207ns (49.110%))
  Logic Levels:           43  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3 LUT3=2 LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.037     0.037    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X28Y24         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/Q
                         net (fo=9, routed)           0.147     0.277    inst1/inst0/inst0/inst6/inst0/p1_concat_7295_comb[7]
    SLICE_X28Y23         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.377 f  inst1/inst0/inst0/inst6/inst0/i___80_i_1__2/O
                         net (fo=5, routed)           0.188     0.565    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[29]_7
    SLICE_X28Y18         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     0.627 r  inst1/inst0/inst0/inst6/inst0/i___82_i_1__2/O
                         net (fo=49, routed)          0.100     0.727    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[24]_3
    SLICE_X28Y17         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.167     0.894 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__1_i_1__1/O
                         net (fo=2, routed)           0.333     1.227    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/B[16]
    DSP48E2_X2Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     1.422 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     1.422    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     1.514 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     1.514    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     2.251 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.251    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.310 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.310    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.009 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.009    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.168 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.184    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.882 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.882    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.023 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=71, routed)          0.248     4.271    inst1/inst0/inst0/inst6/inst0/DSP_ALU_INST_1[0]
    SLICE_X30Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.449 f  inst1/inst0/inst0/inst6/inst0/i___41_i_1__3/O
                         net (fo=5, routed)           0.106     4.555    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[23]_12
    SLICE_X29Y18         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.593 f  inst1/inst0/inst0/inst6/inst0/i___36_i_7__0/O
                         net (fo=7, routed)           0.107     4.700    inst1/inst0/inst0/inst6/inst0/i___36_i_7__0_n_0
    SLICE_X29Y18         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     4.739 r  inst1/inst0/inst0/inst6/inst0/i___39_i_10__0/O
                         net (fo=49, routed)          0.139     4.878    inst1/inst0/inst0/inst6/inst0/i___39_i_10__0_n_0
    SLICE_X29Y20         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.940 r  inst1/inst0/inst0/inst6/inst0/i___377_i_11/O
                         net (fo=1, routed)           0.202     5.142    inst1/inst0/inst0/inst6/inst0/i___377_i_11_n_0
    SLICE_X29Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.383 f  inst1/inst0/inst0/inst6/inst0/i___377_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.411    inst1/inst0/inst0/inst6/inst0/i___377_i_2__0_n_0
    SLICE_X29Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.434 f  inst1/inst0/inst0/inst6/inst0/i___369_i_3__1/CO[7]
                         net (fo=1, routed)           0.028     5.462    inst1/inst0/inst0/inst6/inst0/i___369_i_3__1_n_0
    SLICE_X29Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.578 f  inst1/inst0/inst0/inst6/inst0/i___44_i_1__1/CO[6]
                         net (fo=15, routed)          0.270     5.848    inst1/inst0/inst0/inst6/inst0/i___44_i_8_0[5]
    SLICE_X30Y26         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     5.996 r  inst1/inst0/inst0/inst6/inst0/i___39_i_2__1/O
                         net (fo=8, routed)           0.351     6.347    inst1/inst0/inst0/inst6/inst0/i___44_i_1__1_0
    SLICE_X34Y28         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     6.463 f  inst1/inst0/inst0/inst6/inst0/i___48_i_2__1/O
                         net (fo=1, routed)           0.102     6.565    inst1/inst0/inst0/inst6/inst0_n_676
    SLICE_X35Y28         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.681 r  inst1/inst0/inst0/inst6/i___48/O
                         net (fo=37, routed)          0.212     6.893    inst1/inst0/inst0/inst6/i___48_n_0
    SLICE_X36Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.072 f  inst1/inst0/inst0/inst6/i___41/O
                         net (fo=13, routed)          0.378     7.450    inst1/inst0/inst0/inst6/i___41_n_0
    SLICE_X38Y29         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     7.513 f  inst1/inst0/inst0/inst6/i___897/O
                         net (fo=6, routed)           0.113     7.626    inst1/inst0/inst0/inst6/i___897_n_0
    SLICE_X38Y28         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     7.726 r  inst1/inst0/inst0/inst6/i___748/O
                         net (fo=1, routed)           0.175     7.901    inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp_reg[4]_2[0]
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.177     8.078 r  inst1/inst0/inst0/inst6/inst0/i___8_i_2__1/CO[3]
                         net (fo=163, routed)         0.274     8.352    inst1/inst0/inst0/inst6/inst0/i___364[0]
    SLICE_X38Y30         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     8.500 f  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp[4]_i_1__4/O
                         net (fo=3, routed)           0.253     8.753    inst1/inst0/inst0/inst6/inst0/i___8_i_2__1_0[0]
    SLICE_X39Y32         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     8.794 r  inst1/inst0/inst0/inst6/inst0/i___9_i_10__0/O
                         net (fo=1, routed)           0.110     8.904    inst1/inst0/inst0/inst6/inst0/i___9_i_10__0_n_0
    SLICE_X39Y31         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     8.942 r  inst1/inst0/inst0/inst6/inst0/i___9_i_4__2/O
                         net (fo=8, routed)           0.123     9.065    inst1/inst0/inst0/inst6/inst0/i___9_i_12__0_0
    SLICE_X39Y30         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.116     9.181 f  inst1/inst0/inst0/inst6/inst0/i___30_i_2__1/O
                         net (fo=19, routed)          0.268     9.449    inst1/inst0/inst0/inst6/inst0_n_611
    SLICE_X40Y30         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.547 f  inst1/inst0/inst0/inst6/i___741/O
                         net (fo=1, routed)           0.287     9.834    inst1/inst0/inst0/inst6/inst0/i___9_i_5__2_1
    SLICE_X40Y27         LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.039     9.873 f  inst1/inst0/inst0/inst6/inst0/i___9_i_17/O
                         net (fo=1, routed)           0.220    10.093    inst1/inst0/inst0/inst6/inst0/i___9_i_17_n_0
    SLICE_X41Y26         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100    10.193 r  inst1/inst0/inst0/inst6/inst0/i___9_i_5__2/O
                         net (fo=2, routed)           0.170    10.363    inst1/inst0/inst0/inst6/inst0/i___9_i_17_0
    SLICE_X41Y25         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039    10.402 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_31/O
                         net (fo=1, routed)           0.274    10.676    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_31_n_0
    SLICE_X42Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.870 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_30/CO[7]
                         net (fo=1, routed)           0.028    10.898    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_30_n_0
    SLICE_X42Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023    10.921 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_29/CO[7]
                         net (fo=1, routed)           0.028    10.949    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_29_n_0
    SLICE_X42Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072    11.021 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[27]_i_14/O[0]
                         net (fo=1, routed)           0.166    11.187    inst1/inst0/inst0/inst6/inst0/p1_addend_y__1_comb0[17]
    SLICE_X40Y24         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063    11.250 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_28/O
                         net (fo=1, routed)           0.255    11.505    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_28_n_0
    SLICE_X41Y23         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100    11.605 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_15/O
                         net (fo=1, routed)           0.010    11.615    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[23]_i_15_n_0
    SLICE_X41Y23         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233    11.848 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_1__4/CO[7]
                         net (fo=1, routed)           0.028    11.876    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_1__4_n_0
    SLICE_X41Y24         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093    11.969 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[27]_i_1__4/O[2]
                         net (fo=2, routed)           0.261    12.230    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[27]_i_1__4_n_13
    SLICE_X43Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098    12.328 f  inst1/inst0/inst0/inst6/inst0/i___422_i_4_comp/O
                         net (fo=1, routed)           0.051    12.379    inst1/inst0/inst0/inst6/inst0/i___422_i_4_n_0
    SLICE_X43Y23         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041    12.420 f  inst1/inst0/inst0/inst6/inst0/i___422_i_2__0_comp/O
                         net (fo=2, routed)           0.098    12.518    inst1/inst0/inst0/inst6/inst0_n_796
    SLICE_X44Y23         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098    12.616 r  inst1/inst0/inst0/inst6/i___422/O
                         net (fo=1, routed)           0.060    12.676    inst1/inst0/inst0/inst6/inst0/p1_ne_7814_comb
    SLICE_X44Y23         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p1_ne_7814_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.025     7.025    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X44Y23         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p1_ne_7814_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y23         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst6/inst0/p1_ne_7814_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                 -5.659    

Slack (VIOLATED) :        -5.647ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.627ns  (logic 6.461ns (51.168%)  route 6.166ns (48.832%))
  Logic Levels:           39  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=4 LUT6=17)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.037     0.037    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X28Y24         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[30]/Q
                         net (fo=9, routed)           0.147     0.277    inst1/inst0/inst0/inst6/inst0/p1_concat_7295_comb[7]
    SLICE_X28Y23         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     0.377 f  inst1/inst0/inst0/inst6/inst0/i___80_i_1__2/O
                         net (fo=5, routed)           0.188     0.565    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[29]_7
    SLICE_X28Y18         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     0.627 r  inst1/inst0/inst0/inst6/inst0/i___82_i_1__2/O
                         net (fo=49, routed)          0.100     0.727    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[24]_3
    SLICE_X28Y17         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.167     0.894 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__1_i_1__1/O
                         net (fo=2, routed)           0.333     1.227    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/B[16]
    DSP48E2_X2Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     1.422 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     1.422    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X2Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     1.514 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     1.514    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X2Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     2.251 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     2.251    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_MULTIPLIER.U<43>
    DSP48E2_X2Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     2.310 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     2.310    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_M_DATA.U_DATA<43>
    DSP48E2_X2Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     3.009 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.009    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.168 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.184    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/PCIN[47]
    DSP48E2_X2Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.882 r  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.882    inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     4.023 f  inst1/inst0/inst0/inst6/inst0/umul48b_24b_x_24b_return__6/DSP_OUTPUT_INST/P[30]
                         net (fo=71, routed)          0.248     4.271    inst1/inst0/inst0/inst6/inst0/DSP_ALU_INST_1[0]
    SLICE_X30Y18         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     4.449 f  inst1/inst0/inst0/inst6/inst0/i___41_i_1__3/O
                         net (fo=5, routed)           0.106     4.555    inst1/inst0/inst0/inst6/inst0/p0_in1_r_reg[23]_12
    SLICE_X29Y18         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.593 f  inst1/inst0/inst0/inst6/inst0/i___36_i_7__0/O
                         net (fo=7, routed)           0.107     4.700    inst1/inst0/inst0/inst6/inst0/i___36_i_7__0_n_0
    SLICE_X29Y18         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.039     4.739 r  inst1/inst0/inst0/inst6/inst0/i___39_i_10__0/O
                         net (fo=49, routed)          0.139     4.878    inst1/inst0/inst0/inst6/inst0/i___39_i_10__0_n_0
    SLICE_X29Y20         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.940 r  inst1/inst0/inst0/inst6/inst0/i___377_i_11/O
                         net (fo=1, routed)           0.202     5.142    inst1/inst0/inst0/inst6/inst0/i___377_i_11_n_0
    SLICE_X29Y21         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     5.383 f  inst1/inst0/inst0/inst6/inst0/i___377_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.411    inst1/inst0/inst0/inst6/inst0/i___377_i_2__0_n_0
    SLICE_X29Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.434 f  inst1/inst0/inst0/inst6/inst0/i___369_i_3__1/CO[7]
                         net (fo=1, routed)           0.028     5.462    inst1/inst0/inst0/inst6/inst0/i___369_i_3__1_n_0
    SLICE_X29Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.116     5.578 f  inst1/inst0/inst0/inst6/inst0/i___44_i_1__1/CO[6]
                         net (fo=15, routed)          0.270     5.848    inst1/inst0/inst0/inst6/inst0/i___44_i_8_0[5]
    SLICE_X30Y26         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     5.996 r  inst1/inst0/inst0/inst6/inst0/i___39_i_2__1/O
                         net (fo=8, routed)           0.351     6.347    inst1/inst0/inst0/inst6/inst0/i___44_i_1__1_0
    SLICE_X34Y28         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     6.463 f  inst1/inst0/inst0/inst6/inst0/i___48_i_2__1/O
                         net (fo=1, routed)           0.102     6.565    inst1/inst0/inst0/inst6/inst0_n_676
    SLICE_X35Y28         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     6.681 r  inst1/inst0/inst0/inst6/i___48/O
                         net (fo=37, routed)          0.212     6.893    inst1/inst0/inst0/inst6/i___48_n_0
    SLICE_X36Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     7.072 f  inst1/inst0/inst0/inst6/i___41/O
                         net (fo=13, routed)          0.378     7.450    inst1/inst0/inst0/inst6/i___41_n_0
    SLICE_X38Y29         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     7.513 f  inst1/inst0/inst0/inst6/i___897/O
                         net (fo=6, routed)           0.113     7.626    inst1/inst0/inst0/inst6/i___897_n_0
    SLICE_X38Y28         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     7.726 r  inst1/inst0/inst0/inst6/i___748/O
                         net (fo=1, routed)           0.175     7.901    inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp_reg[4]_2[0]
    SLICE_X38Y29         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[3])
                                                      0.177     8.078 r  inst1/inst0/inst0/inst6/inst0/i___8_i_2__1/CO[3]
                         net (fo=163, routed)         0.274     8.352    inst1/inst0/inst0/inst6/inst0/i___364[0]
    SLICE_X38Y30         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.148     8.500 r  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp[4]_i_1__4/O
                         net (fo=3, routed)           0.343     8.843    inst1/inst0/inst0/inst6/p1_greater_exp_bexp_comb[4]
    SLICE_X37Y30         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     8.881 r  inst1/inst0/inst0/inst6/i___360/O
                         net (fo=2, routed)           0.149     9.030    inst1/inst0/inst0/inst6/inst0/i___33_1
    SLICE_X37Y28         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     9.071 r  inst1/inst0/inst0/inst6/inst0/i___33_i_1__2/O
                         net (fo=10, routed)          0.499     9.570    inst1/inst0/inst0/inst6/inst0/i___360_0
    SLICE_X38Y23         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     9.634 f  inst1/inst0/inst0/inst6/inst0/i___608_i_20/O
                         net (fo=2, routed)           0.121     9.755    inst1/inst0/inst0/inst6/inst0/i___608_i_20_n_0
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     9.902 r  inst1/inst0/inst0/inst6/inst0/i___608_i_6/O
                         net (fo=1, routed)           0.185    10.087    inst1/inst0/inst0/inst6/inst0/i___608_i_6_n_0
    SLICE_X38Y20         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179    10.266 r  inst1/inst0/inst0/inst6/inst0/i___608_i_1/O
                         net (fo=2, routed)           0.122    10.388    inst1/inst0/inst0/inst6/inst0/i___608_i_9_0
    SLICE_X39Y20         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147    10.535 r  inst1/inst0/inst0/inst6/inst0/i___9_i_1__3/O
                         net (fo=2, routed)           0.220    10.755    inst1/inst0/inst0/inst6/inst0/i___729
    SLICE_X40Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.288    11.043 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[15]_i_23/O[7]
                         net (fo=2, routed)           0.272    11.315    inst1/inst0/inst0/inst6/inst0/p1_addend_x__1_comb0[8]
    SLICE_X41Y19         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064    11.379 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[15]_i_9__4/O
                         net (fo=1, routed)           0.207    11.586    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808[15]_i_9__4_n_0
    SLICE_X41Y22         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167    11.753 r  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[15]_i_1__4/CO[7]
                         net (fo=1, routed)           0.028    11.781    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[15]_i_1__4_n_0
    SLICE_X41Y23         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104    11.885 f  inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_1__4/O[1]
                         net (fo=2, routed)           0.302    12.187    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[23]_i_1__4_n_14
    SLICE_X43Y23         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.174    12.361 f  inst1/inst0/inst0/inst6/inst0/i___422_i_5/O
                         net (fo=1, routed)           0.094    12.455    inst1/inst0/inst0/inst6/inst0/i___422_i_5_n_0
    SLICE_X44Y23         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063    12.518 f  inst1/inst0/inst0/inst6/inst0/i___422_i_3/O
                         net (fo=2, routed)           0.053    12.571    inst1/inst0/inst0/inst6/inst0/p1_bit_slice_7808_reg[7]_i_1__4_0
    SLICE_X44Y23         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039    12.610 r  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_i_1__4/O
                         net (fo=1, routed)           0.054    12.664    inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_comb
    SLICE_X44Y23         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.025     7.025    inst1/inst0/inst0/inst6/inst0/clk
    SLICE_X44Y23         FDRE                                         r  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X44Y23         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                 -5.647    

Slack (VIOLATED) :        -5.647ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.626ns  (logic 6.289ns (49.810%)  route 6.337ns (50.190%))
  Logic Levels:           37  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=3 LUT6=17)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.037     0.037    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X29Y26         FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.131 f  inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[29]/Q
                         net (fo=11, routed)          0.182     0.313    inst1/inst0/inst0/inst4/inst0/p1_concat_7301_comb[6]
    SLICE_X29Y26         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.062     0.375 f  inst1/inst0/inst0/inst4/inst0/i___38_i_1__2/O
                         net (fo=36, routed)          0.146     0.521    inst1/inst0/inst0/inst4/inst0_n_804
    SLICE_X29Y28         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     0.637 f  inst1/inst0/inst0/inst4/i___847/O
                         net (fo=2, routed)           0.481     1.118    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/B[0]
    DSP48E2_X2Y4         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[0]_B2_DATA[0])
                                                      0.195     1.313 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/B2_DATA[0]
                         net (fo=1, routed)           0.000     1.313    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.B2_DATA<0>
    DSP48E2_X2Y4         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[0]_B2B1[0])
                                                      0.092     1.405 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/B2B1[0]
                         net (fo=1, routed)           0.000     1.405    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.B2B1<0>
    DSP48E2_X2Y4         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[0]_U[31])
                                                      0.737     2.142 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[31]
                         net (fo=1, routed)           0.000     2.142    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<31>
    DSP48E2_X2Y4         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[31]_U_DATA[31])
                                                      0.059     2.201 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[31]
                         net (fo=1, routed)           0.000     2.201    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<31>
    DSP48E2_X2Y4         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[31]_ALU_OUT[47])
                                                      0.699     2.900 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.900    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y4         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.059 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.075    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__0/PCIN[47]
    DSP48E2_X2Y5         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.698     3.773 f  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__0/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     3.773    inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__0/DSP_ALU.ALU_OUT<30>
    DSP48E2_X2Y5         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.141     3.914 r  inst1/inst0/inst0/inst4/inst0/umul48b_24b_x_24b_return__0/DSP_OUTPUT_INST/P[30]
                         net (fo=59, routed)          0.419     4.333    inst1/inst0/inst0/inst4/inst0/P[0]
    SLICE_X27Y18         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.098     4.431 f  inst1/inst0/inst0/inst4/inst0/i___31_i_2__1/O
                         net (fo=8, routed)           0.272     4.703    inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[24]_3
    SLICE_X28Y15         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     4.803 r  inst1/inst0/inst0/inst4/inst0/i___25_i_9__1/O
                         net (fo=9, routed)           0.124     4.927    inst1/inst0/inst0/inst4/inst0/i___25_i_9__1_n_0
    SLICE_X28Y13         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.063     4.990 r  inst1/inst0/inst0/inst4/inst0/i___26_i_6/O
                         net (fo=4, routed)           0.349     5.339    inst1/inst0/inst0/inst4/inst0/p1_fraction__27_comb[23]
    SLICE_X30Y9          CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.191     5.530 r  inst1/inst0/inst0/inst4/inst0/i___297_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     5.558    inst1/inst0/inst0/inst4/inst0/i___297_i_2__0_n_0
    SLICE_X30Y10         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.581 r  inst1/inst0/inst0/inst4/inst0/i___308_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     5.609    inst1/inst0/inst0/inst4/inst0/i___308_i_1__1_n_0
    SLICE_X30Y11         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.116     5.725 r  inst1/inst0/inst0/inst4/inst0/i___31_i_4__1/CO[6]
                         net (fo=13, routed)          0.344     6.069    inst1/inst0/inst0/inst4/inst0/i___31_i_16__0_0[6]
    SLICE_X27Y14         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     6.248 f  inst1/inst0/inst0/inst4/inst0/i___804_i_1/O
                         net (fo=7, routed)           0.187     6.435    inst1/inst0/inst0/inst4/inst0/p0_in1_i_reg[29]_1
    SLICE_X27Y13         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.100     6.535 f  inst1/inst0/inst0/inst4/inst0/i___28_i_2__2/O
                         net (fo=1, routed)           0.171     6.706    inst1/inst0/inst0/inst4/inst0_n_784
    SLICE_X28Y14         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     6.856 r  inst1/inst0/inst0/inst4/i___28/O
                         net (fo=25, routed)          0.300     7.156    inst1/inst0/inst0/inst4/inst0/p1_greater_exp_bexp__1_reg[0]_1
    SLICE_X29Y10         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     7.333 r  inst1/inst0/inst0/inst4/inst0/i___27_i_1__1/O
                         net (fo=9, routed)           0.059     7.392    inst1/inst0/inst0/inst4/inst0_n_500
    SLICE_X29Y10         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     7.433 r  inst1/inst0/inst0/inst4/i___890/O
                         net (fo=1, routed)           0.260     7.693    inst1/inst0/inst0/inst4/inst0/p1_greater_exp_bexp__1_reg[4]_2[1]
    SLICE_X29Y10         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.165     7.858 r  inst1/inst0/inst0/inst4/inst0/i___4_i_3__0/CO[3]
                         net (fo=102, routed)         0.320     8.178    inst1/inst0/inst0/inst4/p1_ugt_7707_comb
    SLICE_X29Y13         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     8.219 f  inst1/inst0/inst0/inst4/i___9/O
                         net (fo=1, routed)           0.058     8.277    inst1/inst0/inst0/inst4/inst0/i___2_i_10_2
    SLICE_X29Y13         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     8.424 r  inst1/inst0/inst0/inst4/inst0/i___2_i_16/O
                         net (fo=1, routed)           0.312     8.736    inst1/inst0/inst0/inst4/inst0/i___2_i_16_n_0
    SLICE_X32Y9          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     8.798 r  inst1/inst0/inst0/inst4/inst0/i___2_i_10/O
                         net (fo=1, routed)           0.148     8.946    inst1/inst0/inst0/inst4/inst0/i___2_i_10_n_0
    SLICE_X33Y9          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     8.985 f  inst1/inst0/inst0/inst4/inst0/i___2_i_4/O
                         net (fo=33, routed)          0.386     9.371    inst1/inst0/inst0/inst4/inst0_n_538
    SLICE_X35Y6          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     9.470 r  inst1/inst0/inst0/inst4/i___611/O
                         net (fo=1, routed)           0.116     9.586    inst1/inst0/inst0/inst4/inst0/i__i_14__2_0
    SLICE_X34Y6          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.174     9.760 f  inst1/inst0/inst0/inst4/inst0/i__i_21__2/O
                         net (fo=2, routed)           0.229     9.989    inst1/inst0/inst0/inst4/inst0/i__i_21__2_n_0
    SLICE_X33Y4          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063    10.052 f  inst1/inst0/inst0/inst4/inst0/i__i_11__2/O
                         net (fo=1, routed)           0.217    10.269    inst1/inst0/inst0/inst4/inst0/i__i_11__2_n_0
    SLICE_X32Y4          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177    10.446 r  inst1/inst0/inst0/inst4/inst0/i__i_3__2/O
                         net (fo=2, routed)           0.258    10.704    inst1/inst0/inst0/inst4/inst0/i__i_15__2_0
    SLICE_X29Y3          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194    10.898 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_22/CO[7]
                         net (fo=1, routed)           0.028    10.926    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_22_n_0
    SLICE_X29Y4          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104    11.030 r  inst1/inst0/inst0/inst4/inst0/i___221_i_2__0/O[3]
                         net (fo=1, routed)           0.310    11.340    inst1/inst0/inst0/inst4/inst0/p1_addend_y__3_comb0[12]
    SLICE_X25Y5          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176    11.516 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_12__2/O
                         net (fo=1, routed)           0.008    11.524    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809[15]_i_12__2_n_0
    SLICE_X25Y5          CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195    11.719 r  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_1__2/CO[7]
                         net (fo=1, routed)           0.028    11.747    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_1__2_n_0
    SLICE_X25Y6          CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.116    11.863 f  inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[23]_i_1__2/O[4]
                         net (fo=2, routed)           0.314    12.177    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[23]_i_1__2_n_11
    SLICE_X26Y6          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    12.326 f  inst1/inst0/inst0/inst4/inst0/i___319_i_1__1/O
                         net (fo=2, routed)           0.180    12.506    inst1/inst0/inst0/inst4/inst0/p1_bit_slice_7809_reg[15]_i_1__2_0
    SLICE_X26Y5          LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098    12.604 r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_i_1__2/O
                         net (fo=1, routed)           0.059    12.663    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_comb
    SLICE_X26Y5          FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6607, unset)         0.024     7.024    inst1/inst0/inst0/inst4/inst0/clk
    SLICE_X26Y5          FDRE                                         r  inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y5          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    inst1/inst0/inst0/inst4/inst0/p1_fraction_is_zero__1_reg
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                 -5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[1018]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[1018]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.012     0.012    inst1/inst0/inst4/r/clk
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst4/r/out_reg[1018]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y161        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst4/r/out_reg[1018]/Q
                         net (fo=2, routed)           0.025     0.076    inst1/inst0/ev00/c0/state0/out_reg[1023][1018]
    SLICE_X35Y161        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  inst1/inst0/ev00/c0/state0/out[1018]_i_1/O
                         net (fo=2, routed)           0.014     0.104    inst1/inst0/inst9/r/D[1018]
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst9/r/out_reg[1018]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.018     0.018    inst1/inst0/inst9/r/clk
    SLICE_X35Y161        FDRE                                         r  inst1/inst0/inst9/r/out_reg[1018]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y161        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    inst1/inst0/inst9/r/out_reg[1018]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X7Y49          FDRE                                         r  inst1/inst0/inst4/r/out_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[151]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][151]
    SLICE_X7Y49          LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[151]_i_1/O
                         net (fo=4, routed)           0.014     0.105    inst1/inst0/inst9/r/D[151]
    SLICE_X7Y49          FDRE                                         r  inst1/inst0/inst9/r/out_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X7Y49          FDRE                                         r  inst1/inst0/inst9/r/out_reg[151]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y49          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[151]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[449]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[449]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.053ns (57.609%)  route 0.039ns (42.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X25Y112        FDRE                                         r  inst1/inst0/inst4/r/out_reg[449]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y112        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[449]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][449]
    SLICE_X25Y112        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[449]_i_1/O
                         net (fo=2, routed)           0.014     0.105    inst1/inst0/inst9/r/D[449]
    SLICE_X25Y112        FDRE                                         r  inst1/inst0/inst9/r/out_reg[449]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X25Y112        FDRE                                         r  inst1/inst0/inst9/r/out_reg[449]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y112        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[449]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/ev00/c0/state0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/ev00/c0/state0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/ev00/c0/state0/clk
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/ev00/c0/state0/out_reg[1]/Q
                         net (fo=7, routed)           0.029     0.081    inst1/ev00/c0/state0/Q[1]
    SLICE_X0Y93          LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  inst1/ev00/c0/state0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.006     0.107    inst1/ev00/c0/state0/out[2]_i_1__2_n_0
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/ev00/c0/state0/clk
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X0Y93          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/ev00/c0/state0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/ev00/c0/state0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/ev00/c0/state0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/ev00/c0/state0/clk
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/ev00/c0/state0/out_reg[1]/Q
                         net (fo=7, routed)           0.029     0.081    inst1/ev00/c0/state0/Q[1]
    SLICE_X0Y93          LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     0.101 r  inst1/ev00/c0/state0/out[4]_i_1__3/O
                         net (fo=1, routed)           0.006     0.107    inst1/ev00/c0/state0/out[4]_i_1__3_n_0
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/ev00/c0/state0/clk
    SLICE_X0Y93          FDRE                                         r  inst1/ev00/c0/state0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X0Y93          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/ev00/c0/state0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[613]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[613]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.012     0.012    inst1/inst0/inst4/r/clk
    SLICE_X21Y75         FDRE                                         r  inst1/inst0/inst4/r/out_reg[613]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst4/r/out_reg[613]/Q
                         net (fo=2, routed)           0.026     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][613]
    SLICE_X21Y75         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  inst1/inst0/ev00/c0/state0/out[613]_i_1/O
                         net (fo=2, routed)           0.015     0.106    inst1/inst0/inst9/r/D[613]
    SLICE_X21Y75         FDRE                                         r  inst1/inst0/inst9/r/out_reg[613]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.018     0.018    inst1/inst0/inst9/r/clk
    SLICE_X21Y75         FDRE                                         r  inst1/inst0/inst9/r/out_reg[613]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y75         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    inst1/inst0/inst9/r/out_reg[613]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[1020]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[1020]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X36Y164        FDRE                                         r  inst1/inst0/inst4/r/out_reg[1020]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y164        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[1020]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][1020]
    SLICE_X36Y164        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[1020]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst9/r/D[1020]
    SLICE_X36Y164        FDRE                                         r  inst1/inst0/inst9/r/out_reg[1020]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X36Y164        FDRE                                         r  inst1/inst0/inst9/r/out_reg[1020]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y164        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[1020]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X3Y83          FDRE                                         r  inst1/inst0/inst4/r/out_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[202]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][202]
    SLICE_X3Y83          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[202]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst9/r/D[202]
    SLICE_X3Y83          FDRE                                         r  inst1/inst0/inst9/r/out_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X3Y83          FDRE                                         r  inst1/inst0/inst9/r/out_reg[202]/C
                         clock pessimism              0.000     0.019    
    SLICE_X3Y83          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[202]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[295]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[295]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X38Y40         FDRE                                         r  inst1/inst0/inst4/r/out_reg[295]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[295]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][295]
    SLICE_X38Y40         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[295]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst9/r/D[295]
    SLICE_X38Y40         FDRE                                         r  inst1/inst0/inst9/r/out_reg[295]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X38Y40         FDRE                                         r  inst1/inst0/inst9/r/out_reg[295]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y40         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[295]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inst1/inst0/inst4/r/out_reg[412]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst9/r/out_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.013     0.013    inst1/inst0/inst4/r/clk
    SLICE_X12Y97         FDRE                                         r  inst1/inst0/inst4/r/out_reg[412]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst4/r/out_reg[412]/Q
                         net (fo=2, routed)           0.025     0.077    inst1/inst0/ev00/c0/state0/out_reg[1023][412]
    SLICE_X12Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.092 r  inst1/inst0/ev00/c0/state0/out[412]_i_1/O
                         net (fo=2, routed)           0.015     0.107    inst1/inst0/inst9/r/D[412]
    SLICE_X12Y97         FDRE                                         r  inst1/inst0/inst9/r/out_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6607, unset)         0.019     0.019    inst1/inst0/inst9/r/clk
    SLICE_X12Y97         FDRE                                         r  inst1/inst0/inst9/r/out_reg[412]/C
                         clock pessimism              0.000     0.019    
    SLICE_X12Y97         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    inst1/inst0/inst9/r/out_reg[412]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/done0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/state0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/state0/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/state0/out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/state0/out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X0Y88   go0/c0/state0/out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X44Y23  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X35Y23  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp__1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X35Y22  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp__1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         7.000       6.450      SLICE_X36Y20  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp__1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/done0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/done0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y23  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X44Y23  inst1/inst0/inst0/inst6/inst0/p1_fraction_is_zero_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X35Y23  inst1/inst0/inst0/inst6/inst0/p1_greater_exp_bexp__1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/done0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/done0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         3.500       3.225      SLICE_X0Y88   go0/c0/state0/out_reg[3]/C



