

================================================================
== Vitis HLS Report for 'two_complement_adder'
================================================================
* Date:           Mon Apr  1 07:18:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103   |two_complement_adder_Pipeline_VITIS_LOOP_8_1   |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114  |two_complement_adder_Pipeline_VITIS_LOOP_16_2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        8|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       25|      221|    -|
|Memory               |        0|     -|        1|        1|    0|
|Multiplexer          |        -|     -|        -|      105|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       36|      335|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114  |two_complement_adder_Pipeline_VITIS_LOOP_16_2  |        0|   0|  18|  129|    0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103   |two_complement_adder_Pipeline_VITIS_LOOP_8_1   |        0|   0|   7|   92|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+
    |Total                                                     |                                               |        0|   0|  25|  221|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_sum_U  |temp_sum_RAM_AUTO_1R1W  |        0|  1|   1|    0|     9|    1|     1|            9|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |        0|  1|   1|    0|     9|    1|     1|            9|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |overflow              |       and|   0|  0|   2|           1|           1|
    |xor_ln21_1_fu_150_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln21_2_fu_164_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln21_fu_145_p2    |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|   8|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  37|          7|    1|          7|
    |temp_sum_address0  |  20|          4|    4|         16|
    |temp_sum_ce0       |  20|          4|    1|          4|
    |temp_sum_d0        |  14|          3|    1|          3|
    |temp_sum_we0       |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 105|         21|    8|         33|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  6|   0|    6|          0|
    |carry_loc_fu_50                                                        |  1|   0|    1|          0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114_ap_start_reg  |  1|   0|    1|          0|
    |grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103_ap_start_reg   |  1|   0|    1|          0|
    |tmp_reg_199                                                            |  1|   0|    1|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  | 10|   0|   10|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  two_complement_adder|  return value|
|a                |   in|    8|     ap_none|                     a|       pointer|
|b                |   in|    8|     ap_none|                     b|       pointer|
|s_i              |   in|    8|     ap_ovld|                     s|       pointer|
|s_o              |  out|    8|     ap_ovld|                     s|       pointer|
|s_o_ap_vld       |  out|    1|     ap_ovld|                     s|       pointer|
|overflow         |  out|    1|      ap_vld|              overflow|       pointer|
|overflow_ap_vld  |  out|    1|      ap_vld|              overflow|       pointer|
+-----------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%carry_loc = alloca i64 1"   --->   Operation 8 'alloca' 'carry_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "%temp_sum = alloca i64 1" [two_complement_adder.cpp:4]   --->   Operation 9 'alloca' 'temp_sum' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a"   --->   Operation 10 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b"   --->   Operation 11 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.82ns)   --->   "%call_ln0 = call void @two_complement_adder_Pipeline_VITIS_LOOP_8_1, i8 %a_read, i8 %b_read, i1 %temp_sum, i1 %carry_loc"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %a_read, i32 7" [two_complement_adder.cpp:21]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.46>
ST_2 : Operation 14 [1/2] (0.46ns)   --->   "%call_ln0 = call void @two_complement_adder_Pipeline_VITIS_LOOP_8_1, i8 %a_read, i8 %b_read, i1 %temp_sum, i1 %carry_loc"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%carry_loc_load = load i1 %carry_loc"   --->   Operation 15 'load' 'carry_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%this_addr = getelementptr i1 %temp_sum, i64 0, i64 8" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->two_complement_adder.cpp:13]   --->   Operation 16 'getelementptr' 'this_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.73ns)   --->   "%store_ln13 = store i1 %carry_loc_load, i4 %this_addr" [two_complement_adder.cpp:13]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%s_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %s" [two_complement_adder.cpp:17]   --->   Operation 18 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.46ns)   --->   "%call_ln17 = call void @two_complement_adder_Pipeline_VITIS_LOOP_16_2, i8 %s_read, i1 %temp_sum, i8 %p_loc" [two_complement_adder.cpp:17]   --->   Operation 19 'call' 'call_ln17' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.26>
ST_5 : Operation 20 [1/2] (1.26ns)   --->   "%call_ln17 = call void @two_complement_adder_Pipeline_VITIS_LOOP_16_2, i8 %s_read, i1 %temp_sum, i8 %p_loc" [two_complement_adder.cpp:17]   --->   Operation 20 'call' 'call_ln17' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.14>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [two_complement_adder.cpp:3]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %overflow"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %overflow, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 30 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %s, i8 %p_loc_load" [two_complement_adder.cpp:17]   --->   Operation 31 'write' 'write_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %b_read, i32 7" [two_complement_adder.cpp:21]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21 = xor i1 %tmp, i1 %tmp_1" [two_complement_adder.cpp:21]   --->   Operation 33 'xor' 'xor_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21_1 = xor i1 %xor_ln21, i1 1" [two_complement_adder.cpp:21]   --->   Operation 34 'xor' 'xor_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %p_loc_load, i32 7" [two_complement_adder.cpp:21]   --->   Operation 35 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%xor_ln21_2 = xor i1 %tmp, i1 %tmp_2" [two_complement_adder.cpp:21]   --->   Operation 36 'xor' 'xor_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %xor_ln21_2, i1 %xor_ln21_1" [two_complement_adder.cpp:21]   --->   Operation 37 'and' 'and_ln21' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %overflow, i1 %and_ln21" [two_complement_adder.cpp:21]   --->   Operation 38 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [two_complement_adder.cpp:22]   --->   Operation 39 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ overflow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc             (alloca       ) [ 0011111]
carry_loc         (alloca       ) [ 0111000]
temp_sum          (alloca       ) [ 0011110]
a_read            (read         ) [ 0010000]
b_read            (read         ) [ 0011111]
tmp               (bitselect    ) [ 0011111]
call_ln0          (call         ) [ 0000000]
carry_loc_load    (load         ) [ 0000000]
this_addr         (getelementptr) [ 0000000]
store_ln13        (store        ) [ 0000000]
s_read            (read         ) [ 0000010]
call_ln17         (call         ) [ 0000000]
spectopmodule_ln3 (spectopmodule) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
p_loc_load        (load         ) [ 0000000]
write_ln17        (write        ) [ 0000000]
tmp_1             (bitselect    ) [ 0000000]
xor_ln21          (xor          ) [ 0000000]
xor_ln21_1        (xor          ) [ 0000000]
tmp_2             (bitselect    ) [ 0000000]
xor_ln21_2        (xor          ) [ 0000000]
and_ln21          (and          ) [ 0000000]
write_ln21        (write        ) [ 0000000]
ret_ln22          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="overflow">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overflow"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="two_complement_adder_Pipeline_VITIS_LOOP_8_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="two_complement_adder_Pipeline_VITIS_LOOP_16_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="carry_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="temp_sum_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_sum/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="s_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln17_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln21_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln13_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="0" index="4" bw="1" slack="0"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="118" dir="0" index="3" bw="8" slack="3"/>
<pin id="119" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="carry_loc_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="2"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_loc_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_loc_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="5"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="5"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="xor_ln21_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="5"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="xor_ln21_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_1/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xor_ln21_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="5"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21_2/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln21_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_loc_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="3"/>
<pin id="178" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="182" class="1005" name="carry_loc_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="carry_loc "/>
</bind>
</comp>

<comp id="188" class="1005" name="a_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="1"/>
<pin id="190" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="b_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="5"/>
<pin id="201" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="205" class="1005" name="s_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="58" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="64" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="113"><net_src comp="54" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="70" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="58" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="134" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="150" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="175"><net_src comp="169" pin="2"/><net_sink comp="83" pin=2"/></net>

<net id="179"><net_src comp="46" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="185"><net_src comp="50" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="191"><net_src comp="58" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="196"><net_src comp="64" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="202"><net_src comp="122" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="208"><net_src comp="70" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {6 }
	Port: overflow | {6 }
 - Input state : 
	Port: two_complement_adder : a | {1 }
	Port: two_complement_adder : b | {1 }
	Port: two_complement_adder : s | {4 }
  - Chain level:
	State 1
	State 2
	State 3
		store_ln13 : 1
	State 4
	State 5
	State 6
		write_ln17 : 1
		xor_ln21 : 1
		xor_ln21_1 : 1
		tmp_2 : 1
		xor_ln21_2 : 2
		and_ln21 : 1
		write_ln21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   |  grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103 |    0    |    6    |    56   |
|          | grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114 |   0.46  |    19   |    71   |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                      xor_ln21_fu_145                     |    0    |    0    |    2    |
|    xor   |                     xor_ln21_1_fu_150                    |    0    |    0    |    2    |
|          |                     xor_ln21_2_fu_164                    |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|
|    and   |                      and_ln21_fu_169                     |    0    |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                     a_read_read_fu_58                    |    0    |    0    |    0    |
|   read   |                     b_read_read_fu_64                    |    0    |    0    |    0    |
|          |                     s_read_read_fu_70                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln17_write_fu_76                  |    0    |    0    |    0    |
|          |                  write_ln21_write_fu_83                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                        tmp_fu_122                        |    0    |    0    |    0    |
| bitselect|                       tmp_1_fu_138                       |    0    |    0    |    0    |
|          |                       tmp_2_fu_156                       |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |   0.46  |    25   |   135   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|temp_sum|    0   |    1   |    1   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |    1   |    1   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_read_reg_188 |    8   |
|  b_read_reg_193 |    8   |
|carry_loc_reg_182|    1   |
|  p_loc_reg_176  |    8   |
|  s_read_reg_205 |    8   |
|   tmp_reg_199   |    1   |
+-----------------+--------+
|      Total      |   34   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|  grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103 |  p1  |   2  |   8  |   16   ||    9    |
|  grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103 |  p2  |   2  |   8  |   16   ||    9    |
| grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114 |  p1  |   2  |   8  |   16   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   48   ||   1.38  ||    27   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   25   |   135  |    -   |
|   Memory  |    0   |    -   |    1   |    1   |    0   |
|Multiplexer|    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |   34   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   60   |   163  |    0   |
+-----------+--------+--------+--------+--------+--------+
