Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:13:02 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -pb route_report_bus_skew_0.pb -rpx route_report_bus_skew_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   483       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.600       0.333      9.267
2   485       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]]
                                                                              Slow              9.600       0.350      9.250
3   487       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]]
                                                                              Slow              9.600       0.656      8.944
4   489       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]]
                                                                              Slow              9.600       0.574      9.026
5   491       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]}]]
                                                                              Slow             23.439       0.720     22.719
6   493       [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]]
                                              [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]}]]
                                                                              Slow             23.439       0.585     22.854


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]] 9.600
Requirement: 9.600ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.333      9.267


Slack (MET) :             9.267ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.031ns
  Reference Relative Delay:   2.542ns
  Relative CRPR:              1.156ns
  Actual Bus Skew:            0.333ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.319     6.649    <hidden>
    SLICE_X69Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     6.740 r  <hidden>
                         net (fo=1, routed)           0.541     7.281    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.237     2.584    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.243    
    SLICE_X70Y55         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     3.250    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.281    
                         clock arrival                          3.250    
  -------------------------------------------------------------------
                         relative delay                         4.031    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.924     5.143    <hidden>
    SLICE_X69Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     5.213 r  <hidden>
                         net (fo=1, routed)           0.330     5.543    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.542     3.621    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.962    
    SLICE_X70Y55         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.039     3.001    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.543    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         2.542    



Id: 2
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[5]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]} {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]}]] 9.600
Requirement: 9.600ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[5]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[6]/D
                                                                                                            Slow         0.350      9.250


Slack (MET) :             9.250ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    3.944ns
  Reference Relative Delay:   2.449ns
  Relative CRPR:              1.145ns
  Actual Bus Skew:            0.350ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.212     6.542    <hidden>
    SLICE_X78Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y61         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     6.634 r  <hidden>
                         net (fo=1, routed)           0.561     7.195    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.237     2.584    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.243    
    SLICE_X70Y55         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     3.251    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.195    
                         clock arrival                          3.251    
  -------------------------------------------------------------------
                         relative delay                         3.944    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.827     5.046    <hidden>
    SLICE_X78Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.069     5.115 r  <hidden>
                         net (fo=1, routed)           0.334     5.449    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.542     3.621    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.962    
    SLICE_X70Y55         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.038     3.000    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.449    
                         clock arrival                          3.000    
  -------------------------------------------------------------------
                         relative delay                         2.449    



Id: 3
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]] 9.600
Requirement: 9.600ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]/D
                                                                                                            Slow         0.656      8.944


Slack (MET) :             8.944ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    4.217ns
  Reference Relative Delay:   2.453ns
  Relative CRPR:              1.109ns
  Actual Bus Skew:            0.656ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.337     6.667    <hidden>
    SLICE_X74Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     6.759 r  <hidden>
                         net (fo=1, routed)           0.710     7.469    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.239     2.586    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.245    
    SLICE_X73Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     3.252    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.469    
                         clock arrival                          3.252    
  -------------------------------------------------------------------
                         relative delay                         4.217    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.945     5.164    <hidden>
    SLICE_X74Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     5.235 r  <hidden>
                         net (fo=1, routed)           0.219     5.454    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.542     3.621    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.962    
    SLICE_X73Y78         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.039     3.001    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.454    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         2.453    



Id: 4
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[19]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]}]] 9.600
Requirement: 9.600ns
Endpoints: 34

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout1_primitive_1   clk_wizard_0_clk_out1_o2
                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[18]/D
                                                                                                            Slow         0.574      9.026


Slack (MET) :             9.026ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Path Type:              Bus Skew (Min at Slow Process Corner)
  Requirement:            9.600ns
  Endpoint Relative Delay:    2.480ns
  Reference Relative Delay:   4.078ns
  Relative CRPR:              1.023ns
  Actual Bus Skew:            0.574ns  (Reference Relative Delay - Endpoint Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.848     5.067    <hidden>
    SLICE_X76Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     5.137 r  <hidden>
                         net (fo=1, routed)           0.345     5.482    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.542     3.621    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
                         clock pessimism             -0.659     2.962    
    SLICE_X73Y78         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.039     3.001    <hidden>
  -------------------------------------------------------------------
                         data arrival                           5.482    
                         clock arrival                          3.001    
  -------------------------------------------------------------------
                         relative delay                         2.480    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.342     6.672    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.763 r  <hidden>
                         net (fo=1, routed)           0.582     7.345    <hidden>
    SLICE_X72Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.253     2.600    <hidden>
    SLICE_X72Y76         FDRE                                         r  <hidden>
                         clock pessimism              0.659     3.259    
    SLICE_X72Y76         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     3.267    <hidden>
  -------------------------------------------------------------------
                         data arrival                           7.345    
                         clock arrival                          3.267    
  -------------------------------------------------------------------
                         relative delay                         4.078    



Id: 5
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]}]] 23.439
Requirement: 23.439ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_wizard_0_clk_out1_o2
                      clkout1_primitive_1   vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]/D
                                                                                                            Slow         0.720     22.719


Slack (MET) :             22.719ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            23.439ns
  Endpoint Relative Delay:   -1.471ns
  Reference Relative Delay:  -3.251ns
  Relative CRPR:              1.061ns
  Actual Bus Skew:            0.720ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.430     3.509    <hidden>
    SLICE_X81Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     3.599 r  <hidden>
                         net (fo=1, routed)           0.673     4.272    <hidden>
    SLICE_X78Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.857     5.076    <hidden>
    SLICE_X78Y118        FDRE                                         r  <hidden>
                         clock pessimism              0.659     5.735    
    SLICE_X78Y118        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     5.743    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.272    
                         clock arrival                          5.743    
  -------------------------------------------------------------------
                         relative delay                        -1.471    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.153     2.500    <hidden>
    SLICE_X82Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.069     2.569 r  <hidden>
                         net (fo=1, routed)           0.144     2.713    <hidden>
    SLICE_X82Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.253     6.583    <hidden>
    SLICE_X82Y121        FDRE                                         r  <hidden>
                         clock pessimism             -0.659     5.924    
    SLICE_X82Y121        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     5.964    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.713    
                         clock arrival                          5.964    
  -------------------------------------------------------------------
                         relative delay                        -3.251    



Id: 6
set_bus_skew -from [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]}]] -to [get_cells [list {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[60]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[53]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[56]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[57]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[58]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[59]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[61]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]}]] 23.439
Requirement: 23.439ns
Endpoints: 36

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_wizard_0_clk_out1_o2
                      clkout1_primitive_1   vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[55]/D
                                                                            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]/D
                                                                                                            Slow         0.585     22.854


Slack (MET) :             22.854ns  (requirement - actual skew)
  Endpoint Source:        <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Endpoint Destination:   <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Reference Source:       <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2)
  Reference Destination:  <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            23.439ns
  Endpoint Relative Delay:   -1.466ns
  Reference Relative Delay:  -3.078ns
  Relative CRPR:              1.027ns
  Actual Bus Skew:            0.585ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.425     3.504    <hidden>
    SLICE_X86Y131        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     3.596 r  <hidden>
                         net (fo=1, routed)           0.649     4.245    <hidden>
    SLICE_X89Y140        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.827     5.046    <hidden>
    SLICE_X89Y140        FDRE                                         r  <hidden>
                         clock pessimism              0.659     5.705    
    SLICE_X89Y140        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     5.711    <hidden>
  -------------------------------------------------------------------
                         data arrival                           4.245    
                         clock arrival                          5.711    
  -------------------------------------------------------------------
                         relative delay                        -1.466    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.119     2.466    <hidden>
    SLICE_X81Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.068     2.534 r  <hidden>
                         net (fo=1, routed)           0.328     2.862    <hidden>
    SLICE_X86Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.230     6.560    <hidden>
    SLICE_X86Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.659     5.901    
    SLICE_X86Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.039     5.940    <hidden>
  -------------------------------------------------------------------
                         data arrival                           2.862    
                         clock arrival                          5.940    
  -------------------------------------------------------------------
                         relative delay                        -3.078    



