\hypertarget{group__SPI__CR2__Bit__Positions}{}\doxysection{SPI\+\_\+\+CR2 Bit Position Definitions}
\label{group__SPI__CR2__Bit__Positions}\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}


Bit position definitions for SPI\+\_\+\+CR2 register.  


Collaboration diagram for SPI\+\_\+\+CR2 Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__SPI__CR2__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~0
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~1
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~2
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~4
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~5
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~6
\item 
\#define \mbox{\hyperlink{group__SPI__CR2__Bit__Positions_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~7
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for SPI\+\_\+\+CR2 register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_gaf18705567de7ab52a62e5ef3ba27418b}\label{group__SPI__CR2__Bit__Positions_gaf18705567de7ab52a62e5ef3ba27418b}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}}
\index{SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_ERRIE}{SPI\_CR2\_ERRIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+ERRIE~5}

Error Interrupt Enable \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_ga09e3f41fa2150831afaac191046087f2}\label{group__SPI__CR2__Bit__Positions_ga09e3f41fa2150831afaac191046087f2}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_FRF@{SPI\_CR2\_FRF}}
\index{SPI\_CR2\_FRF@{SPI\_CR2\_FRF}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_FRF}{SPI\_CR2\_FRF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+FRF~4}

Frame Format \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_gaf23c590d98279634af05550702a806da}\label{group__SPI__CR2__Bit__Positions_gaf23c590d98279634af05550702a806da}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}}
\index{SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_RXDMAEN}{SPI\_CR2\_RXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXDMAEN~0}

Rx Buffer DMA Enable \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_gaa7d4c37fbbcced7f2a0421e6ffd103ea}\label{group__SPI__CR2__Bit__Positions_gaa7d4c37fbbcced7f2a0421e6ffd103ea}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}}
\index{SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_RXNEIE}{SPI\_CR2\_RXNEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXNEIE~6}

RX buffer Not Empty Interrupt Enable \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_gae94612b95395eff626f5f3d7d28352dd}\label{group__SPI__CR2__Bit__Positions_gae94612b95395eff626f5f3d7d28352dd}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}}
\index{SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_SSOE}{SPI\_CR2\_SSOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+SSOE~2}

SS Output Enable \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_ga3eee671793983a3bd669c9173b2ce210}\label{group__SPI__CR2__Bit__Positions_ga3eee671793983a3bd669c9173b2ce210}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}}
\index{SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_TXDMAEN}{SPI\_CR2\_TXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXDMAEN~1}

Tx Buffer DMA Enable \mbox{\Hypertarget{group__SPI__CR2__Bit__Positions_ga23f683a1252ccaf625cae1a978989b2c}\label{group__SPI__CR2__Bit__Positions_ga23f683a1252ccaf625cae1a978989b2c}} 
\index{SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}!SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}}
\index{SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}!SPI\_CR2 Bit Position Definitions@{SPI\_CR2 Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{SPI\_CR2\_TXEIE}{SPI\_CR2\_TXEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXEIE~7}

TX buffer Empty Interrupt Enable 