vhdl work "../../top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd"
vhdl work "../../top/ml_605_dbe/dbe_demo/sys_pll.vhd"
vhdl work "../../top/ml_605_dbe/dbe_demo/clk_gen.vhd"
vhdl work "../../modules/custom/xwb_irq_mngr.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gencores_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_crc_gen.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_moving_average.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_extend_pulse.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_delay_gen.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_dual_pi_controller.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_reset.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_serial_dac.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_sync_ffs.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_arbitrated_mux.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_pulse_synchronizer.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_frequency_meter.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_dual_clock_ram.vhd"
vhdl work "../../../../cores/general-cores/modules/common/gc_wfifo.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/genram_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/memory_loader_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wishbone_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/generic_spram.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd"
vhdl work "../../../../cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd"
vhdl blk_mem_gen_v4_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd"
vhdl fifo_generator_v6_1 "../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_spi/spi_shift.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_spi/spi_top.v"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v"
verilog work "../../../../cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_wb.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd"
vhdl work "../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd"
