-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--X1_m_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0] at DDIOOUTCELL_X40_Y0_N61
--register power-up is low

X1_m_addr[0] = DFFEAS(X1L145, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1] at DDIOOUTCELL_X30_Y0_N27
--register power-up is low

X1_m_addr[1] = DFFEAS(X1L144, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2] at DDIOOUTCELL_X38_Y0_N10
--register power-up is low

X1_m_addr[2] = DFFEAS(X1L143, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3] at DDIOOUTCELL_X24_Y0_N27
--register power-up is low

X1_m_addr[3] = DFFEAS(X1L142, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6] at DDIOOUTCELL_X24_Y0_N10
--register power-up is low

X1_m_addr[6] = DFFEAS(X1L138, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7] at DDIOOUTCELL_X32_Y0_N27
--register power-up is low

X1_m_addr[7] = DFFEAS(X1L137, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1_m_state.001000000);


--X1_m_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8] at DDIOOUTCELL_X38_Y0_N27
--register power-up is low

X1_m_addr[8] = DFFEAS(X1L136, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--X1_m_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9] at DDIOOUTCELL_X26_Y0_N67
--register power-up is low

X1_m_addr[9] = DFFEAS(X1L135, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284, VCC,  ,  , X1L353Q);


--JB1_serial_audio_out_data is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data at FF_X8_Y8_N37
--register power-up is low

JB1_serial_audio_out_data = DFFEAS(JB1L135, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--AC1_new_clk is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|new_clk at FF_X16_Y11_N41
--register power-up is low

AC1_new_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , AC1_clk_counter[11],  , T1_internal_reset, VCC);


--JB1_data_out_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15] at FF_X4_Y8_N16
--register power-up is low

JB1_data_out_shift_reg[15] = DFFEAS(JB1L93, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--AC1_clk_counter[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[11] at FF_X16_Y11_N32
--register power-up is low

AC1_clk_counter[11] = DFFEAS(AC1L2, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--ZD1_W_alu_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X19_Y5_N16
--register power-up is low

ZD1_W_alu_result[4] = DFFEAS(ZD1L358, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X28_Y5_N5
--register power-up is low

ZD1_W_alu_result[6] = DFFEAS(ZD1L360, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X19_Y5_N55
--register power-up is low

ZD1_W_alu_result[5] = DFFEAS(ZD1L359, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X27_Y4_N2
--register power-up is low

ZD1_W_alu_result[20] = DFFEAS(ZD1L374, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X27_Y4_N47
--register power-up is low

ZD1_W_alu_result[25] = DFFEAS(ZD1L379, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X27_Y4_N5
--register power-up is low

ZD1_W_alu_result[21] = DFFEAS(ZD1L375, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X27_Y4_N37
--register power-up is low

ZD1_W_alu_result[18] = DFFEAS(ZD1L372, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X27_Y4_N23
--register power-up is low

ZD1_W_alu_result[19] = DFFEAS(ZD1L373, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X27_Y4_N19
--register power-up is low

ZD1_W_alu_result[22] = DFFEAS(ZD1L376, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X25_Y4_N26
--register power-up is low

ZD1_W_alu_result[23] = DFFEAS(ZD1L377, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X25_Y4_N44
--register power-up is low

ZD1_W_alu_result[26] = DFFEAS(ZD1L380, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X25_Y4_N29
--register power-up is low

ZD1_W_alu_result[24] = DFFEAS(ZD1L378, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X28_Y5_N47
--register power-up is low

ZD1_W_alu_result[13] = DFFEAS(ZD1L367, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X28_Y5_N53
--register power-up is low

ZD1_W_alu_result[14] = DFFEAS(ZD1L368, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X28_Y5_N20
--register power-up is low

ZD1_W_alu_result[15] = DFFEAS(ZD1L369, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X28_Y5_N14
--register power-up is low

ZD1_W_alu_result[17] = DFFEAS(ZD1L371, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X28_Y5_N50
--register power-up is low

ZD1_W_alu_result[16] = DFFEAS(ZD1L370, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X25_Y5_N1
--register power-up is low

ZD1_W_alu_result[7] = DFFEAS(ZD1L361, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X25_Y5_N5
--register power-up is low

ZD1_W_alu_result[8] = DFFEAS(ZD1L362, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X25_Y5_N8
--register power-up is low

ZD1_W_alu_result[9] = DFFEAS(ZD1L363, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X25_Y5_N10
--register power-up is low

ZD1_W_alu_result[10] = DFFEAS(ZD1L364, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X19_Y5_N49
--register power-up is low

ZD1_W_alu_result[11] = DFFEAS(ZD1L365, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X25_Y5_N37
--register power-up is low

ZD1_W_alu_result[12] = DFFEAS(ZD1L366, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X19_Y5_N43
--register power-up is low

ZD1_W_alu_result[2] = DFFEAS(ZD1L356, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X19_Y5_N40
--register power-up is low

ZD1_W_alu_result[3] = DFFEAS(ZD1L357, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--AC1_middle_of_high_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level at FF_X16_Y11_N47
--register power-up is low

AC1_middle_of_high_level = DFFEAS(AC1L62, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_s_serial_protocol.STATE_5_STOP_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT at FF_X18_Y11_N1
--register power-up is low

XB1_s_serial_protocol.STATE_5_STOP_BIT = DFFEAS(XB1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_transfer_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete at FF_X18_Y10_N1
--register power-up is low

XB1_transfer_complete = DFFEAS(XB1L158, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--VB1_auto_init_complete is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete at FF_X18_Y10_N19
--register power-up is low

VB1_auto_init_complete = DFFEAS(VB1L10, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--VB1_transfer_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|transfer_data at FF_X18_Y10_N5
--register power-up is low

VB1_transfer_data = DFFEAS(VB1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--BC1_td_shift[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X1_Y3_N14
--register power-up is low

BC1_td_shift[0] = AMPP_FUNCTION(A1L5, BC1L80, !N1_clr_reg, !Q1_state[4], BC1L68);


--VE1_sr[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X1_Y4_N14
--register power-up is low

VE1_sr[1] = DFFEAS(VE1L58, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--YC2_byteen_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0] at FF_X28_Y6_N26
--register power-up is low

YC2_byteen_reg[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_byteenable[2],  , YC2_use_reg, VCC);


--YC2_byteen_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1] at FF_X28_Y6_N35
--register power-up is low

YC2_byteen_reg[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_byteenable[3],  , YC2_use_reg, VCC);


--YC2_address_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1] at FF_X29_Y6_N14
--register power-up is low

YC2_address_reg[1] = DFFEAS(YC2L33, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , VCC,  ,  , !YC2_use_reg);


--S1_done_dac_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync at FF_X21_Y4_N13
--register power-up is low

S1_done_dac_channel_sync = DFFEAS(S1L18, GLOBAL(LF1L42),  ,  ,  ,  ,  , CB1_r_sync_rst,  );


--JB1_data_out_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[14] at FF_X4_Y8_N32
--register power-up is low

JB1_data_out_shift_reg[14] = DFFEAS(JB1L94, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--AC1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~1 at LABCELL_X16_Y11_N30
AC1L2_adder_eqn = ( AC1_clk_counter[11] ) + ( GND ) + ( AC1L7 );
AC1L2 = SUM(AC1L2_adder_eqn);


--ZD1_E_shift_rot_result[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X22_Y5_N1
--register power-up is low

ZD1_E_shift_rot_result[4] = DFFEAS(ZD1L495, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[4],  ,  , ZD1_E_new_inst);


--ZD1L102 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at LABCELL_X23_Y5_N15
ZD1L102_adder_eqn = ( ZD1_E_src1[4] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[4]) ) + ( ZD1L207 );
ZD1L102 = SUM(ZD1L102_adder_eqn);

--ZD1L103 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at LABCELL_X23_Y5_N15
ZD1L103_adder_eqn = ( ZD1_E_src1[4] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[4]) ) + ( ZD1L207 );
ZD1L103 = CARRY(ZD1L103_adder_eqn);


--ZD1_E_shift_rot_result[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X24_Y5_N41
--register power-up is low

ZD1_E_shift_rot_result[6] = DFFEAS(ZD1L497, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[6],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X22_Y6_N37
--register power-up is low

ZD1_E_src2[6] = DFFEAS(ZD1L567, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[6],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at LABCELL_X23_Y5_N21
ZD1L106_adder_eqn = ( ZD1_E_src1[6] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[6]) ) + ( ZD1L111 );
ZD1L106 = SUM(ZD1L106_adder_eqn);

--ZD1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at LABCELL_X23_Y5_N21
ZD1L107_adder_eqn = ( ZD1_E_src1[6] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[6]) ) + ( ZD1L111 );
ZD1L107 = CARRY(ZD1L107_adder_eqn);


--ZD1_E_shift_rot_result[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X24_Y5_N31
--register power-up is low

ZD1_E_shift_rot_result[5] = DFFEAS(ZD1L496, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[5],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X22_Y6_N31
--register power-up is low

ZD1_E_src2[5] = DFFEAS(ZD1L565, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[5],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at LABCELL_X23_Y5_N18
ZD1L110_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[5]) ) + ( ZD1_E_src1[5] ) + ( ZD1L103 );
ZD1L110 = SUM(ZD1L110_adder_eqn);

--ZD1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at LABCELL_X23_Y5_N18
ZD1L111_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[5]) ) + ( ZD1_E_src1[5] ) + ( ZD1L103 );
ZD1L111 = CARRY(ZD1L111_adder_eqn);


--ZD1_E_shift_rot_result[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X24_Y4_N2
--register power-up is low

ZD1_E_shift_rot_result[20] = DFFEAS(ZD1L511, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[20],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X23_Y6_N52
--register power-up is low

ZD1_E_src2[20] = DFFEAS(ZD1L837, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at LABCELL_X23_Y4_N3
ZD1L114_adder_eqn = ( ZD1_E_src1[20] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[20]) ) + ( ZD1L131 );
ZD1L114 = SUM(ZD1L114_adder_eqn);

--ZD1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at LABCELL_X23_Y4_N3
ZD1L115_adder_eqn = ( ZD1_E_src1[20] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[20]) ) + ( ZD1L131 );
ZD1L115 = CARRY(ZD1L115_adder_eqn);


--ZD1_E_shift_rot_result[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X24_Y4_N43
--register power-up is low

ZD1_E_shift_rot_result[25] = DFFEAS(ZD1L516, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[25],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X23_Y6_N46
--register power-up is low

ZD1_E_src2[25] = DFFEAS(ZD1L842, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at LABCELL_X23_Y4_N18
ZD1L118_adder_eqn = ( ZD1_E_src1[25] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[25]) ) + ( ZD1L147 );
ZD1L118 = SUM(ZD1L118_adder_eqn);

--ZD1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at LABCELL_X23_Y4_N18
ZD1L119_adder_eqn = ( ZD1_E_src1[25] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[25]) ) + ( ZD1L147 );
ZD1L119 = CARRY(ZD1L119_adder_eqn);


--ZD1_E_shift_rot_result[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X24_Y4_N40
--register power-up is low

ZD1_E_shift_rot_result[21] = DFFEAS(ZD1L512, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[21],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X23_Y6_N28
--register power-up is low

ZD1_E_src2[21] = DFFEAS(ZD1L838, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at LABCELL_X23_Y4_N6
ZD1L122_adder_eqn = ( ZD1_E_src1[21] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[21]) ) + ( ZD1L115 );
ZD1L122 = SUM(ZD1L122_adder_eqn);

--ZD1L123 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at LABCELL_X23_Y4_N6
ZD1L123_adder_eqn = ( ZD1_E_src1[21] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[21]) ) + ( ZD1L115 );
ZD1L123 = CARRY(ZD1L123_adder_eqn);


--ZD1_E_shift_rot_result[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X27_Y5_N13
--register power-up is low

ZD1_E_shift_rot_result[18] = DFFEAS(ZD1L509, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[18],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X23_Y6_N25
--register power-up is low

ZD1_E_src2[18] = DFFEAS(ZD1L835, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L126 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at LABCELL_X23_Y5_N57
ZD1L126_adder_eqn = ( ZD1_E_src1[18] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[18]) ) + ( ZD1L163 );
ZD1L126 = SUM(ZD1L126_adder_eqn);

--ZD1L127 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at LABCELL_X23_Y5_N57
ZD1L127_adder_eqn = ( ZD1_E_src1[18] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[18]) ) + ( ZD1L163 );
ZD1L127 = CARRY(ZD1L127_adder_eqn);


--ZD1_E_shift_rot_result[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X27_Y5_N19
--register power-up is low

ZD1_E_shift_rot_result[19] = DFFEAS(ZD1L510, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L545Q,  ,  , ZD1_E_new_inst);


--ZD1_E_src2[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X23_Y6_N22
--register power-up is low

ZD1_E_src2[19] = DFFEAS(ZD1L836, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L130 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at LABCELL_X23_Y4_N0
ZD1L130_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[19]) ) + ( ZD1_E_src1[19] ) + ( ZD1L127 );
ZD1L130 = SUM(ZD1L130_adder_eqn);

--ZD1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at LABCELL_X23_Y4_N0
ZD1L131_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[19]) ) + ( ZD1_E_src1[19] ) + ( ZD1L127 );
ZD1L131 = CARRY(ZD1L131_adder_eqn);


--ZD1_E_shift_rot_result[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X24_Y4_N38
--register power-up is low

ZD1_E_shift_rot_result[22] = DFFEAS(ZD1L513, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[22],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X22_Y4_N4
--register power-up is low

ZD1_E_src2[22] = DFFEAS(ZD1L839, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L134 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at LABCELL_X23_Y4_N9
ZD1L134_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[22]) ) + ( ZD1_E_src1[22] ) + ( ZD1L123 );
ZD1L134 = SUM(ZD1L134_adder_eqn);

--ZD1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at LABCELL_X23_Y4_N9
ZD1L135_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[22]) ) + ( ZD1_E_src1[22] ) + ( ZD1L123 );
ZD1L135 = CARRY(ZD1L135_adder_eqn);


--ZD1_E_shift_rot_result[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X24_Y4_N23
--register power-up is low

ZD1_E_shift_rot_result[23] = DFFEAS(ZD1L514, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[23],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X22_Y4_N43
--register power-up is low

ZD1_E_src2[23] = DFFEAS(ZD1L840, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L138 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at LABCELL_X23_Y4_N12
ZD1L138_adder_eqn = ( ZD1_E_src1[23] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[23]) ) + ( ZD1L135 );
ZD1L138 = SUM(ZD1L138_adder_eqn);

--ZD1L139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at LABCELL_X23_Y4_N12
ZD1L139_adder_eqn = ( ZD1_E_src1[23] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[23]) ) + ( ZD1L135 );
ZD1L139 = CARRY(ZD1L139_adder_eqn);


--ZD1_E_shift_rot_result[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X24_Y4_N13
--register power-up is low

ZD1_E_shift_rot_result[26] = DFFEAS(ZD1L517, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[26],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X23_Y6_N40
--register power-up is low

ZD1_E_src2[26] = DFFEAS(ZD1L843, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at LABCELL_X23_Y4_N21
ZD1L142_adder_eqn = ( ZD1_E_src1[26] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[26]) ) + ( ZD1L119 );
ZD1L142 = SUM(ZD1L142_adder_eqn);

--ZD1L143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at LABCELL_X23_Y4_N21
ZD1L143_adder_eqn = ( ZD1_E_src1[26] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[26]) ) + ( ZD1L119 );
ZD1L143 = CARRY(ZD1L143_adder_eqn);


--ZD1_E_shift_rot_result[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X24_Y4_N17
--register power-up is low

ZD1_E_shift_rot_result[24] = DFFEAS(ZD1L515, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[24],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X23_Y6_N49
--register power-up is low

ZD1_E_src2[24] = DFFEAS(ZD1L841, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at LABCELL_X23_Y4_N15
ZD1L146_adder_eqn = ( ZD1_E_src1[24] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[24]) ) + ( ZD1L139 );
ZD1L146 = SUM(ZD1L146_adder_eqn);

--ZD1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at LABCELL_X23_Y4_N15
ZD1L147_adder_eqn = ( ZD1_E_src1[24] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[24]) ) + ( ZD1L139 );
ZD1L147 = CARRY(ZD1L147_adder_eqn);


--ZD1_E_shift_rot_result[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X27_Y5_N25
--register power-up is low

ZD1_E_shift_rot_result[13] = DFFEAS(ZD1L504, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[13],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X22_Y6_N13
--register power-up is low

ZD1_E_src2[13] = DFFEAS(ZD1L582, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[13],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at LABCELL_X23_Y5_N42
ZD1L150_adder_eqn = ( ZD1_E_src1[13] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[13]) ) + ( ZD1L191 );
ZD1L150 = SUM(ZD1L150_adder_eqn);

--ZD1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at LABCELL_X23_Y5_N42
ZD1L151_adder_eqn = ( ZD1_E_src1[13] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[13]) ) + ( ZD1L191 );
ZD1L151 = CARRY(ZD1L151_adder_eqn);


--ZD1_E_shift_rot_result[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X27_Y5_N10
--register power-up is low

ZD1_E_shift_rot_result[14] = DFFEAS(ZD1L505, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[14],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X22_Y6_N58
--register power-up is low

ZD1_E_src2[14] = DFFEAS(ZD1L584, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[14],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at LABCELL_X23_Y5_N45
ZD1L154_adder_eqn = ( ZD1_E_src1[14] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[14]) ) + ( ZD1L151 );
ZD1L154 = SUM(ZD1L154_adder_eqn);

--ZD1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at LABCELL_X23_Y5_N45
ZD1L155_adder_eqn = ( ZD1_E_src1[14] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[14]) ) + ( ZD1L151 );
ZD1L155 = CARRY(ZD1L155_adder_eqn);


--ZD1_E_shift_rot_result[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X27_Y5_N37
--register power-up is low

ZD1_E_shift_rot_result[15] = DFFEAS(ZD1L506, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[15],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X22_Y6_N28
--register power-up is low

ZD1_E_src2[15] = DFFEAS(ZD1L586, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[15],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L158 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at LABCELL_X23_Y5_N48
ZD1L158_adder_eqn = ( ZD1_E_src1[15] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[15]) ) + ( ZD1L155 );
ZD1L158 = SUM(ZD1L158_adder_eqn);

--ZD1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at LABCELL_X23_Y5_N48
ZD1L159_adder_eqn = ( ZD1_E_src1[15] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[15]) ) + ( ZD1L155 );
ZD1L159 = CARRY(ZD1L159_adder_eqn);


--ZD1_E_shift_rot_result[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X27_Y5_N41
--register power-up is low

ZD1_E_shift_rot_result[17] = DFFEAS(ZD1L508, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[17],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X23_Y6_N7
--register power-up is low

ZD1_E_src2[17] = DFFEAS(ZD1L834, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at LABCELL_X23_Y5_N54
ZD1L162_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[17]) ) + ( ZD1_E_src1[17] ) + ( ZD1L167 );
ZD1L162 = SUM(ZD1L162_adder_eqn);

--ZD1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62 at LABCELL_X23_Y5_N54
ZD1L163_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[17]) ) + ( ZD1_E_src1[17] ) + ( ZD1L167 );
ZD1L163 = CARRY(ZD1L163_adder_eqn);


--ZD1_E_shift_rot_result[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X27_Y5_N46
--register power-up is low

ZD1_E_shift_rot_result[16] = DFFEAS(ZD1L507, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[16],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X23_Y6_N4
--register power-up is low

ZD1_E_src2[16] = DFFEAS(ZD1L833, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at LABCELL_X23_Y5_N51
ZD1L166_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[16]) ) + ( ZD1_E_src1[16] ) + ( ZD1L159 );
ZD1L166 = SUM(ZD1L166_adder_eqn);

--ZD1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at LABCELL_X23_Y5_N51
ZD1L167_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[16]) ) + ( ZD1_E_src1[16] ) + ( ZD1L159 );
ZD1L167 = CARRY(ZD1L167_adder_eqn);


--ZD1_E_shift_rot_result[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X24_Y5_N17
--register power-up is low

ZD1_E_shift_rot_result[7] = DFFEAS(ZD1L498, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[7],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X22_Y6_N44
--register power-up is low

ZD1_E_src2[7] = DFFEAS(ZD1L569, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[7],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at LABCELL_X23_Y5_N24
ZD1L170_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[7]) ) + ( ZD1_E_src1[7] ) + ( ZD1L107 );
ZD1L170 = SUM(ZD1L170_adder_eqn);

--ZD1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at LABCELL_X23_Y5_N24
ZD1L171_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[7]) ) + ( ZD1_E_src1[7] ) + ( ZD1L107 );
ZD1L171 = CARRY(ZD1L171_adder_eqn);


--ZD1_E_shift_rot_result[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X24_Y5_N7
--register power-up is low

ZD1_E_shift_rot_result[8] = DFFEAS(ZD1L499, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[8],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X22_Y6_N46
--register power-up is low

ZD1_E_src2[8] = DFFEAS(ZD1L571, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[8],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73 at LABCELL_X23_Y5_N27
ZD1L174_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[8]) ) + ( ZD1_E_src1[8] ) + ( ZD1L171 );
ZD1L174 = SUM(ZD1L174_adder_eqn);

--ZD1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at LABCELL_X23_Y5_N27
ZD1L175_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[8]) ) + ( ZD1_E_src1[8] ) + ( ZD1L171 );
ZD1L175 = CARRY(ZD1L175_adder_eqn);


--ZD1_E_shift_rot_result[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X24_Y5_N49
--register power-up is low

ZD1_E_shift_rot_result[9] = DFFEAS(ZD1L500, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[9],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X22_Y6_N4
--register power-up is low

ZD1_E_src2[9] = DFFEAS(ZD1L573, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[9],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at LABCELL_X23_Y5_N30
ZD1L178_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[9]) ) + ( ZD1_E_src1[9] ) + ( ZD1L175 );
ZD1L178 = SUM(ZD1L178_adder_eqn);

--ZD1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at LABCELL_X23_Y5_N30
ZD1L179_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[9]) ) + ( ZD1_E_src1[9] ) + ( ZD1L175 );
ZD1L179 = CARRY(ZD1L179_adder_eqn);


--ZD1_E_shift_rot_result[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X24_Y5_N52
--register power-up is low

ZD1_E_shift_rot_result[10] = DFFEAS(ZD1L501, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[10],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X22_Y6_N22
--register power-up is low

ZD1_E_src2[10] = DFFEAS(ZD1L575, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[10],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at LABCELL_X23_Y5_N33
ZD1L182_adder_eqn = ( ZD1_E_src1[10] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[10]) ) + ( ZD1L179 );
ZD1L182 = SUM(ZD1L182_adder_eqn);

--ZD1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at LABCELL_X23_Y5_N33
ZD1L183_adder_eqn = ( ZD1_E_src1[10] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[10]) ) + ( ZD1L179 );
ZD1L183 = CARRY(ZD1L183_adder_eqn);


--ZD1_E_shift_rot_result[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X24_Y5_N19
--register power-up is low

ZD1_E_shift_rot_result[11] = DFFEAS(ZD1L502, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[11],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X22_Y6_N49
--register power-up is low

ZD1_E_src2[11] = DFFEAS(ZD1L577, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[11],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at LABCELL_X23_Y5_N36
ZD1L186_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[11]) ) + ( ZD1_E_src1[11] ) + ( ZD1L183 );
ZD1L186 = SUM(ZD1L186_adder_eqn);

--ZD1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at LABCELL_X23_Y5_N36
ZD1L187_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[11]) ) + ( ZD1_E_src1[11] ) + ( ZD1L183 );
ZD1L187 = CARRY(ZD1L187_adder_eqn);


--ZD1_E_shift_rot_result[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X24_Y5_N28
--register power-up is low

ZD1_E_shift_rot_result[12] = DFFEAS(ZD1L503, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[12],  ,  , ZD1_E_new_inst);


--ZD1_E_src2[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X22_Y6_N25
--register power-up is low

ZD1_E_src2[12] = DFFEAS(ZD1L579, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[12],  , ZD1L581, !ZD1_R_src2_use_imm);


--ZD1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at LABCELL_X23_Y5_N39
ZD1L190_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[12]) ) + ( ZD1_E_src1[12] ) + ( ZD1L187 );
ZD1L190 = SUM(ZD1L190_adder_eqn);

--ZD1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at LABCELL_X23_Y5_N39
ZD1L191_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[12]) ) + ( ZD1_E_src1[12] ) + ( ZD1L187 );
ZD1L191 = CARRY(ZD1L191_adder_eqn);


--ZD1_R_ctrl_st is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X24_Y7_N50
--register power-up is low

ZD1_R_ctrl_st = DFFEAS(ZD1L294, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , !ZD1_D_iw[2],  );


--T1_s_serial_transfer.STATE_6_POST_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ at FF_X15_Y10_N14
--register power-up is low

T1_s_serial_transfer.STATE_6_POST_READ = DFFEAS(T1L9, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--ZD1_F_pc[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X17_Y4_N49
--register power-up is low

ZD1_F_pc[10] = DFFEAS(ZD1L739, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X17_Y5_N17
--register power-up is low

ZD1_F_pc[9] = DFFEAS(ZD1L738, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X16_Y5_N25
--register power-up is low

ZD1_F_pc[12] = DFFEAS(ZD1L741, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[23] at FF_X17_Y4_N23
--register power-up is low

ZD1_F_pc[23] = DFFEAS(ZD1L752, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[22] at FF_X17_Y4_N29
--register power-up is low

ZD1_F_pc[22] = DFFEAS(ZD1L751, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[21] at FF_X17_Y4_N26
--register power-up is low

ZD1_F_pc[21] = DFFEAS(ZD1L750, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[20] at FF_X17_Y4_N44
--register power-up is low

ZD1_F_pc[20] = DFFEAS(ZD1L749, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[19] at FF_X17_Y4_N47
--register power-up is low

ZD1_F_pc[19] = DFFEAS(ZD1L748, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[18] at FF_X17_Y4_N41
--register power-up is low

ZD1_F_pc[18] = DFFEAS(ZD1L747, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[17] at FF_X17_Y4_N32
--register power-up is low

ZD1_F_pc[17] = DFFEAS(ZD1L746, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[16] at FF_X17_Y4_N35
--register power-up is low

ZD1_F_pc[16] = DFFEAS(ZD1L745, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[15] at FF_X17_Y4_N38
--register power-up is low

ZD1_F_pc[15] = DFFEAS(ZD1L744, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X17_Y4_N2
--register power-up is low

ZD1_F_pc[13] = DFFEAS(ZD1L742, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X17_Y4_N4
--register power-up is low

ZD1_F_pc[11] = DFFEAS(ZD1L740, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--PC8_mem[0][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87] at FF_X27_Y10_N1
--register power-up is low

PC8_mem[0][87] = DFFEAS(PC8L14, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L1, PC8_mem[1][87],  ,  , PC8_mem_used[1]);


--PC8_mem[0][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19] at FF_X27_Y10_N34
--register power-up is low

PC8_mem[0][19] = DFFEAS(PC8L10, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L1, PC8_mem[1][19],  ,  , PC8_mem_used[1]);


--KD8_burst_uncompress_address_base[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] at FF_X27_Y8_N25
--register power-up is low

KD8_burst_uncompress_address_base[1] = DFFEAS(KD8L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8L2, PC8_mem[0][19],  ,  , !PC8_mem[0][52]);


--KD8_burst_uncompress_address_offset[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] at FF_X27_Y8_N35
--register power-up is low

KD8_burst_uncompress_address_offset[1] = DFFEAS(KD8L2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8L2, A1L360,  ,  , !PC8_mem[0][52]);


--PC8_mem[0][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88] at FF_X27_Y10_N13
--register power-up is low

PC8_mem[0][88] = DFFEAS(PC8L16, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L1, PC8_mem[1][88],  ,  , PC8_mem_used[1]);


--EE2_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[0] = EE2_q_b[0]_PORT_B_data_out[0];

--EE2_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[31] = EE2_q_b[0]_PORT_B_data_out[31];

--EE2_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[30] = EE2_q_b[0]_PORT_B_data_out[30];

--EE2_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[29] = EE2_q_b[0]_PORT_B_data_out[29];

--EE2_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[28] = EE2_q_b[0]_PORT_B_data_out[28];

--EE2_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[27] = EE2_q_b[0]_PORT_B_data_out[27];

--EE2_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[26] = EE2_q_b[0]_PORT_B_data_out[26];

--EE2_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[25] = EE2_q_b[0]_PORT_B_data_out[25];

--EE2_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[24] = EE2_q_b[0]_PORT_B_data_out[24];

--EE2_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[23] = EE2_q_b[0]_PORT_B_data_out[23];

--EE2_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[22] = EE2_q_b[0]_PORT_B_data_out[22];

--EE2_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[21] = EE2_q_b[0]_PORT_B_data_out[21];

--EE2_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[20] = EE2_q_b[0]_PORT_B_data_out[20];

--EE2_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[19] = EE2_q_b[0]_PORT_B_data_out[19];

--EE2_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[18] = EE2_q_b[0]_PORT_B_data_out[18];

--EE2_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[17] = EE2_q_b[0]_PORT_B_data_out[17];

--EE2_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[16] = EE2_q_b[0]_PORT_B_data_out[16];

--EE2_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[15] = EE2_q_b[0]_PORT_B_data_out[15];

--EE2_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[14] = EE2_q_b[0]_PORT_B_data_out[14];

--EE2_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[13] = EE2_q_b[0]_PORT_B_data_out[13];

--EE2_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[12] = EE2_q_b[0]_PORT_B_data_out[12];

--EE2_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[11] = EE2_q_b[0]_PORT_B_data_out[11];

--EE2_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[10] = EE2_q_b[0]_PORT_B_data_out[10];

--EE2_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[9] = EE2_q_b[0]_PORT_B_data_out[9];

--EE2_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[8] = EE2_q_b[0]_PORT_B_data_out[8];

--EE2_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[7] = EE2_q_b[0]_PORT_B_data_out[7];

--EE2_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[6] = EE2_q_b[0]_PORT_B_data_out[6];

--EE2_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[5] = EE2_q_b[0]_PORT_B_data_out[5];

--EE2_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[4] = EE2_q_b[0]_PORT_B_data_out[4];

--EE2_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[3] = EE2_q_b[0]_PORT_B_data_out[3];

--EE2_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[2] = EE2_q_b[0]_PORT_B_data_out[2];

--EE2_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y6_N0
EE2_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE2_q_b[0]_PORT_A_data_in_reg = DFFE(EE2_q_b[0]_PORT_A_data_in, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE2_q_b[0]_PORT_A_address_reg = DFFE(EE2_q_b[0]_PORT_A_address, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[22], ZD1_D_iw[23], ZD1_D_iw[24], ZD1_D_iw[25], ZD1_D_iw[26]);
EE2_q_b[0]_PORT_B_address_reg = DFFE(EE2_q_b[0]_PORT_B_address, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_A_write_enable_reg = DFFE(EE2_q_b[0]_PORT_A_write_enable, EE2_q_b[0]_clock_0, , , );
EE2_q_b[0]_PORT_B_read_enable = VCC;
EE2_q_b[0]_PORT_B_read_enable_reg = DFFE(EE2_q_b[0]_PORT_B_read_enable, EE2_q_b[0]_clock_1, , , );
EE2_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE2_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE2_q_b[0]_PORT_B_data_out = MEMORY(EE2_q_b[0]_PORT_A_data_in_reg, , EE2_q_b[0]_PORT_A_address_reg, EE2_q_b[0]_PORT_B_address_reg, EE2_q_b[0]_PORT_A_write_enable_reg, , , EE2_q_b[0]_PORT_B_read_enable_reg, , , EE2_q_b[0]_clock_0, EE2_q_b[0]_clock_1, EE2_q_b[0]_clock_enable_0, , , , , );
EE2_q_b[1] = EE2_q_b[0]_PORT_B_data_out[1];


--ZD1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at LABCELL_X23_Y5_N3
ZD1L194_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[0]) ) + ( ZD1_E_src1[0] ) + ( ZD1L211 );
ZD1L194 = SUM(ZD1L194_adder_eqn);

--ZD1L195 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at LABCELL_X23_Y5_N3
ZD1L195_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[0]) ) + ( ZD1_E_src1[0] ) + ( ZD1L211 );
ZD1L195 = CARRY(ZD1L195_adder_eqn);


--ZD1_D_iw[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X21_Y8_N1
--register power-up is low

ZD1_D_iw[0] = DFFEAS(ZD1L661, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X21_Y8_N5
--register power-up is low

ZD1_D_iw[2] = DFFEAS(ZD1L663, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L198 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at LABCELL_X23_Y5_N6
ZD1L198_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[1]) ) + ( ZD1_E_src1[1] ) + ( ZD1L195 );
ZD1L198 = SUM(ZD1L198_adder_eqn);

--ZD1L199 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at LABCELL_X23_Y5_N6
ZD1L199_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[1]) ) + ( ZD1_E_src1[1] ) + ( ZD1L195 );
ZD1L199 = CARRY(ZD1L199_adder_eqn);


--ZD1_E_shift_rot_result[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X22_Y5_N7
--register power-up is low

ZD1_E_shift_rot_result[2] = DFFEAS(ZD1L493, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[2],  ,  , ZD1_E_new_inst);


--ZD1L202 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at LABCELL_X23_Y5_N9
ZD1L202_adder_eqn = ( ZD1_E_src1[2] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[2]) ) + ( ZD1L199 );
ZD1L202 = SUM(ZD1L202_adder_eqn);

--ZD1L203 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at LABCELL_X23_Y5_N9
ZD1L203_adder_eqn = ( ZD1_E_src1[2] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[2]) ) + ( ZD1L199 );
ZD1L203 = CARRY(ZD1L203_adder_eqn);


--ZD1_E_shift_rot_result[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X22_Y5_N13
--register power-up is low

ZD1_E_shift_rot_result[3] = DFFEAS(ZD1L494, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L528Q,  ,  , ZD1_E_new_inst);


--ZD1L206 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at LABCELL_X23_Y5_N12
ZD1L206_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[3]) ) + ( ZD1_E_src1[3] ) + ( ZD1L203 );
ZD1L206 = SUM(ZD1L206_adder_eqn);

--ZD1L207 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at LABCELL_X23_Y5_N12
ZD1L207_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[3]) ) + ( ZD1_E_src1[3] ) + ( ZD1L203 );
ZD1L207 = CARRY(ZD1L207_adder_eqn);


--AC1_clk_counter[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[5] at FF_X16_Y11_N14
--register power-up is low

AC1_clk_counter[5] = DFFEAS(AC1L10, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[1] at FF_X16_Y11_N2
--register power-up is low

AC1_clk_counter[1] = DFFEAS(AC1L14, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[6] at FF_X16_Y11_N17
--register power-up is low

AC1_clk_counter[6] = DFFEAS(AC1L18, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[4] at FF_X16_Y11_N10
--register power-up is low

AC1_clk_counter[4] = DFFEAS(AC1L22, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[3] at FF_X16_Y11_N8
--register power-up is low

AC1_clk_counter[3] = DFFEAS(AC1L26, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[2] at FF_X16_Y11_N5
--register power-up is low

AC1_clk_counter[2] = DFFEAS(AC1L30, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[10] at FF_X16_Y11_N29
--register power-up is low

AC1_clk_counter[10] = DFFEAS(AC1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[9] at FF_X16_Y11_N26
--register power-up is low

AC1_clk_counter[9] = DFFEAS(AC1L34, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[8] at FF_X16_Y11_N23
--register power-up is low

AC1_clk_counter[8] = DFFEAS(AC1L38, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_clk_counter[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7] at FF_X16_Y11_N19
--register power-up is low

AC1_clk_counter[7] = DFFEAS(AC1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_s_serial_protocol.STATE_4_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER at FF_X18_Y11_N58
--register power-up is low

XB1_s_serial_protocol.STATE_4_TRANSFER = DFFEAS(XB1L5, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--AC1_middle_of_low_level is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level at FF_X16_Y11_N37
--register power-up is low

AC1_middle_of_low_level = DFFEAS(AC1L65, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_counter[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[4] at FF_X18_Y11_N29
--register power-up is low

XB1_counter[4] = DFFEAS(XB1L18, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_counter[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[3] at FF_X18_Y11_N20
--register power-up is low

XB1_counter[3] = DFFEAS(XB1L19, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_counter[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2] at FF_X18_Y11_N14
--register power-up is low

XB1_counter[2] = DFFEAS(XB1L20, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_counter[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0] at FF_X18_Y11_N46
--register power-up is low

XB1_counter[0] = DFFEAS(XB1L21, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_counter[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[1] at FF_X18_Y11_N26
--register power-up is low

XB1_counter[1] = DFFEAS(XB1L22, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--VB1_rom_address[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3] at FF_X19_Y11_N53
--register power-up is low

VB1_rom_address[3] = DFFEAS(VB1L1, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1_rom_address[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[1] at FF_X15_Y11_N49
--register power-up is low

VB1_rom_address[1] = DFFEAS(VB1L2, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1_rom_address[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[2] at FF_X15_Y11_N52
--register power-up is low

VB1_rom_address[2] = DFFEAS(VB1L3, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1_rom_address[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4] at FF_X19_Y11_N50
--register power-up is low

VB1_rom_address[4] = DFFEAS(VB1L4, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1_rom_address[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5] at FF_X19_Y11_N8
--register power-up is low

VB1_rom_address[5] = DFFEAS(VB1L5, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--BC1_count[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X1_Y3_N17
--register power-up is low

BC1_count[1] = AMPP_FUNCTION(A1L5, BC1_count[0], !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--BC1_td_shift[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X1_Y3_N59
--register power-up is low

BC1_td_shift[9] = AMPP_FUNCTION(A1L5, BC1L81, !N1_clr_reg, !Q1_state[4], BC1L68);


--VE1_sr[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X1_Y4_N17
--register power-up is low

VE1_sr[2] = DFFEAS(VE1L59, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X4_Y4_N49
--register power-up is low

HE1_break_readreg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[0],  , HE1L30, VCC);


--X1L371Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 at DDIOOECELL_X24_Y0_N39
--register power-up is high

X1L371Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--XB1_shiftreg_data[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[26] at FF_X17_Y11_N13
--register power-up is low

XB1_shiftreg_data[26] = DFFEAS(XB1L71, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_s_serial_protocol.STATE_2_RESTART_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT at FF_X17_Y11_N43
--register power-up is low

XB1_s_serial_protocol.STATE_2_RESTART_BIT = DFFEAS(XB1L3, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[26] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[26] at FF_X18_Y11_N41
--register power-up is low

XB1_shiftreg_mask[26] = DFFEAS(XB1L130, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--X1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~1 at LABCELL_X27_Y1_N21
X1L2_adder_eqn = ( !X1_refresh_counter[7] ) + ( VCC ) + ( X1L35 );
X1L2 = SUM(X1L2_adder_eqn);

--X1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~2 at LABCELL_X27_Y1_N21
X1L3_adder_eqn = ( !X1_refresh_counter[7] ) + ( VCC ) + ( X1L35 );
X1L3 = CARRY(X1L3_adder_eqn);


--X1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~5 at LABCELL_X27_Y1_N3
X1L6_adder_eqn = ( X1_refresh_counter[1] ) + ( VCC ) + ( X1L11 );
X1L6 = SUM(X1L6_adder_eqn);

--X1L7 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~6 at LABCELL_X27_Y1_N3
X1L7_adder_eqn = ( X1_refresh_counter[1] ) + ( VCC ) + ( X1L11 );
X1L7 = CARRY(X1L7_adder_eqn);


--X1L10 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~9 at LABCELL_X27_Y1_N0
X1L10_adder_eqn = ( X1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
X1L10 = SUM(X1L10_adder_eqn);

--X1L11 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~10 at LABCELL_X27_Y1_N0
X1L11_adder_eqn = ( X1_refresh_counter[0] ) + ( VCC ) + ( !VCC );
X1L11 = CARRY(X1L11_adder_eqn);


--X1L14 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~13 at LABCELL_X27_Y1_N36
X1L14_adder_eqn = ( !X1_refresh_counter[12] ) + ( VCC ) + ( X1L19 );
X1L14 = SUM(X1L14_adder_eqn);


--X1L18 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~17 at LABCELL_X27_Y1_N33
X1L18_adder_eqn = ( X1_refresh_counter[11] ) + ( VCC ) + ( X1L23 );
X1L18 = SUM(X1L18_adder_eqn);

--X1L19 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~18 at LABCELL_X27_Y1_N33
X1L19_adder_eqn = ( X1_refresh_counter[11] ) + ( VCC ) + ( X1L23 );
X1L19 = CARRY(X1L19_adder_eqn);


--X1L22 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~21 at LABCELL_X27_Y1_N30
X1L22_adder_eqn = ( X1_refresh_counter[10] ) + ( VCC ) + ( X1L27 );
X1L22 = SUM(X1L22_adder_eqn);

--X1L23 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~22 at LABCELL_X27_Y1_N30
X1L23_adder_eqn = ( X1_refresh_counter[10] ) + ( VCC ) + ( X1L27 );
X1L23 = CARRY(X1L23_adder_eqn);


--X1L26 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~25 at LABCELL_X27_Y1_N27
X1L26_adder_eqn = ( !X1_refresh_counter[9] ) + ( VCC ) + ( X1L31 );
X1L26 = SUM(X1L26_adder_eqn);

--X1L27 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~26 at LABCELL_X27_Y1_N27
X1L27_adder_eqn = ( !X1_refresh_counter[9] ) + ( VCC ) + ( X1L31 );
X1L27 = CARRY(X1L27_adder_eqn);


--X1L30 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~29 at LABCELL_X27_Y1_N24
X1L30_adder_eqn = ( !X1_refresh_counter[8] ) + ( VCC ) + ( X1L3 );
X1L30 = SUM(X1L30_adder_eqn);

--X1L31 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~30 at LABCELL_X27_Y1_N24
X1L31_adder_eqn = ( !X1_refresh_counter[8] ) + ( VCC ) + ( X1L3 );
X1L31 = CARRY(X1L31_adder_eqn);


--X1L34 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~33 at LABCELL_X27_Y1_N18
X1L34_adder_eqn = ( X1_refresh_counter[6] ) + ( VCC ) + ( X1L39 );
X1L34 = SUM(X1L34_adder_eqn);

--X1L35 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~34 at LABCELL_X27_Y1_N18
X1L35_adder_eqn = ( X1_refresh_counter[6] ) + ( VCC ) + ( X1L39 );
X1L35 = CARRY(X1L35_adder_eqn);


--X1L38 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~37 at LABCELL_X27_Y1_N15
X1L38_adder_eqn = ( X1_refresh_counter[5] ) + ( VCC ) + ( X1L43 );
X1L38 = SUM(X1L38_adder_eqn);

--X1L39 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~38 at LABCELL_X27_Y1_N15
X1L39_adder_eqn = ( X1_refresh_counter[5] ) + ( VCC ) + ( X1L43 );
X1L39 = CARRY(X1L39_adder_eqn);


--X1L42 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~41 at LABCELL_X27_Y1_N12
X1L42_adder_eqn = ( X1_refresh_counter[4] ) + ( VCC ) + ( X1L47 );
X1L42 = SUM(X1L42_adder_eqn);

--X1L43 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~42 at LABCELL_X27_Y1_N12
X1L43_adder_eqn = ( X1_refresh_counter[4] ) + ( VCC ) + ( X1L47 );
X1L43 = CARRY(X1L43_adder_eqn);


--X1L46 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~45 at LABCELL_X27_Y1_N9
X1L46_adder_eqn = ( !X1_refresh_counter[3] ) + ( VCC ) + ( X1L51 );
X1L46 = SUM(X1L46_adder_eqn);

--X1L47 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~46 at LABCELL_X27_Y1_N9
X1L47_adder_eqn = ( !X1_refresh_counter[3] ) + ( VCC ) + ( X1L51 );
X1L47 = CARRY(X1L47_adder_eqn);


--X1L50 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~49 at LABCELL_X27_Y1_N6
X1L50_adder_eqn = ( X1_refresh_counter[2] ) + ( VCC ) + ( X1L7 );
X1L50 = SUM(X1L50_adder_eqn);

--X1L51 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Add0~50 at LABCELL_X27_Y1_N6
X1L51_adder_eqn = ( X1_refresh_counter[2] ) + ( VCC ) + ( X1L7 );
X1L51 = CARRY(X1L51_adder_eqn);


--ZD1_d_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X27_Y6_N41
--register power-up is low

ZD1_d_writedata[15] = DFFEAS(ZD1L1149, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[15],  ,  , ZD1L278);


--UB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X6_Y9_N31
--register power-up is low

UB3_counter_reg_bit[0] = DFFEAS(UB3_counter_comb_bita0, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X6_Y9_N34
--register power-up is low

UB3_counter_reg_bit[1] = DFFEAS(UB3_counter_comb_bita1, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X6_Y9_N37
--register power-up is low

UB3_counter_reg_bit[2] = DFFEAS(UB3_counter_comb_bita2, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X6_Y9_N40
--register power-up is low

UB3_counter_reg_bit[3] = DFFEAS(UB3_counter_comb_bita3, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X6_Y9_N43
--register power-up is low

UB3_counter_reg_bit[4] = DFFEAS(UB3_counter_comb_bita4, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X6_Y9_N46
--register power-up is low

UB3_counter_reg_bit[5] = DFFEAS(UB3_counter_comb_bita5, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--UB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X6_Y9_N49
--register power-up is low

UB3_counter_reg_bit[6] = DFFEAS(UB3_counter_comb_bita6, GLOBAL(LF1L42),  ,  , UB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X4_Y9_N31
--register power-up is low

SB3_counter_reg_bit[0] = DFFEAS(SB3_counter_comb_bita0, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X4_Y9_N34
--register power-up is low

SB3_counter_reg_bit[1] = DFFEAS(SB3_counter_comb_bita1, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X4_Y9_N38
--register power-up is low

SB3_counter_reg_bit[2] = DFFEAS(SB3_counter_comb_bita2, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X4_Y9_N41
--register power-up is low

SB3_counter_reg_bit[3] = DFFEAS(SB3_counter_comb_bita3, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X4_Y9_N44
--register power-up is low

SB3_counter_reg_bit[4] = DFFEAS(SB3_counter_comb_bita4, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--SB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X4_Y9_N46
--register power-up is low

SB3_counter_reg_bit[5] = DFFEAS(SB3_counter_comb_bita5, GLOBAL(LF1L42),  ,  , SB3L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X3_Y8_N31
--register power-up is low

UB4_counter_reg_bit[0] = DFFEAS(UB4_counter_comb_bita0, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X3_Y8_N34
--register power-up is low

UB4_counter_reg_bit[1] = DFFEAS(UB4_counter_comb_bita1, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X3_Y8_N37
--register power-up is low

UB4_counter_reg_bit[2] = DFFEAS(UB4_counter_comb_bita2, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X3_Y8_N40
--register power-up is low

UB4_counter_reg_bit[3] = DFFEAS(UB4_counter_comb_bita3, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X3_Y8_N43
--register power-up is low

UB4_counter_reg_bit[4] = DFFEAS(UB4_counter_comb_bita4, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X3_Y8_N46
--register power-up is low

UB4_counter_reg_bit[5] = DFFEAS(UB4_counter_comb_bita5, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--UB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X3_Y8_N49
--register power-up is low

UB4_counter_reg_bit[6] = DFFEAS(UB4_counter_comb_bita6, GLOBAL(LF1L42),  ,  , UB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X6_Y8_N31
--register power-up is low

SB4_counter_reg_bit[0] = DFFEAS(SB4_counter_comb_bita0, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X6_Y8_N35
--register power-up is low

SB4_counter_reg_bit[1] = DFFEAS(SB4_counter_comb_bita1, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X6_Y8_N38
--register power-up is low

SB4_counter_reg_bit[2] = DFFEAS(SB4_counter_comb_bita2, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X6_Y8_N41
--register power-up is low

SB4_counter_reg_bit[3] = DFFEAS(SB4_counter_comb_bita3, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X6_Y8_N44
--register power-up is low

SB4_counter_reg_bit[4] = DFFEAS(SB4_counter_comb_bita4, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--SB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X6_Y8_N47
--register power-up is low

SB4_counter_reg_bit[5] = DFFEAS(SB4_counter_comb_bita5, GLOBAL(LF1L42),  ,  , SB4L1,  ,  , !S1L12,  );


--JB1_data_out_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[13] at FF_X4_Y8_N35
--register power-up is low

JB1_data_out_shift_reg[13] = DFFEAS(JB1L95, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--AC1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~5 at LABCELL_X16_Y11_N27
AC1L6_adder_eqn = ( AC1_clk_counter[10] ) + ( GND ) + ( AC1L35 );
AC1L6 = SUM(AC1L6_adder_eqn);

--AC1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~6 at LABCELL_X16_Y11_N27
AC1L7_adder_eqn = ( AC1_clk_counter[10] ) + ( GND ) + ( AC1L35 );
AC1L7 = CARRY(AC1L7_adder_eqn);


--ZD1_D_iw[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X18_Y6_N49
--register power-up is low

ZD1_D_iw[12] = DFFEAS(ZD1L673, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X18_Y6_N55
--register power-up is low

ZD1_D_iw[14] = DFFEAS(ZD1L676, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y6_N13
--register power-up is low

ZD1_D_iw[8] = DFFEAS(ZD1L669, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X16_Y5_N36
ZD1L2_adder_eqn = ( ZD1L705Q ) + ( GND ) + ( ZD1L99 );
ZD1L2 = SUM(ZD1L2_adder_eqn);

--ZD1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2 at LABCELL_X16_Y5_N36
ZD1L3_adder_eqn = ( ZD1L705Q ) + ( GND ) + ( ZD1L99 );
ZD1L3 = CARRY(ZD1L3_adder_eqn);


--ZD1_D_iw[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X18_Y6_N17
--register power-up is low

ZD1_D_iw[10] = DFFEAS(ZD1L671, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X16_Y5_N42
ZD1L6_adder_eqn = ( ZD1_F_pc[4] ) + ( GND ) + ( ZD1L11 );
ZD1L6 = SUM(ZD1L6_adder_eqn);

--ZD1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X16_Y5_N42
ZD1L7_adder_eqn = ( ZD1_F_pc[4] ) + ( GND ) + ( ZD1L11 );
ZD1L7 = CARRY(ZD1L7_adder_eqn);


--ZD1_D_iw[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X18_Y6_N44
--register power-up is low

ZD1_D_iw[9] = DFFEAS(ZD1L670, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X16_Y5_N39
ZD1L10_adder_eqn = ( ZD1_F_pc[3] ) + ( GND ) + ( ZD1L3 );
ZD1L10 = SUM(ZD1L10_adder_eqn);

--ZD1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X16_Y5_N39
ZD1L11_adder_eqn = ( ZD1_F_pc[3] ) + ( GND ) + ( ZD1L3 );
ZD1L11 = CARRY(ZD1L11_adder_eqn);


--ZD1_D_iw[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X21_Y8_N10
--register power-up is low

ZD1_D_iw[24] = DFFEAS(ZD1L692, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X16_Y4_N24
ZD1L14_adder_eqn = ( ZD1_F_pc[18] ) + ( GND ) + ( ZD1L31 );
ZD1L14 = SUM(ZD1L14_adder_eqn);

--ZD1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X16_Y4_N24
ZD1L15_adder_eqn = ( ZD1_F_pc[18] ) + ( GND ) + ( ZD1L31 );
ZD1L15 = CARRY(ZD1L15_adder_eqn);


--ZD1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X16_Y4_N39
ZD1L18_adder_eqn = ( ZD1_F_pc[23] ) + ( GND ) + ( ZD1L47 );
ZD1L18 = SUM(ZD1L18_adder_eqn);

--ZD1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X16_Y4_N39
ZD1L19_adder_eqn = ( ZD1_F_pc[23] ) + ( GND ) + ( ZD1L47 );
ZD1L19 = CARRY(ZD1L19_adder_eqn);


--ZD1_D_iw[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X21_Y8_N25
--register power-up is low

ZD1_D_iw[29] = DFFEAS(ZD1L697, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X21_Y8_N46
--register power-up is low

ZD1_D_iw[25] = DFFEAS(ZD1L693, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X16_Y4_N27
ZD1L22_adder_eqn = ( ZD1_F_pc[19] ) + ( GND ) + ( ZD1L15 );
ZD1L22 = SUM(ZD1L22_adder_eqn);

--ZD1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X16_Y4_N27
ZD1L23_adder_eqn = ( ZD1_F_pc[19] ) + ( GND ) + ( ZD1L15 );
ZD1L23 = CARRY(ZD1L23_adder_eqn);


--ZD1_D_iw[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X21_Y8_N13
--register power-up is low

ZD1_D_iw[22] = DFFEAS(ZD1L690, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X16_Y4_N18
ZD1L26_adder_eqn = ( ZD1_F_pc[16] ) + ( GND ) + ( ZD1L63 );
ZD1L26 = SUM(ZD1L26_adder_eqn);

--ZD1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X16_Y4_N18
ZD1L27_adder_eqn = ( ZD1_F_pc[16] ) + ( GND ) + ( ZD1L63 );
ZD1L27 = CARRY(ZD1L27_adder_eqn);


--ZD1_D_iw[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X21_Y8_N59
--register power-up is low

ZD1_D_iw[23] = DFFEAS(ZD1L691, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X16_Y4_N21
ZD1L30_adder_eqn = ( ZD1_F_pc[17] ) + ( GND ) + ( ZD1L27 );
ZD1L30 = SUM(ZD1L30_adder_eqn);

--ZD1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X16_Y4_N21
ZD1L31_adder_eqn = ( ZD1_F_pc[17] ) + ( GND ) + ( ZD1L27 );
ZD1L31 = CARRY(ZD1L31_adder_eqn);


--ZD1_D_iw[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X21_Y8_N7
--register power-up is low

ZD1_D_iw[26] = DFFEAS(ZD1L694, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X16_Y4_N30
ZD1L34_adder_eqn = ( ZD1_F_pc[20] ) + ( GND ) + ( ZD1L23 );
ZD1L34 = SUM(ZD1L34_adder_eqn);

--ZD1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X16_Y4_N30
ZD1L35_adder_eqn = ( ZD1_F_pc[20] ) + ( GND ) + ( ZD1L23 );
ZD1L35 = CARRY(ZD1L35_adder_eqn);


--ZD1L38 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X16_Y4_N33
ZD1L38_adder_eqn = ( ZD1_F_pc[21] ) + ( GND ) + ( ZD1L35 );
ZD1L38 = SUM(ZD1L38_adder_eqn);

--ZD1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X16_Y4_N33
ZD1L39_adder_eqn = ( ZD1_F_pc[21] ) + ( GND ) + ( ZD1L35 );
ZD1L39 = CARRY(ZD1L39_adder_eqn);


--ZD1_D_iw[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X21_Y8_N17
--register power-up is low

ZD1_D_iw[27] = DFFEAS(ZD1L695, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_E_shift_rot_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X24_Y4_N47
--register power-up is low

ZD1_E_shift_rot_result[27] = DFFEAS(ZD1L518, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[27],  ,  , ZD1_E_new_inst);


--ZD1L42 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X16_Y4_N42
ZD1L42_adder_eqn = ( !ZD1_F_pc[24] ) + ( GND ) + ( ZD1L19 );
ZD1L42 = SUM(ZD1L42_adder_eqn);


--ZD1_D_iw[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X21_Y8_N49
--register power-up is low

ZD1_D_iw[30] = DFFEAS(ZD1L698, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L46 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X16_Y4_N36
ZD1L46_adder_eqn = ( ZD1_F_pc[22] ) + ( GND ) + ( ZD1L39 );
ZD1L46 = SUM(ZD1L46_adder_eqn);

--ZD1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X16_Y4_N36
ZD1L47_adder_eqn = ( ZD1_F_pc[22] ) + ( GND ) + ( ZD1L39 );
ZD1L47 = CARRY(ZD1L47_adder_eqn);


--ZD1_D_iw[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X21_Y8_N53
--register power-up is low

ZD1_D_iw[28] = DFFEAS(ZD1L696, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X21_Y8_N22
--register power-up is low

ZD1_D_iw[17] = DFFEAS(ZD1L681, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L50 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X16_Y4_N3
ZD1L50_adder_eqn = ( ZD1L716Q ) + ( GND ) + ( ZD1L91 );
ZD1L50 = SUM(ZD1L50_adder_eqn);

--ZD1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X16_Y4_N3
ZD1L51_adder_eqn = ( ZD1L716Q ) + ( GND ) + ( ZD1L91 );
ZD1L51 = CARRY(ZD1L51_adder_eqn);


--ZD1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X16_Y4_N6
ZD1L54_adder_eqn = ( ZD1_F_pc[12] ) + ( GND ) + ( ZD1L51 );
ZD1L54 = SUM(ZD1L54_adder_eqn);

--ZD1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X16_Y4_N6
ZD1L55_adder_eqn = ( ZD1_F_pc[12] ) + ( GND ) + ( ZD1L51 );
ZD1L55 = CARRY(ZD1L55_adder_eqn);


--ZD1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~57 at LABCELL_X16_Y4_N9
ZD1L58_adder_eqn = ( ZD1_F_pc[13] ) + ( GND ) + ( ZD1L55 );
ZD1L58 = SUM(ZD1L58_adder_eqn);

--ZD1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~58 at LABCELL_X16_Y4_N9
ZD1L59_adder_eqn = ( ZD1_F_pc[13] ) + ( GND ) + ( ZD1L55 );
ZD1L59 = CARRY(ZD1L59_adder_eqn);


--ZD1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~61 at LABCELL_X16_Y4_N15
ZD1L62_adder_eqn = ( ZD1_F_pc[15] ) + ( GND ) + ( ZD1L67 );
ZD1L62 = SUM(ZD1L62_adder_eqn);

--ZD1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~62 at LABCELL_X16_Y4_N15
ZD1L63_adder_eqn = ( ZD1_F_pc[15] ) + ( GND ) + ( ZD1L67 );
ZD1L63 = CARRY(ZD1L63_adder_eqn);


--ZD1_D_iw[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X18_Y6_N46
--register power-up is low

ZD1_D_iw[7] = DFFEAS(ZD1L668, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1_D_iw[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X18_Y6_N38
--register power-up is low

ZD1_D_iw[6] = DFFEAS(ZD1L667, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~65 at LABCELL_X16_Y4_N12
ZD1L66_adder_eqn = ( !ZD1_F_pc[14] ) + ( GND ) + ( ZD1L59 );
ZD1L66 = SUM(ZD1L66_adder_eqn);

--ZD1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~66 at LABCELL_X16_Y4_N12
ZD1L67_adder_eqn = ( !ZD1_F_pc[14] ) + ( GND ) + ( ZD1L59 );
ZD1L67 = CARRY(ZD1L67_adder_eqn);


--ZD1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~69 at LABCELL_X16_Y5_N45
ZD1L70_adder_eqn = ( ZD1_F_pc[5] ) + ( GND ) + ( ZD1L7 );
ZD1L70 = SUM(ZD1L70_adder_eqn);

--ZD1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~70 at LABCELL_X16_Y5_N45
ZD1L71_adder_eqn = ( ZD1_F_pc[5] ) + ( GND ) + ( ZD1L7 );
ZD1L71 = CARRY(ZD1L71_adder_eqn);


--ZD1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~73 at LABCELL_X16_Y5_N48
ZD1L74_adder_eqn = ( ZD1_F_pc[6] ) + ( GND ) + ( ZD1L71 );
ZD1L74 = SUM(ZD1L74_adder_eqn);

--ZD1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~74 at LABCELL_X16_Y5_N48
ZD1L75_adder_eqn = ( ZD1_F_pc[6] ) + ( GND ) + ( ZD1L71 );
ZD1L75 = CARRY(ZD1L75_adder_eqn);


--ZD1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~77 at LABCELL_X16_Y5_N51
ZD1L78_adder_eqn = ( ZD1_F_pc[7] ) + ( GND ) + ( ZD1L75 );
ZD1L78 = SUM(ZD1L78_adder_eqn);

--ZD1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~78 at LABCELL_X16_Y5_N51
ZD1L79_adder_eqn = ( ZD1_F_pc[7] ) + ( GND ) + ( ZD1L75 );
ZD1L79 = CARRY(ZD1L79_adder_eqn);


--ZD1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~81 at LABCELL_X16_Y5_N54
ZD1L82_adder_eqn = ( ZD1_F_pc[8] ) + ( GND ) + ( ZD1L79 );
ZD1L82 = SUM(ZD1L82_adder_eqn);

--ZD1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~82 at LABCELL_X16_Y5_N54
ZD1L83_adder_eqn = ( ZD1_F_pc[8] ) + ( GND ) + ( ZD1L79 );
ZD1L83 = CARRY(ZD1L83_adder_eqn);


--ZD1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~85 at LABCELL_X16_Y5_N57
ZD1L86_adder_eqn = ( ZD1_F_pc[9] ) + ( GND ) + ( ZD1L83 );
ZD1L86 = SUM(ZD1L86_adder_eqn);

--ZD1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~86 at LABCELL_X16_Y5_N57
ZD1L87_adder_eqn = ( ZD1_F_pc[9] ) + ( GND ) + ( ZD1L83 );
ZD1L87 = CARRY(ZD1L87_adder_eqn);


--ZD1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~89 at LABCELL_X16_Y4_N0
ZD1L90_adder_eqn = ( ZD1_F_pc[10] ) + ( GND ) + ( ZD1L87 );
ZD1L90 = SUM(ZD1L90_adder_eqn);

--ZD1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~90 at LABCELL_X16_Y4_N0
ZD1L91_adder_eqn = ( ZD1_F_pc[10] ) + ( GND ) + ( ZD1L87 );
ZD1L91 = CARRY(ZD1L91_adder_eqn);


--T1_s_serial_transfer.STATE_5_READ_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER at FF_X15_Y10_N11
--register power-up is low

T1_s_serial_transfer.STATE_5_READ_TRANSFER = DFFEAS(T1L7, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--PC8_mem[1][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87] at FF_X28_Y10_N53
--register power-up is low

PC8_mem[1][87] = DFFEAS(PC8L23, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L2, PC8_mem[2][87],  ,  , PC8_mem_used[2]);


--PC8_mem[1][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19] at FF_X28_Y10_N32
--register power-up is low

PC8_mem[1][19] = DFFEAS(PC8L19, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L2, PC8_mem[2][19],  ,  , PC8_mem_used[2]);


--KD8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1 at LABCELL_X27_Y8_N33
KD8L2_adder_eqn = ( (!NC8L3 & (((KD8_burst_uncompress_address_offset[1])))) # (NC8L3 & ((!PC8L78Q & ((KD8_burst_uncompress_address_offset[1]))) # (PC8L78Q & (PC8_mem[0][19])))) ) + ( PC8_mem[0][52] ) + ( KD8L7 );
KD8L2 = SUM(KD8L2_adder_eqn);


--PC8_mem[1][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88] at FF_X28_Y10_N26
--register power-up is low

PC8_mem[1][88] = DFFEAS(PC8L25, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L2, PC8_mem[2][88],  ,  , PC8_mem_used[2]);


--ZD1_av_ld_byte0_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X19_Y7_N25
--register power-up is low

ZD1_av_ld_byte0_data[0] = DFFEAS(HD1L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[0],  ,  , ZD1L1107);


--ZD1_W_alu_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X25_Y4_N53
--register power-up is low

ZD1_W_alu_result[0] = DFFEAS(ZD1L354, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L211 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at LABCELL_X23_Y5_N0
ZD1L211_adder_eqn = ( ZD1_E_alu_sub ) + ( VCC ) + ( !VCC );
ZD1L211 = CARRY(ZD1L211_adder_eqn);


--EF1_ram_block1a36 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a36 at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a36_PORT_A_data_in = WC2L23;
EF1_ram_block1a36_PORT_A_data_in_reg = DFFE(EF1_ram_block1a36_PORT_A_data_in, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
EF1_ram_block1a36_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a36_PORT_A_address_reg = DFFE(EF1_ram_block1a36_PORT_A_address, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
EF1_ram_block1a36_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a36_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a36_PORT_A_write_enable, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
EF1_ram_block1a36_PORT_A_read_enable = Z1L3;
EF1_ram_block1a36_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a36_PORT_A_read_enable, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
EF1_ram_block1a36_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a36_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a36_PORT_A_byte_mask, EF1_ram_block1a36_clock_0, , , EF1_ram_block1a36_clock_enable_0);
EF1_ram_block1a36_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a36_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a36_PORT_A_data_out = MEMORY(EF1_ram_block1a36_PORT_A_data_in_reg, , EF1_ram_block1a36_PORT_A_address_reg, , EF1_ram_block1a36_PORT_A_write_enable_reg, EF1_ram_block1a36_PORT_A_read_enable_reg, , , EF1_ram_block1a36_PORT_A_byte_mask_reg, , EF1_ram_block1a36_clock_0, , EF1_ram_block1a36_clock_enable_0, , , , , );
EF1_ram_block1a36 = EF1_ram_block1a36_PORT_A_data_out[0];


--EF1_ram_block1a4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a4 at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a4_PORT_A_data_in = WC2L23;
EF1_ram_block1a4_PORT_A_data_in_reg = DFFE(EF1_ram_block1a4_PORT_A_data_in, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
EF1_ram_block1a4_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a4_PORT_A_address_reg = DFFE(EF1_ram_block1a4_PORT_A_address, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
EF1_ram_block1a4_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a4_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a4_PORT_A_write_enable, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
EF1_ram_block1a4_PORT_A_read_enable = Z1L3;
EF1_ram_block1a4_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a4_PORT_A_read_enable, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
EF1_ram_block1a4_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a4_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a4_PORT_A_byte_mask, EF1_ram_block1a4_clock_0, , , EF1_ram_block1a4_clock_enable_0);
EF1_ram_block1a4_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a4_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a4_PORT_A_data_out = MEMORY(EF1_ram_block1a4_PORT_A_data_in_reg, , EF1_ram_block1a4_PORT_A_address_reg, , EF1_ram_block1a4_PORT_A_write_enable_reg, EF1_ram_block1a4_PORT_A_read_enable_reg, , , EF1_ram_block1a4_PORT_A_byte_mask_reg, , EF1_ram_block1a4_clock_0, , EF1_ram_block1a4_clock_enable_0, , , , , );
EF1_ram_block1a4 = EF1_ram_block1a4_PORT_A_data_out[0];


--EF1_ram_block1a32 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a32 at M10K_X49_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a32_PORT_A_data_in = WC2L24;
EF1_ram_block1a32_PORT_A_data_in_reg = DFFE(EF1_ram_block1a32_PORT_A_data_in, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
EF1_ram_block1a32_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a32_PORT_A_address_reg = DFFE(EF1_ram_block1a32_PORT_A_address, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
EF1_ram_block1a32_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a32_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a32_PORT_A_write_enable, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
EF1_ram_block1a32_PORT_A_read_enable = Z1L3;
EF1_ram_block1a32_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a32_PORT_A_read_enable, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
EF1_ram_block1a32_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a32_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a32_PORT_A_byte_mask, EF1_ram_block1a32_clock_0, , , EF1_ram_block1a32_clock_enable_0);
EF1_ram_block1a32_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a32_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a32_PORT_A_data_out = MEMORY(EF1_ram_block1a32_PORT_A_data_in_reg, , EF1_ram_block1a32_PORT_A_address_reg, , EF1_ram_block1a32_PORT_A_write_enable_reg, EF1_ram_block1a32_PORT_A_read_enable_reg, , , EF1_ram_block1a32_PORT_A_byte_mask_reg, , EF1_ram_block1a32_clock_0, , EF1_ram_block1a32_clock_enable_0, , , , , );
EF1_ram_block1a32 = EF1_ram_block1a32_PORT_A_data_out[0];


--EF1_ram_block1a0 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a0 at M10K_X49_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a0_PORT_A_data_in = WC2L24;
EF1_ram_block1a0_PORT_A_data_in_reg = DFFE(EF1_ram_block1a0_PORT_A_data_in, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
EF1_ram_block1a0_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a0_PORT_A_address_reg = DFFE(EF1_ram_block1a0_PORT_A_address, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
EF1_ram_block1a0_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a0_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a0_PORT_A_write_enable, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
EF1_ram_block1a0_PORT_A_read_enable = Z1L3;
EF1_ram_block1a0_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a0_PORT_A_read_enable, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
EF1_ram_block1a0_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a0_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a0_PORT_A_byte_mask, EF1_ram_block1a0_clock_0, , , EF1_ram_block1a0_clock_enable_0);
EF1_ram_block1a0_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a0_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a0_PORT_A_data_out = MEMORY(EF1_ram_block1a0_PORT_A_data_in_reg, , EF1_ram_block1a0_PORT_A_address_reg, , EF1_ram_block1a0_PORT_A_write_enable_reg, EF1_ram_block1a0_PORT_A_read_enable_reg, , , EF1_ram_block1a0_PORT_A_byte_mask_reg, , EF1_ram_block1a0_clock_0, , EF1_ram_block1a0_clock_enable_0, , , , , );
EF1_ram_block1a0 = EF1_ram_block1a0_PORT_A_data_out[0];


--EF1_ram_block1a33 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a33 at M10K_X49_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a33_PORT_A_data_in = WC2L25;
EF1_ram_block1a33_PORT_A_data_in_reg = DFFE(EF1_ram_block1a33_PORT_A_data_in, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
EF1_ram_block1a33_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a33_PORT_A_address_reg = DFFE(EF1_ram_block1a33_PORT_A_address, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
EF1_ram_block1a33_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a33_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a33_PORT_A_write_enable, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
EF1_ram_block1a33_PORT_A_read_enable = Z1L3;
EF1_ram_block1a33_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a33_PORT_A_read_enable, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
EF1_ram_block1a33_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a33_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a33_PORT_A_byte_mask, EF1_ram_block1a33_clock_0, , , EF1_ram_block1a33_clock_enable_0);
EF1_ram_block1a33_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a33_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a33_PORT_A_data_out = MEMORY(EF1_ram_block1a33_PORT_A_data_in_reg, , EF1_ram_block1a33_PORT_A_address_reg, , EF1_ram_block1a33_PORT_A_write_enable_reg, EF1_ram_block1a33_PORT_A_read_enable_reg, , , EF1_ram_block1a33_PORT_A_byte_mask_reg, , EF1_ram_block1a33_clock_0, , EF1_ram_block1a33_clock_enable_0, , , , , );
EF1_ram_block1a33 = EF1_ram_block1a33_PORT_A_data_out[0];


--EF1_ram_block1a1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a1 at M10K_X49_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a1_PORT_A_data_in = WC2L25;
EF1_ram_block1a1_PORT_A_data_in_reg = DFFE(EF1_ram_block1a1_PORT_A_data_in, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
EF1_ram_block1a1_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a1_PORT_A_address_reg = DFFE(EF1_ram_block1a1_PORT_A_address, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
EF1_ram_block1a1_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a1_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a1_PORT_A_write_enable, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
EF1_ram_block1a1_PORT_A_read_enable = Z1L3;
EF1_ram_block1a1_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a1_PORT_A_read_enable, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
EF1_ram_block1a1_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a1_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a1_PORT_A_byte_mask, EF1_ram_block1a1_clock_0, , , EF1_ram_block1a1_clock_enable_0);
EF1_ram_block1a1_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a1_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a1_PORT_A_data_out = MEMORY(EF1_ram_block1a1_PORT_A_data_in_reg, , EF1_ram_block1a1_PORT_A_address_reg, , EF1_ram_block1a1_PORT_A_write_enable_reg, EF1_ram_block1a1_PORT_A_read_enable_reg, , , EF1_ram_block1a1_PORT_A_byte_mask_reg, , EF1_ram_block1a1_clock_0, , EF1_ram_block1a1_clock_enable_0, , , , , );
EF1_ram_block1a1 = EF1_ram_block1a1_PORT_A_data_out[0];


--EF1_ram_block1a34 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a34 at M10K_X49_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a34_PORT_A_data_in = WC2L26;
EF1_ram_block1a34_PORT_A_data_in_reg = DFFE(EF1_ram_block1a34_PORT_A_data_in, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
EF1_ram_block1a34_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a34_PORT_A_address_reg = DFFE(EF1_ram_block1a34_PORT_A_address, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
EF1_ram_block1a34_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a34_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a34_PORT_A_write_enable, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
EF1_ram_block1a34_PORT_A_read_enable = Z1L3;
EF1_ram_block1a34_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a34_PORT_A_read_enable, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
EF1_ram_block1a34_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a34_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a34_PORT_A_byte_mask, EF1_ram_block1a34_clock_0, , , EF1_ram_block1a34_clock_enable_0);
EF1_ram_block1a34_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a34_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a34_PORT_A_data_out = MEMORY(EF1_ram_block1a34_PORT_A_data_in_reg, , EF1_ram_block1a34_PORT_A_address_reg, , EF1_ram_block1a34_PORT_A_write_enable_reg, EF1_ram_block1a34_PORT_A_read_enable_reg, , , EF1_ram_block1a34_PORT_A_byte_mask_reg, , EF1_ram_block1a34_clock_0, , EF1_ram_block1a34_clock_enable_0, , , , , );
EF1_ram_block1a34 = EF1_ram_block1a34_PORT_A_data_out[0];


--EF1_ram_block1a2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a2 at M10K_X49_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a2_PORT_A_data_in = WC2L26;
EF1_ram_block1a2_PORT_A_data_in_reg = DFFE(EF1_ram_block1a2_PORT_A_data_in, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
EF1_ram_block1a2_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a2_PORT_A_address_reg = DFFE(EF1_ram_block1a2_PORT_A_address, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
EF1_ram_block1a2_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a2_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a2_PORT_A_write_enable, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
EF1_ram_block1a2_PORT_A_read_enable = Z1L3;
EF1_ram_block1a2_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a2_PORT_A_read_enable, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
EF1_ram_block1a2_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a2_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a2_PORT_A_byte_mask, EF1_ram_block1a2_clock_0, , , EF1_ram_block1a2_clock_enable_0);
EF1_ram_block1a2_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a2_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a2_PORT_A_data_out = MEMORY(EF1_ram_block1a2_PORT_A_data_in_reg, , EF1_ram_block1a2_PORT_A_address_reg, , EF1_ram_block1a2_PORT_A_write_enable_reg, EF1_ram_block1a2_PORT_A_read_enable_reg, , , EF1_ram_block1a2_PORT_A_byte_mask_reg, , EF1_ram_block1a2_clock_0, , EF1_ram_block1a2_clock_enable_0, , , , , );
EF1_ram_block1a2 = EF1_ram_block1a2_PORT_A_data_out[0];


--EF1_ram_block1a35 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a35 at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a35_PORT_A_data_in = WC2L27;
EF1_ram_block1a35_PORT_A_data_in_reg = DFFE(EF1_ram_block1a35_PORT_A_data_in, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
EF1_ram_block1a35_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a35_PORT_A_address_reg = DFFE(EF1_ram_block1a35_PORT_A_address, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
EF1_ram_block1a35_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a35_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a35_PORT_A_write_enable, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
EF1_ram_block1a35_PORT_A_read_enable = Z1L3;
EF1_ram_block1a35_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a35_PORT_A_read_enable, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
EF1_ram_block1a35_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a35_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a35_PORT_A_byte_mask, EF1_ram_block1a35_clock_0, , , EF1_ram_block1a35_clock_enable_0);
EF1_ram_block1a35_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a35_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a35_PORT_A_data_out = MEMORY(EF1_ram_block1a35_PORT_A_data_in_reg, , EF1_ram_block1a35_PORT_A_address_reg, , EF1_ram_block1a35_PORT_A_write_enable_reg, EF1_ram_block1a35_PORT_A_read_enable_reg, , , EF1_ram_block1a35_PORT_A_byte_mask_reg, , EF1_ram_block1a35_clock_0, , EF1_ram_block1a35_clock_enable_0, , , , , );
EF1_ram_block1a35 = EF1_ram_block1a35_PORT_A_data_out[0];


--EF1_ram_block1a3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a3 at M10K_X38_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a3_PORT_A_data_in = WC2L27;
EF1_ram_block1a3_PORT_A_data_in_reg = DFFE(EF1_ram_block1a3_PORT_A_data_in, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
EF1_ram_block1a3_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a3_PORT_A_address_reg = DFFE(EF1_ram_block1a3_PORT_A_address, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
EF1_ram_block1a3_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a3_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a3_PORT_A_write_enable, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
EF1_ram_block1a3_PORT_A_read_enable = Z1L3;
EF1_ram_block1a3_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a3_PORT_A_read_enable, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
EF1_ram_block1a3_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a3_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a3_PORT_A_byte_mask, EF1_ram_block1a3_clock_0, , , EF1_ram_block1a3_clock_enable_0);
EF1_ram_block1a3_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a3_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a3_PORT_A_data_out = MEMORY(EF1_ram_block1a3_PORT_A_data_in_reg, , EF1_ram_block1a3_PORT_A_address_reg, , EF1_ram_block1a3_PORT_A_write_enable_reg, EF1_ram_block1a3_PORT_A_read_enable_reg, , , EF1_ram_block1a3_PORT_A_byte_mask_reg, , EF1_ram_block1a3_clock_0, , EF1_ram_block1a3_clock_enable_0, , , , , );
EF1_ram_block1a3 = EF1_ram_block1a3_PORT_A_data_out[0];


--ZD1_E_shift_rot_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X22_Y5_N20
--register power-up is low

ZD1_E_shift_rot_result[1] = DFFEAS(ZD1L492, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[1],  ,  , ZD1_E_new_inst);


--ZD1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~93 at LABCELL_X16_Y5_N30
ZD1L94_adder_eqn = ( ZD1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZD1L94 = SUM(ZD1L94_adder_eqn);

--ZD1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~94 at LABCELL_X16_Y5_N30
ZD1L95_adder_eqn = ( ZD1_F_pc[0] ) + ( VCC ) + ( !VCC );
ZD1L95 = CARRY(ZD1L95_adder_eqn);


--ZD1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~97 at LABCELL_X16_Y5_N33
ZD1L98_adder_eqn = ( ZD1_F_pc[1] ) + ( GND ) + ( ZD1L95 );
ZD1L98 = SUM(ZD1L98_adder_eqn);

--ZD1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~98 at LABCELL_X16_Y5_N33
ZD1L99_adder_eqn = ( ZD1_F_pc[1] ) + ( GND ) + ( ZD1L95 );
ZD1L99 = CARRY(ZD1L99_adder_eqn);


--AC1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~9 at LABCELL_X16_Y11_N12
AC1L10_adder_eqn = ( AC1_clk_counter[5] ) + ( GND ) + ( AC1L23 );
AC1L10 = SUM(AC1L10_adder_eqn);

--AC1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~10 at LABCELL_X16_Y11_N12
AC1L11_adder_eqn = ( AC1_clk_counter[5] ) + ( GND ) + ( AC1L23 );
AC1L11 = CARRY(AC1L11_adder_eqn);


--AC1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~13 at LABCELL_X16_Y11_N0
AC1L14_adder_eqn = ( AC1_clk_counter[1] ) + ( VCC ) + ( !VCC );
AC1L14 = SUM(AC1L14_adder_eqn);

--AC1L15 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~14 at LABCELL_X16_Y11_N0
AC1L15_adder_eqn = ( AC1_clk_counter[1] ) + ( VCC ) + ( !VCC );
AC1L15 = CARRY(AC1L15_adder_eqn);


--AC1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~17 at LABCELL_X16_Y11_N15
AC1L18_adder_eqn = ( AC1_clk_counter[6] ) + ( GND ) + ( AC1L11 );
AC1L18 = SUM(AC1L18_adder_eqn);

--AC1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~18 at LABCELL_X16_Y11_N15
AC1L19_adder_eqn = ( AC1_clk_counter[6] ) + ( GND ) + ( AC1L11 );
AC1L19 = CARRY(AC1L19_adder_eqn);


--AC1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~21 at LABCELL_X16_Y11_N9
AC1L22_adder_eqn = ( AC1_clk_counter[4] ) + ( GND ) + ( AC1L27 );
AC1L22 = SUM(AC1L22_adder_eqn);

--AC1L23 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~22 at LABCELL_X16_Y11_N9
AC1L23_adder_eqn = ( AC1_clk_counter[4] ) + ( GND ) + ( AC1L27 );
AC1L23 = CARRY(AC1L23_adder_eqn);


--AC1L26 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~25 at LABCELL_X16_Y11_N6
AC1L26_adder_eqn = ( AC1_clk_counter[3] ) + ( GND ) + ( AC1L31 );
AC1L26 = SUM(AC1L26_adder_eqn);

--AC1L27 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~26 at LABCELL_X16_Y11_N6
AC1L27_adder_eqn = ( AC1_clk_counter[3] ) + ( GND ) + ( AC1L31 );
AC1L27 = CARRY(AC1L27_adder_eqn);


--AC1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~29 at LABCELL_X16_Y11_N3
AC1L30_adder_eqn = ( AC1_clk_counter[2] ) + ( GND ) + ( AC1L15 );
AC1L30 = SUM(AC1L30_adder_eqn);

--AC1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~30 at LABCELL_X16_Y11_N3
AC1L31_adder_eqn = ( AC1_clk_counter[2] ) + ( GND ) + ( AC1L15 );
AC1L31 = CARRY(AC1L31_adder_eqn);


--AC1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~33 at LABCELL_X16_Y11_N24
AC1L34_adder_eqn = ( AC1_clk_counter[9] ) + ( GND ) + ( AC1L39 );
AC1L34 = SUM(AC1L34_adder_eqn);

--AC1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~34 at LABCELL_X16_Y11_N24
AC1L35_adder_eqn = ( AC1_clk_counter[9] ) + ( GND ) + ( AC1L39 );
AC1L35 = CARRY(AC1L35_adder_eqn);


--AC1L38 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~37 at LABCELL_X16_Y11_N21
AC1L38_adder_eqn = ( AC1_clk_counter[8] ) + ( GND ) + ( AC1L43 );
AC1L38 = SUM(AC1L38_adder_eqn);

--AC1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~38 at LABCELL_X16_Y11_N21
AC1L39_adder_eqn = ( AC1_clk_counter[8] ) + ( GND ) + ( AC1L43 );
AC1L39 = CARRY(AC1L39_adder_eqn);


--AC1L42 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~41 at LABCELL_X16_Y11_N18
AC1L42_adder_eqn = ( AC1L53Q ) + ( GND ) + ( AC1L19 );
AC1L42 = SUM(AC1L42_adder_eqn);

--AC1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|Add0~42 at LABCELL_X16_Y11_N18
AC1L43_adder_eqn = ( AC1L53Q ) + ( GND ) + ( AC1L19 );
AC1L43 = CARRY(AC1L43_adder_eqn);


--XB1_s_serial_protocol.STATE_3_START_BIT is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT at FF_X18_Y11_N55
--register power-up is low

XB1_s_serial_protocol.STATE_3_START_BIT = DFFEAS(XB1L4, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--BC1_count[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X1_Y3_N41
--register power-up is low

BC1_count[0] = AMPP_FUNCTION(A1L5, BC1L20, !N1_clr_reg, !Q1_state[4], BC1L68);


--BC1_td_shift[10] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X1_Y3_N47
--register power-up is low

BC1_td_shift[10] = AMPP_FUNCTION(A1L5, A1L6, !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--BC1_count[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X1_Y3_N26
--register power-up is low

BC1_count[8] = AMPP_FUNCTION(A1L5, BC1_count[7], !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--VE1_sr[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X1_Y4_N56
--register power-up is low

VE1_sr[3] = DFFEAS(VE1L60, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y4_N34
--register power-up is low

HE1_break_readreg[1] = DFFEAS(HE1L4, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--SE1_MonAReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X8_Y5_N34
--register power-up is low

SE1_MonAReg[3] = DFFEAS(SE1L7, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[27],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X8_Y5_N31
--register power-up is low

SE1_MonAReg[2] = DFFEAS(SE1L11, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[26],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X8_Y5_N38
--register power-up is low

SE1_MonAReg[4] = DFFEAS(SE1L15, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[28],  ,  , UE1_take_action_ocimem_a);


--DF1_q_a[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[0] = DF1_q_a[0]_PORT_A_data_out[0];

--DF1_q_a[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[15] = DF1_q_a[0]_PORT_A_data_out[17];

--DF1_q_a[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[14] = DF1_q_a[0]_PORT_A_data_out[16];

--DF1_q_a[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[13] = DF1_q_a[0]_PORT_A_data_out[15];

--DF1_q_a[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[12] = DF1_q_a[0]_PORT_A_data_out[14];

--DF1_q_a[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[11] = DF1_q_a[0]_PORT_A_data_out[13];

--DF1_q_a[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[10] = DF1_q_a[0]_PORT_A_data_out[12];

--DF1_q_a[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[9] = DF1_q_a[0]_PORT_A_data_out[11];

--DF1_q_a[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[8] = DF1_q_a[0]_PORT_A_data_out[10];

--DF1_q_a[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[7] = DF1_q_a[0]_PORT_A_data_out[7];

--DF1_q_a[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[6] = DF1_q_a[0]_PORT_A_data_out[6];

--DF1_q_a[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[5] = DF1_q_a[0]_PORT_A_data_out[5];

--DF1_q_a[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[4] = DF1_q_a[0]_PORT_A_data_out[4];

--DF1_q_a[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[3] = DF1_q_a[0]_PORT_A_data_out[3];

--DF1_q_a[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[2] = DF1_q_a[0]_PORT_A_data_out[2];

--DF1_q_a[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X5_Y5_N0
DF1_q_a[0]_PORT_A_data_in = BUS(SE1L159, SE1L160, SE1L161, SE1L162, SE1L163, SE1L164, SE1L165, SE1L166, , , SE1L167, SE1L168, SE1L169, SE1L170, SE1L171, SE1L172, SE1L173, SE1L174, , );
DF1_q_a[0]_PORT_A_data_in_reg = DFFE(DF1_q_a[0]_PORT_A_data_in, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[0]_PORT_A_address_reg = DFFE(DF1_q_a[0]_PORT_A_address, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_write_enable = SE1L191;
DF1_q_a[0]_PORT_A_write_enable_reg = DFFE(DF1_q_a[0]_PORT_A_write_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_read_enable = !SE1L191;
DF1_q_a[0]_PORT_A_read_enable_reg = DFFE(DF1_q_a[0]_PORT_A_read_enable, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_PORT_A_byte_mask = BUS(SE1L154, SE1L155);
DF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[0]_PORT_A_byte_mask, DF1_q_a[0]_clock_0, , , DF1_q_a[0]_clock_enable_0);
DF1_q_a[0]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[0]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[0]_PORT_A_data_out = MEMORY(DF1_q_a[0]_PORT_A_data_in_reg, , DF1_q_a[0]_PORT_A_address_reg, , DF1_q_a[0]_PORT_A_write_enable_reg, DF1_q_a[0]_PORT_A_read_enable_reg, , , DF1_q_a[0]_PORT_A_byte_mask_reg, , DF1_q_a[0]_clock_0, , DF1_q_a[0]_clock_enable_0, , , , , );
DF1_q_a[1] = DF1_q_a[0]_PORT_A_data_out[1];


--XB1_shiftreg_data[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[25] at FF_X17_Y11_N16
--register power-up is low

XB1_shiftreg_data[25] = DFFEAS(XB1L72, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[25] at FF_X18_Y11_N8
--register power-up is low

XB1_shiftreg_mask[25] = DFFEAS(XB1L131, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--TB3_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X10_Y8_N8
--register power-up is low

TB3_counter_reg_bit[2] = DFFEAS(TB3_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X10_Y8_N5
--register power-up is low

TB3_counter_reg_bit[1] = DFFEAS(TB3_counter_comb_bita1, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X10_Y8_N2
--register power-up is low

TB3_counter_reg_bit[0] = DFFEAS(TB3_counter_comb_bita0, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X10_Y8_N20
--register power-up is low

TB3_counter_reg_bit[6] = DFFEAS(TB3_counter_comb_bita6, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X10_Y8_N17
--register power-up is low

TB3_counter_reg_bit[5] = DFFEAS(TB3_counter_comb_bita5, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X10_Y8_N14
--register power-up is low

TB3_counter_reg_bit[4] = DFFEAS(TB3_counter_comb_bita4, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--TB3_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X10_Y8_N11
--register power-up is low

TB3_counter_reg_bit[3] = DFFEAS(TB3_counter_comb_bita3, GLOBAL(LF1L42),  ,  , TB3L1,  ,  , !S1L12,  );


--UB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y9_N30
UB3_counter_comb_bita0_adder_eqn = ( UB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB3_counter_comb_bita0 = SUM(UB3_counter_comb_bita0_adder_eqn);

--UB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y9_N30
UB3L4_adder_eqn = ( UB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB3L4 = CARRY(UB3L4_adder_eqn);


--UB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y9_N33
UB3_counter_comb_bita1_adder_eqn = ( UB3_counter_reg_bit[1] ) + ( GND ) + ( UB3L4 );
UB3_counter_comb_bita1 = SUM(UB3_counter_comb_bita1_adder_eqn);

--UB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y9_N33
UB3L8_adder_eqn = ( UB3_counter_reg_bit[1] ) + ( GND ) + ( UB3L4 );
UB3L8 = CARRY(UB3L8_adder_eqn);


--UB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y9_N36
UB3_counter_comb_bita2_adder_eqn = ( UB3_counter_reg_bit[2] ) + ( GND ) + ( UB3L8 );
UB3_counter_comb_bita2 = SUM(UB3_counter_comb_bita2_adder_eqn);

--UB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y9_N36
UB3L12_adder_eqn = ( UB3_counter_reg_bit[2] ) + ( GND ) + ( UB3L8 );
UB3L12 = CARRY(UB3L12_adder_eqn);


--UB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y9_N39
UB3_counter_comb_bita3_adder_eqn = ( UB3_counter_reg_bit[3] ) + ( GND ) + ( UB3L12 );
UB3_counter_comb_bita3 = SUM(UB3_counter_comb_bita3_adder_eqn);

--UB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y9_N39
UB3L16_adder_eqn = ( UB3_counter_reg_bit[3] ) + ( GND ) + ( UB3L12 );
UB3L16 = CARRY(UB3L16_adder_eqn);


--UB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y9_N42
UB3_counter_comb_bita4_adder_eqn = ( UB3_counter_reg_bit[4] ) + ( GND ) + ( UB3L16 );
UB3_counter_comb_bita4 = SUM(UB3_counter_comb_bita4_adder_eqn);

--UB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y9_N42
UB3L20_adder_eqn = ( UB3_counter_reg_bit[4] ) + ( GND ) + ( UB3L16 );
UB3L20 = CARRY(UB3L20_adder_eqn);


--UB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y9_N45
UB3_counter_comb_bita5_adder_eqn = ( UB3_counter_reg_bit[5] ) + ( GND ) + ( UB3L20 );
UB3_counter_comb_bita5 = SUM(UB3_counter_comb_bita5_adder_eqn);

--UB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X6_Y9_N45
UB3L24_adder_eqn = ( UB3_counter_reg_bit[5] ) + ( GND ) + ( UB3L20 );
UB3L24 = CARRY(UB3L24_adder_eqn);


--UB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X6_Y9_N48
UB3_counter_comb_bita6_adder_eqn = ( UB3_counter_reg_bit[6] ) + ( GND ) + ( UB3L24 );
UB3_counter_comb_bita6 = SUM(UB3_counter_comb_bita6_adder_eqn);


--SB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X4_Y9_N30
SB3_counter_comb_bita0_adder_eqn = ( SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB3_counter_comb_bita0 = SUM(SB3_counter_comb_bita0_adder_eqn);

--SB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X4_Y9_N30
SB3L4_adder_eqn = ( SB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB3L4 = CARRY(SB3L4_adder_eqn);


--SB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X4_Y9_N33
SB3_counter_comb_bita1_adder_eqn = ( SB3_counter_reg_bit[1] ) + ( GND ) + ( SB3L4 );
SB3_counter_comb_bita1 = SUM(SB3_counter_comb_bita1_adder_eqn);

--SB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X4_Y9_N33
SB3L8_adder_eqn = ( SB3_counter_reg_bit[1] ) + ( GND ) + ( SB3L4 );
SB3L8 = CARRY(SB3L8_adder_eqn);


--SB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X4_Y9_N36
SB3_counter_comb_bita2_adder_eqn = ( SB3_counter_reg_bit[2] ) + ( GND ) + ( SB3L8 );
SB3_counter_comb_bita2 = SUM(SB3_counter_comb_bita2_adder_eqn);

--SB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X4_Y9_N36
SB3L12_adder_eqn = ( SB3_counter_reg_bit[2] ) + ( GND ) + ( SB3L8 );
SB3L12 = CARRY(SB3L12_adder_eqn);


--SB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X4_Y9_N39
SB3_counter_comb_bita3_adder_eqn = ( SB3_counter_reg_bit[3] ) + ( GND ) + ( SB3L12 );
SB3_counter_comb_bita3 = SUM(SB3_counter_comb_bita3_adder_eqn);

--SB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X4_Y9_N39
SB3L16_adder_eqn = ( SB3_counter_reg_bit[3] ) + ( GND ) + ( SB3L12 );
SB3L16 = CARRY(SB3L16_adder_eqn);


--SB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X4_Y9_N42
SB3_counter_comb_bita4_adder_eqn = ( SB3_counter_reg_bit[4] ) + ( GND ) + ( SB3L16 );
SB3_counter_comb_bita4 = SUM(SB3_counter_comb_bita4_adder_eqn);

--SB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X4_Y9_N42
SB3L20_adder_eqn = ( SB3_counter_reg_bit[4] ) + ( GND ) + ( SB3L16 );
SB3L20 = CARRY(SB3L20_adder_eqn);


--SB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X4_Y9_N45
SB3_counter_comb_bita5_adder_eqn = ( SB3_counter_reg_bit[5] ) + ( GND ) + ( SB3L20 );
SB3_counter_comb_bita5 = SUM(SB3_counter_comb_bita5_adder_eqn);


--TB4_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X12_Y8_N38
--register power-up is low

TB4_counter_reg_bit[2] = DFFEAS(TB4_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X12_Y8_N35
--register power-up is low

TB4_counter_reg_bit[1] = DFFEAS(TB4_counter_comb_bita1, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X12_Y8_N32
--register power-up is low

TB4_counter_reg_bit[0] = DFFEAS(TB4_counter_comb_bita0, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X12_Y8_N50
--register power-up is low

TB4_counter_reg_bit[6] = DFFEAS(TB4_counter_comb_bita6, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X12_Y8_N47
--register power-up is low

TB4_counter_reg_bit[5] = DFFEAS(TB4_counter_comb_bita5, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X12_Y8_N44
--register power-up is low

TB4_counter_reg_bit[4] = DFFEAS(TB4_counter_comb_bita4, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--TB4_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X12_Y8_N41
--register power-up is low

TB4_counter_reg_bit[3] = DFFEAS(TB4_counter_comb_bita3, GLOBAL(LF1L42),  ,  , TB4L1,  ,  , !S1L12,  );


--UB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X3_Y8_N30
UB4_counter_comb_bita0_adder_eqn = ( UB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB4_counter_comb_bita0 = SUM(UB4_counter_comb_bita0_adder_eqn);

--UB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X3_Y8_N30
UB4L4_adder_eqn = ( UB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB4L4 = CARRY(UB4L4_adder_eqn);


--UB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X3_Y8_N33
UB4_counter_comb_bita1_adder_eqn = ( UB4_counter_reg_bit[1] ) + ( GND ) + ( UB4L4 );
UB4_counter_comb_bita1 = SUM(UB4_counter_comb_bita1_adder_eqn);

--UB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X3_Y8_N33
UB4L8_adder_eqn = ( UB4_counter_reg_bit[1] ) + ( GND ) + ( UB4L4 );
UB4L8 = CARRY(UB4L8_adder_eqn);


--UB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X3_Y8_N36
UB4_counter_comb_bita2_adder_eqn = ( UB4_counter_reg_bit[2] ) + ( GND ) + ( UB4L8 );
UB4_counter_comb_bita2 = SUM(UB4_counter_comb_bita2_adder_eqn);

--UB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X3_Y8_N36
UB4L12_adder_eqn = ( UB4_counter_reg_bit[2] ) + ( GND ) + ( UB4L8 );
UB4L12 = CARRY(UB4L12_adder_eqn);


--UB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X3_Y8_N39
UB4_counter_comb_bita3_adder_eqn = ( UB4_counter_reg_bit[3] ) + ( GND ) + ( UB4L12 );
UB4_counter_comb_bita3 = SUM(UB4_counter_comb_bita3_adder_eqn);

--UB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X3_Y8_N39
UB4L16_adder_eqn = ( UB4_counter_reg_bit[3] ) + ( GND ) + ( UB4L12 );
UB4L16 = CARRY(UB4L16_adder_eqn);


--UB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X3_Y8_N42
UB4_counter_comb_bita4_adder_eqn = ( UB4_counter_reg_bit[4] ) + ( GND ) + ( UB4L16 );
UB4_counter_comb_bita4 = SUM(UB4_counter_comb_bita4_adder_eqn);

--UB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X3_Y8_N42
UB4L20_adder_eqn = ( UB4_counter_reg_bit[4] ) + ( GND ) + ( UB4L16 );
UB4L20 = CARRY(UB4L20_adder_eqn);


--UB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X3_Y8_N45
UB4_counter_comb_bita5_adder_eqn = ( UB4_counter_reg_bit[5] ) + ( GND ) + ( UB4L20 );
UB4_counter_comb_bita5 = SUM(UB4_counter_comb_bita5_adder_eqn);

--UB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X3_Y8_N45
UB4L24_adder_eqn = ( UB4_counter_reg_bit[5] ) + ( GND ) + ( UB4L20 );
UB4L24 = CARRY(UB4L24_adder_eqn);


--UB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X3_Y8_N48
UB4_counter_comb_bita6_adder_eqn = ( UB4_counter_reg_bit[6] ) + ( GND ) + ( UB4L24 );
UB4_counter_comb_bita6 = SUM(UB4_counter_comb_bita6_adder_eqn);


--SB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at MLABCELL_X6_Y8_N30
SB4_counter_comb_bita0_adder_eqn = ( SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB4_counter_comb_bita0 = SUM(SB4_counter_comb_bita0_adder_eqn);

--SB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at MLABCELL_X6_Y8_N30
SB4L4_adder_eqn = ( SB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB4L4 = CARRY(SB4L4_adder_eqn);


--SB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at MLABCELL_X6_Y8_N33
SB4_counter_comb_bita1_adder_eqn = ( SB4_counter_reg_bit[1] ) + ( GND ) + ( SB4L4 );
SB4_counter_comb_bita1 = SUM(SB4_counter_comb_bita1_adder_eqn);

--SB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at MLABCELL_X6_Y8_N33
SB4L8_adder_eqn = ( SB4_counter_reg_bit[1] ) + ( GND ) + ( SB4L4 );
SB4L8 = CARRY(SB4L8_adder_eqn);


--SB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at MLABCELL_X6_Y8_N36
SB4_counter_comb_bita2_adder_eqn = ( SB4_counter_reg_bit[2] ) + ( GND ) + ( SB4L8 );
SB4_counter_comb_bita2 = SUM(SB4_counter_comb_bita2_adder_eqn);

--SB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at MLABCELL_X6_Y8_N36
SB4L12_adder_eqn = ( SB4_counter_reg_bit[2] ) + ( GND ) + ( SB4L8 );
SB4L12 = CARRY(SB4L12_adder_eqn);


--SB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at MLABCELL_X6_Y8_N39
SB4_counter_comb_bita3_adder_eqn = ( SB4_counter_reg_bit[3] ) + ( GND ) + ( SB4L12 );
SB4_counter_comb_bita3 = SUM(SB4_counter_comb_bita3_adder_eqn);

--SB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at MLABCELL_X6_Y8_N39
SB4L16_adder_eqn = ( SB4_counter_reg_bit[3] ) + ( GND ) + ( SB4L12 );
SB4L16 = CARRY(SB4L16_adder_eqn);


--SB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at MLABCELL_X6_Y8_N42
SB4_counter_comb_bita4_adder_eqn = ( SB4_counter_reg_bit[4] ) + ( GND ) + ( SB4L16 );
SB4_counter_comb_bita4 = SUM(SB4_counter_comb_bita4_adder_eqn);

--SB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at MLABCELL_X6_Y8_N42
SB4L20_adder_eqn = ( SB4_counter_reg_bit[4] ) + ( GND ) + ( SB4L16 );
SB4L20 = CARRY(SB4L20_adder_eqn);


--SB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at MLABCELL_X6_Y8_N45
SB4_counter_comb_bita5_adder_eqn = ( SB4_counter_reg_bit[5] ) + ( GND ) + ( SB4L20 );
SB4_counter_comb_bita5 = SUM(SB4_counter_comb_bita5_adder_eqn);


--ZD1_d_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X27_Y6_N34
--register power-up is low

ZD1_d_writedata[14] = DFFEAS(ZD1L1147, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[14],  ,  , ZD1L278);


--JB1_data_out_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[12] at FF_X4_Y8_N2
--register power-up is low

JB1_data_out_shift_reg[12] = DFFEAS(JB1L96, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--ZD1_av_ld_byte0_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X19_Y7_N10
--register power-up is low

ZD1_av_ld_byte0_data[3] = DFFEAS(HD1L32, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[3],  ,  , ZD1L1107);


--EF1_ram_block1a43 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a43 at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a43_PORT_A_data_in = WC2L28;
EF1_ram_block1a43_PORT_A_data_in_reg = DFFE(EF1_ram_block1a43_PORT_A_data_in, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
EF1_ram_block1a43_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a43_PORT_A_address_reg = DFFE(EF1_ram_block1a43_PORT_A_address, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
EF1_ram_block1a43_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a43_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a43_PORT_A_write_enable, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
EF1_ram_block1a43_PORT_A_read_enable = Z1L3;
EF1_ram_block1a43_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a43_PORT_A_read_enable, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
EF1_ram_block1a43_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a43_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a43_PORT_A_byte_mask, EF1_ram_block1a43_clock_0, , , EF1_ram_block1a43_clock_enable_0);
EF1_ram_block1a43_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a43_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a43_PORT_A_data_out = MEMORY(EF1_ram_block1a43_PORT_A_data_in_reg, , EF1_ram_block1a43_PORT_A_address_reg, , EF1_ram_block1a43_PORT_A_write_enable_reg, EF1_ram_block1a43_PORT_A_read_enable_reg, , , EF1_ram_block1a43_PORT_A_byte_mask_reg, , EF1_ram_block1a43_clock_0, , EF1_ram_block1a43_clock_enable_0, , , , , );
EF1_ram_block1a43 = EF1_ram_block1a43_PORT_A_data_out[0];


--EF1_ram_block1a11 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a11 at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a11_PORT_A_data_in = WC2L28;
EF1_ram_block1a11_PORT_A_data_in_reg = DFFE(EF1_ram_block1a11_PORT_A_data_in, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
EF1_ram_block1a11_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a11_PORT_A_address_reg = DFFE(EF1_ram_block1a11_PORT_A_address, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
EF1_ram_block1a11_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a11_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a11_PORT_A_write_enable, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
EF1_ram_block1a11_PORT_A_read_enable = Z1L3;
EF1_ram_block1a11_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a11_PORT_A_read_enable, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
EF1_ram_block1a11_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a11_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a11_PORT_A_byte_mask, EF1_ram_block1a11_clock_0, , , EF1_ram_block1a11_clock_enable_0);
EF1_ram_block1a11_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a11_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a11_PORT_A_data_out = MEMORY(EF1_ram_block1a11_PORT_A_data_in_reg, , EF1_ram_block1a11_PORT_A_address_reg, , EF1_ram_block1a11_PORT_A_write_enable_reg, EF1_ram_block1a11_PORT_A_read_enable_reg, , , EF1_ram_block1a11_PORT_A_byte_mask_reg, , EF1_ram_block1a11_clock_0, , EF1_ram_block1a11_clock_enable_0, , , , , );
EF1_ram_block1a11 = EF1_ram_block1a11_PORT_A_data_out[0];


--EF1_ram_block1a44 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a44 at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a44_PORT_A_data_in = WC2L29;
EF1_ram_block1a44_PORT_A_data_in_reg = DFFE(EF1_ram_block1a44_PORT_A_data_in, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
EF1_ram_block1a44_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a44_PORT_A_address_reg = DFFE(EF1_ram_block1a44_PORT_A_address, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
EF1_ram_block1a44_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a44_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a44_PORT_A_write_enable, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
EF1_ram_block1a44_PORT_A_read_enable = Z1L3;
EF1_ram_block1a44_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a44_PORT_A_read_enable, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
EF1_ram_block1a44_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a44_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a44_PORT_A_byte_mask, EF1_ram_block1a44_clock_0, , , EF1_ram_block1a44_clock_enable_0);
EF1_ram_block1a44_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a44_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a44_PORT_A_data_out = MEMORY(EF1_ram_block1a44_PORT_A_data_in_reg, , EF1_ram_block1a44_PORT_A_address_reg, , EF1_ram_block1a44_PORT_A_write_enable_reg, EF1_ram_block1a44_PORT_A_read_enable_reg, , , EF1_ram_block1a44_PORT_A_byte_mask_reg, , EF1_ram_block1a44_clock_0, , EF1_ram_block1a44_clock_enable_0, , , , , );
EF1_ram_block1a44 = EF1_ram_block1a44_PORT_A_data_out[0];


--EF1_ram_block1a12 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a12 at M10K_X26_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a12_PORT_A_data_in = WC2L29;
EF1_ram_block1a12_PORT_A_data_in_reg = DFFE(EF1_ram_block1a12_PORT_A_data_in, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
EF1_ram_block1a12_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a12_PORT_A_address_reg = DFFE(EF1_ram_block1a12_PORT_A_address, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
EF1_ram_block1a12_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a12_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a12_PORT_A_write_enable, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
EF1_ram_block1a12_PORT_A_read_enable = Z1L3;
EF1_ram_block1a12_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a12_PORT_A_read_enable, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
EF1_ram_block1a12_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a12_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a12_PORT_A_byte_mask, EF1_ram_block1a12_clock_0, , , EF1_ram_block1a12_clock_enable_0);
EF1_ram_block1a12_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a12_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a12_PORT_A_data_out = MEMORY(EF1_ram_block1a12_PORT_A_data_in_reg, , EF1_ram_block1a12_PORT_A_address_reg, , EF1_ram_block1a12_PORT_A_write_enable_reg, EF1_ram_block1a12_PORT_A_read_enable_reg, , , EF1_ram_block1a12_PORT_A_byte_mask_reg, , EF1_ram_block1a12_clock_0, , EF1_ram_block1a12_clock_enable_0, , , , , );
EF1_ram_block1a12 = EF1_ram_block1a12_PORT_A_data_out[0];


--EF1_ram_block1a45 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a45 at M10K_X38_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a45_PORT_A_data_in = WC2L30;
EF1_ram_block1a45_PORT_A_data_in_reg = DFFE(EF1_ram_block1a45_PORT_A_data_in, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
EF1_ram_block1a45_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a45_PORT_A_address_reg = DFFE(EF1_ram_block1a45_PORT_A_address, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
EF1_ram_block1a45_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a45_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a45_PORT_A_write_enable, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
EF1_ram_block1a45_PORT_A_read_enable = Z1L3;
EF1_ram_block1a45_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a45_PORT_A_read_enable, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
EF1_ram_block1a45_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a45_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a45_PORT_A_byte_mask, EF1_ram_block1a45_clock_0, , , EF1_ram_block1a45_clock_enable_0);
EF1_ram_block1a45_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a45_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a45_PORT_A_data_out = MEMORY(EF1_ram_block1a45_PORT_A_data_in_reg, , EF1_ram_block1a45_PORT_A_address_reg, , EF1_ram_block1a45_PORT_A_write_enable_reg, EF1_ram_block1a45_PORT_A_read_enable_reg, , , EF1_ram_block1a45_PORT_A_byte_mask_reg, , EF1_ram_block1a45_clock_0, , EF1_ram_block1a45_clock_enable_0, , , , , );
EF1_ram_block1a45 = EF1_ram_block1a45_PORT_A_data_out[0];


--EF1_ram_block1a13 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a13 at M10K_X38_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a13_PORT_A_data_in = WC2L30;
EF1_ram_block1a13_PORT_A_data_in_reg = DFFE(EF1_ram_block1a13_PORT_A_data_in, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
EF1_ram_block1a13_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a13_PORT_A_address_reg = DFFE(EF1_ram_block1a13_PORT_A_address, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
EF1_ram_block1a13_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a13_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a13_PORT_A_write_enable, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
EF1_ram_block1a13_PORT_A_read_enable = Z1L3;
EF1_ram_block1a13_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a13_PORT_A_read_enable, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
EF1_ram_block1a13_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a13_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a13_PORT_A_byte_mask, EF1_ram_block1a13_clock_0, , , EF1_ram_block1a13_clock_enable_0);
EF1_ram_block1a13_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a13_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a13_PORT_A_data_out = MEMORY(EF1_ram_block1a13_PORT_A_data_in_reg, , EF1_ram_block1a13_PORT_A_address_reg, , EF1_ram_block1a13_PORT_A_write_enable_reg, EF1_ram_block1a13_PORT_A_read_enable_reg, , , EF1_ram_block1a13_PORT_A_byte_mask_reg, , EF1_ram_block1a13_clock_0, , EF1_ram_block1a13_clock_enable_0, , , , , );
EF1_ram_block1a13 = EF1_ram_block1a13_PORT_A_data_out[0];


--EF1_ram_block1a46 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a46 at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a46_PORT_A_data_in = WC2L31;
EF1_ram_block1a46_PORT_A_data_in_reg = DFFE(EF1_ram_block1a46_PORT_A_data_in, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
EF1_ram_block1a46_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a46_PORT_A_address_reg = DFFE(EF1_ram_block1a46_PORT_A_address, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
EF1_ram_block1a46_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a46_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a46_PORT_A_write_enable, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
EF1_ram_block1a46_PORT_A_read_enable = Z1L3;
EF1_ram_block1a46_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a46_PORT_A_read_enable, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
EF1_ram_block1a46_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a46_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a46_PORT_A_byte_mask, EF1_ram_block1a46_clock_0, , , EF1_ram_block1a46_clock_enable_0);
EF1_ram_block1a46_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a46_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a46_PORT_A_data_out = MEMORY(EF1_ram_block1a46_PORT_A_data_in_reg, , EF1_ram_block1a46_PORT_A_address_reg, , EF1_ram_block1a46_PORT_A_write_enable_reg, EF1_ram_block1a46_PORT_A_read_enable_reg, , , EF1_ram_block1a46_PORT_A_byte_mask_reg, , EF1_ram_block1a46_clock_0, , EF1_ram_block1a46_clock_enable_0, , , , , );
EF1_ram_block1a46 = EF1_ram_block1a46_PORT_A_data_out[0];


--EF1_ram_block1a14 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a14 at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a14_PORT_A_data_in = WC2L31;
EF1_ram_block1a14_PORT_A_data_in_reg = DFFE(EF1_ram_block1a14_PORT_A_data_in, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
EF1_ram_block1a14_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a14_PORT_A_address_reg = DFFE(EF1_ram_block1a14_PORT_A_address, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
EF1_ram_block1a14_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a14_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a14_PORT_A_write_enable, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
EF1_ram_block1a14_PORT_A_read_enable = Z1L3;
EF1_ram_block1a14_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a14_PORT_A_read_enable, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
EF1_ram_block1a14_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a14_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a14_PORT_A_byte_mask, EF1_ram_block1a14_clock_0, , , EF1_ram_block1a14_clock_enable_0);
EF1_ram_block1a14_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a14_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a14_PORT_A_data_out = MEMORY(EF1_ram_block1a14_PORT_A_data_in_reg, , EF1_ram_block1a14_PORT_A_address_reg, , EF1_ram_block1a14_PORT_A_write_enable_reg, EF1_ram_block1a14_PORT_A_read_enable_reg, , , EF1_ram_block1a14_PORT_A_byte_mask_reg, , EF1_ram_block1a14_clock_0, , EF1_ram_block1a14_clock_enable_0, , , , , );
EF1_ram_block1a14 = EF1_ram_block1a14_PORT_A_data_out[0];


--EF1_ram_block1a47 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a47 at M10K_X38_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a47_PORT_A_data_in = WC2L32;
EF1_ram_block1a47_PORT_A_data_in_reg = DFFE(EF1_ram_block1a47_PORT_A_data_in, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
EF1_ram_block1a47_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a47_PORT_A_address_reg = DFFE(EF1_ram_block1a47_PORT_A_address, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
EF1_ram_block1a47_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a47_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a47_PORT_A_write_enable, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
EF1_ram_block1a47_PORT_A_read_enable = Z1L3;
EF1_ram_block1a47_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a47_PORT_A_read_enable, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
EF1_ram_block1a47_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a47_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a47_PORT_A_byte_mask, EF1_ram_block1a47_clock_0, , , EF1_ram_block1a47_clock_enable_0);
EF1_ram_block1a47_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a47_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a47_PORT_A_data_out = MEMORY(EF1_ram_block1a47_PORT_A_data_in_reg, , EF1_ram_block1a47_PORT_A_address_reg, , EF1_ram_block1a47_PORT_A_write_enable_reg, EF1_ram_block1a47_PORT_A_read_enable_reg, , , EF1_ram_block1a47_PORT_A_byte_mask_reg, , EF1_ram_block1a47_clock_0, , EF1_ram_block1a47_clock_enable_0, , , , , );
EF1_ram_block1a47 = EF1_ram_block1a47_PORT_A_data_out[0];


--EF1_ram_block1a15 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a15 at M10K_X41_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a15_PORT_A_data_in = WC2L32;
EF1_ram_block1a15_PORT_A_data_in_reg = DFFE(EF1_ram_block1a15_PORT_A_data_in, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
EF1_ram_block1a15_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a15_PORT_A_address_reg = DFFE(EF1_ram_block1a15_PORT_A_address, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
EF1_ram_block1a15_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a15_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a15_PORT_A_write_enable, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
EF1_ram_block1a15_PORT_A_read_enable = Z1L3;
EF1_ram_block1a15_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a15_PORT_A_read_enable, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
EF1_ram_block1a15_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a15_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a15_PORT_A_byte_mask, EF1_ram_block1a15_clock_0, , , EF1_ram_block1a15_clock_enable_0);
EF1_ram_block1a15_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a15_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a15_PORT_A_data_out = MEMORY(EF1_ram_block1a15_PORT_A_data_in_reg, , EF1_ram_block1a15_PORT_A_address_reg, , EF1_ram_block1a15_PORT_A_write_enable_reg, EF1_ram_block1a15_PORT_A_read_enable_reg, , , EF1_ram_block1a15_PORT_A_byte_mask_reg, , EF1_ram_block1a15_clock_0, , EF1_ram_block1a15_clock_enable_0, , , , , );
EF1_ram_block1a15 = EF1_ram_block1a15_PORT_A_data_out[0];


--EF1_ram_block1a48 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a48 at M10K_X49_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a48_PORT_A_data_in = WC2L33;
EF1_ram_block1a48_PORT_A_data_in_reg = DFFE(EF1_ram_block1a48_PORT_A_data_in, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
EF1_ram_block1a48_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a48_PORT_A_address_reg = DFFE(EF1_ram_block1a48_PORT_A_address, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
EF1_ram_block1a48_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a48_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a48_PORT_A_write_enable, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
EF1_ram_block1a48_PORT_A_read_enable = Z1L3;
EF1_ram_block1a48_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a48_PORT_A_read_enable, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
EF1_ram_block1a48_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a48_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a48_PORT_A_byte_mask, EF1_ram_block1a48_clock_0, , , EF1_ram_block1a48_clock_enable_0);
EF1_ram_block1a48_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a48_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a48_PORT_A_data_out = MEMORY(EF1_ram_block1a48_PORT_A_data_in_reg, , EF1_ram_block1a48_PORT_A_address_reg, , EF1_ram_block1a48_PORT_A_write_enable_reg, EF1_ram_block1a48_PORT_A_read_enable_reg, , , EF1_ram_block1a48_PORT_A_byte_mask_reg, , EF1_ram_block1a48_clock_0, , EF1_ram_block1a48_clock_enable_0, , , , , );
EF1_ram_block1a48 = EF1_ram_block1a48_PORT_A_data_out[0];


--EF1_ram_block1a16 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a16 at M10K_X49_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a16_PORT_A_data_in = WC2L33;
EF1_ram_block1a16_PORT_A_data_in_reg = DFFE(EF1_ram_block1a16_PORT_A_data_in, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
EF1_ram_block1a16_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a16_PORT_A_address_reg = DFFE(EF1_ram_block1a16_PORT_A_address, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
EF1_ram_block1a16_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a16_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a16_PORT_A_write_enable, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
EF1_ram_block1a16_PORT_A_read_enable = Z1L3;
EF1_ram_block1a16_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a16_PORT_A_read_enable, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
EF1_ram_block1a16_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a16_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a16_PORT_A_byte_mask, EF1_ram_block1a16_clock_0, , , EF1_ram_block1a16_clock_enable_0);
EF1_ram_block1a16_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a16_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a16_PORT_A_data_out = MEMORY(EF1_ram_block1a16_PORT_A_data_in_reg, , EF1_ram_block1a16_PORT_A_address_reg, , EF1_ram_block1a16_PORT_A_write_enable_reg, EF1_ram_block1a16_PORT_A_read_enable_reg, , , EF1_ram_block1a16_PORT_A_byte_mask_reg, , EF1_ram_block1a16_clock_0, , EF1_ram_block1a16_clock_enable_0, , , , , );
EF1_ram_block1a16 = EF1_ram_block1a16_PORT_A_data_out[0];


--EF1_ram_block1a37 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a37 at M10K_X26_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a37_PORT_A_data_in = WC2L34;
EF1_ram_block1a37_PORT_A_data_in_reg = DFFE(EF1_ram_block1a37_PORT_A_data_in, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
EF1_ram_block1a37_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a37_PORT_A_address_reg = DFFE(EF1_ram_block1a37_PORT_A_address, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
EF1_ram_block1a37_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a37_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a37_PORT_A_write_enable, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
EF1_ram_block1a37_PORT_A_read_enable = Z1L3;
EF1_ram_block1a37_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a37_PORT_A_read_enable, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
EF1_ram_block1a37_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a37_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a37_PORT_A_byte_mask, EF1_ram_block1a37_clock_0, , , EF1_ram_block1a37_clock_enable_0);
EF1_ram_block1a37_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a37_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a37_PORT_A_data_out = MEMORY(EF1_ram_block1a37_PORT_A_data_in_reg, , EF1_ram_block1a37_PORT_A_address_reg, , EF1_ram_block1a37_PORT_A_write_enable_reg, EF1_ram_block1a37_PORT_A_read_enable_reg, , , EF1_ram_block1a37_PORT_A_byte_mask_reg, , EF1_ram_block1a37_clock_0, , EF1_ram_block1a37_clock_enable_0, , , , , );
EF1_ram_block1a37 = EF1_ram_block1a37_PORT_A_data_out[0];


--EF1_ram_block1a5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a5 at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a5_PORT_A_data_in = WC2L34;
EF1_ram_block1a5_PORT_A_data_in_reg = DFFE(EF1_ram_block1a5_PORT_A_data_in, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
EF1_ram_block1a5_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a5_PORT_A_address_reg = DFFE(EF1_ram_block1a5_PORT_A_address, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
EF1_ram_block1a5_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a5_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a5_PORT_A_write_enable, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
EF1_ram_block1a5_PORT_A_read_enable = Z1L3;
EF1_ram_block1a5_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a5_PORT_A_read_enable, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
EF1_ram_block1a5_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a5_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a5_PORT_A_byte_mask, EF1_ram_block1a5_clock_0, , , EF1_ram_block1a5_clock_enable_0);
EF1_ram_block1a5_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a5_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a5_PORT_A_data_out = MEMORY(EF1_ram_block1a5_PORT_A_data_in_reg, , EF1_ram_block1a5_PORT_A_address_reg, , EF1_ram_block1a5_PORT_A_write_enable_reg, EF1_ram_block1a5_PORT_A_read_enable_reg, , , EF1_ram_block1a5_PORT_A_byte_mask_reg, , EF1_ram_block1a5_clock_0, , EF1_ram_block1a5_clock_enable_0, , , , , );
EF1_ram_block1a5 = EF1_ram_block1a5_PORT_A_data_out[0];


--ZD1_E_shift_rot_cnt[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X22_Y5_N29
--register power-up is low

ZD1_E_shift_rot_cnt[4] = DFFEAS(ZD1L237, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src2[4],  ,  , ZD1_E_new_inst);


--ZD1_E_shift_rot_cnt[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X22_Y5_N59
--register power-up is low

ZD1_E_shift_rot_cnt[3] = DFFEAS(ZD1L238, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src2[3],  ,  , ZD1_E_new_inst);


--ZD1_E_shift_rot_cnt[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X22_Y5_N53
--register power-up is low

ZD1_E_shift_rot_cnt[2] = DFFEAS(ZD1L239, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src2[2],  ,  , ZD1_E_new_inst);


--ZD1_E_shift_rot_cnt[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X22_Y5_N44
--register power-up is low

ZD1_E_shift_rot_cnt[1] = DFFEAS(ZD1L240, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src2[1],  ,  , ZD1_E_new_inst);


--ZD1_E_shift_rot_cnt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X17_Y3_N49
--register power-up is low

ZD1_E_shift_rot_cnt[0] = DFFEAS(ZD1L440, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L439,  ,  , !ZD1_E_new_inst);


--EF1_ram_block1a40 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a40 at M10K_X41_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a40_PORT_A_data_in = WC2L35;
EF1_ram_block1a40_PORT_A_data_in_reg = DFFE(EF1_ram_block1a40_PORT_A_data_in, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
EF1_ram_block1a40_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a40_PORT_A_address_reg = DFFE(EF1_ram_block1a40_PORT_A_address, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
EF1_ram_block1a40_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a40_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a40_PORT_A_write_enable, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
EF1_ram_block1a40_PORT_A_read_enable = Z1L3;
EF1_ram_block1a40_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a40_PORT_A_read_enable, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
EF1_ram_block1a40_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a40_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a40_PORT_A_byte_mask, EF1_ram_block1a40_clock_0, , , EF1_ram_block1a40_clock_enable_0);
EF1_ram_block1a40_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a40_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a40_PORT_A_data_out = MEMORY(EF1_ram_block1a40_PORT_A_data_in_reg, , EF1_ram_block1a40_PORT_A_address_reg, , EF1_ram_block1a40_PORT_A_write_enable_reg, EF1_ram_block1a40_PORT_A_read_enable_reg, , , EF1_ram_block1a40_PORT_A_byte_mask_reg, , EF1_ram_block1a40_clock_0, , EF1_ram_block1a40_clock_enable_0, , , , , );
EF1_ram_block1a40 = EF1_ram_block1a40_PORT_A_data_out[0];


--EF1_ram_block1a8 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a8 at M10K_X38_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a8_PORT_A_data_in = WC2L35;
EF1_ram_block1a8_PORT_A_data_in_reg = DFFE(EF1_ram_block1a8_PORT_A_data_in, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
EF1_ram_block1a8_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a8_PORT_A_address_reg = DFFE(EF1_ram_block1a8_PORT_A_address, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
EF1_ram_block1a8_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a8_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a8_PORT_A_write_enable, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
EF1_ram_block1a8_PORT_A_read_enable = Z1L3;
EF1_ram_block1a8_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a8_PORT_A_read_enable, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
EF1_ram_block1a8_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a8_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a8_PORT_A_byte_mask, EF1_ram_block1a8_clock_0, , , EF1_ram_block1a8_clock_enable_0);
EF1_ram_block1a8_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a8_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a8_PORT_A_data_out = MEMORY(EF1_ram_block1a8_PORT_A_data_in_reg, , EF1_ram_block1a8_PORT_A_address_reg, , EF1_ram_block1a8_PORT_A_write_enable_reg, EF1_ram_block1a8_PORT_A_read_enable_reg, , , EF1_ram_block1a8_PORT_A_byte_mask_reg, , EF1_ram_block1a8_clock_0, , EF1_ram_block1a8_clock_enable_0, , , , , );
EF1_ram_block1a8 = EF1_ram_block1a8_PORT_A_data_out[0];


--ZD1_F_pc[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X17_Y5_N20
--register power-up is low

ZD1_F_pc[2] = DFFEAS(ZD1L732, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_av_ld_byte0_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X19_Y7_N17
--register power-up is low

ZD1_av_ld_byte0_data[4] = DFFEAS(HD1L35, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[4],  ,  , ZD1L1107);


--ZD1_D_iw[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X21_Y8_N20
--register power-up is low

ZD1_D_iw[31] = DFFEAS(ZD1L699, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--EF1_ram_block1a42 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a42 at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a42_PORT_A_data_in = WC2L36;
EF1_ram_block1a42_PORT_A_data_in_reg = DFFE(EF1_ram_block1a42_PORT_A_data_in, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
EF1_ram_block1a42_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a42_PORT_A_address_reg = DFFE(EF1_ram_block1a42_PORT_A_address, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
EF1_ram_block1a42_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a42_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a42_PORT_A_write_enable, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
EF1_ram_block1a42_PORT_A_read_enable = Z1L3;
EF1_ram_block1a42_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a42_PORT_A_read_enable, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
EF1_ram_block1a42_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a42_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a42_PORT_A_byte_mask, EF1_ram_block1a42_clock_0, , , EF1_ram_block1a42_clock_enable_0);
EF1_ram_block1a42_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a42_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a42_PORT_A_data_out = MEMORY(EF1_ram_block1a42_PORT_A_data_in_reg, , EF1_ram_block1a42_PORT_A_address_reg, , EF1_ram_block1a42_PORT_A_write_enable_reg, EF1_ram_block1a42_PORT_A_read_enable_reg, , , EF1_ram_block1a42_PORT_A_byte_mask_reg, , EF1_ram_block1a42_clock_0, , EF1_ram_block1a42_clock_enable_0, , , , , );
EF1_ram_block1a42 = EF1_ram_block1a42_PORT_A_data_out[0];


--EF1_ram_block1a10 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a10 at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a10_PORT_A_data_in = WC2L36;
EF1_ram_block1a10_PORT_A_data_in_reg = DFFE(EF1_ram_block1a10_PORT_A_data_in, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
EF1_ram_block1a10_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a10_PORT_A_address_reg = DFFE(EF1_ram_block1a10_PORT_A_address, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
EF1_ram_block1a10_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a10_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a10_PORT_A_write_enable, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
EF1_ram_block1a10_PORT_A_read_enable = Z1L3;
EF1_ram_block1a10_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a10_PORT_A_read_enable, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
EF1_ram_block1a10_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a10_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a10_PORT_A_byte_mask, EF1_ram_block1a10_clock_0, , , EF1_ram_block1a10_clock_enable_0);
EF1_ram_block1a10_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a10_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a10_PORT_A_data_out = MEMORY(EF1_ram_block1a10_PORT_A_data_in_reg, , EF1_ram_block1a10_PORT_A_address_reg, , EF1_ram_block1a10_PORT_A_write_enable_reg, EF1_ram_block1a10_PORT_A_read_enable_reg, , , EF1_ram_block1a10_PORT_A_byte_mask_reg, , EF1_ram_block1a10_clock_0, , EF1_ram_block1a10_clock_enable_0, , , , , );
EF1_ram_block1a10 = EF1_ram_block1a10_PORT_A_data_out[0];


--ZD1_F_pc[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X17_Y5_N40
--register power-up is low

ZD1_F_pc[4] = DFFEAS(ZD1L733, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_av_ld_byte0_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X19_Y7_N43
--register power-up is low

ZD1_av_ld_byte0_data[6] = DFFEAS(HD1L40, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[6],  ,  , ZD1L1107);


--ZD1_av_ld_byte0_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X22_Y7_N13
--register power-up is low

ZD1_av_ld_byte0_data[5] = DFFEAS(HD1L43, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[5],  ,  , ZD1L1107);


--EF1_ram_block1a41 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a41 at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a41_PORT_A_data_in = WC2L37;
EF1_ram_block1a41_PORT_A_data_in_reg = DFFE(EF1_ram_block1a41_PORT_A_data_in, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
EF1_ram_block1a41_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a41_PORT_A_address_reg = DFFE(EF1_ram_block1a41_PORT_A_address, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
EF1_ram_block1a41_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a41_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a41_PORT_A_write_enable, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
EF1_ram_block1a41_PORT_A_read_enable = Z1L3;
EF1_ram_block1a41_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a41_PORT_A_read_enable, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
EF1_ram_block1a41_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a41_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a41_PORT_A_byte_mask, EF1_ram_block1a41_clock_0, , , EF1_ram_block1a41_clock_enable_0);
EF1_ram_block1a41_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a41_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a41_PORT_A_data_out = MEMORY(EF1_ram_block1a41_PORT_A_data_in_reg, , EF1_ram_block1a41_PORT_A_address_reg, , EF1_ram_block1a41_PORT_A_write_enable_reg, EF1_ram_block1a41_PORT_A_read_enable_reg, , , EF1_ram_block1a41_PORT_A_byte_mask_reg, , EF1_ram_block1a41_clock_0, , EF1_ram_block1a41_clock_enable_0, , , , , );
EF1_ram_block1a41 = EF1_ram_block1a41_PORT_A_data_out[0];


--EF1_ram_block1a9 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a9 at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a9_PORT_A_data_in = WC2L37;
EF1_ram_block1a9_PORT_A_data_in_reg = DFFE(EF1_ram_block1a9_PORT_A_data_in, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
EF1_ram_block1a9_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a9_PORT_A_address_reg = DFFE(EF1_ram_block1a9_PORT_A_address, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
EF1_ram_block1a9_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a9_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a9_PORT_A_write_enable, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
EF1_ram_block1a9_PORT_A_read_enable = Z1L3;
EF1_ram_block1a9_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a9_PORT_A_read_enable, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
EF1_ram_block1a9_PORT_A_byte_mask = WC2_src_data[33];
EF1_ram_block1a9_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a9_PORT_A_byte_mask, EF1_ram_block1a9_clock_0, , , EF1_ram_block1a9_clock_enable_0);
EF1_ram_block1a9_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a9_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a9_PORT_A_data_out = MEMORY(EF1_ram_block1a9_PORT_A_data_in_reg, , EF1_ram_block1a9_PORT_A_address_reg, , EF1_ram_block1a9_PORT_A_write_enable_reg, EF1_ram_block1a9_PORT_A_read_enable_reg, , , EF1_ram_block1a9_PORT_A_byte_mask_reg, , EF1_ram_block1a9_clock_0, , EF1_ram_block1a9_clock_enable_0, , , , , );
EF1_ram_block1a9 = EF1_ram_block1a9_PORT_A_data_out[0];


--ZD1_F_pc[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X21_Y6_N52
--register power-up is low

ZD1_F_pc[3] = DFFEAS(ZD1L754, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid, VCC,  ,  , ZD1_R_ctrl_exception);


--EF1_ram_block1a56 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a56 at M10K_X38_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a56_PORT_A_data_in = WC2L38;
EF1_ram_block1a56_PORT_A_data_in_reg = DFFE(EF1_ram_block1a56_PORT_A_data_in, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
EF1_ram_block1a56_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a56_PORT_A_address_reg = DFFE(EF1_ram_block1a56_PORT_A_address, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
EF1_ram_block1a56_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a56_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a56_PORT_A_write_enable, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
EF1_ram_block1a56_PORT_A_read_enable = Z1L3;
EF1_ram_block1a56_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a56_PORT_A_read_enable, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
EF1_ram_block1a56_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a56_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a56_PORT_A_byte_mask, EF1_ram_block1a56_clock_0, , , EF1_ram_block1a56_clock_enable_0);
EF1_ram_block1a56_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a56_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a56_PORT_A_data_out = MEMORY(EF1_ram_block1a56_PORT_A_data_in_reg, , EF1_ram_block1a56_PORT_A_address_reg, , EF1_ram_block1a56_PORT_A_write_enable_reg, EF1_ram_block1a56_PORT_A_read_enable_reg, , , EF1_ram_block1a56_PORT_A_byte_mask_reg, , EF1_ram_block1a56_clock_0, , EF1_ram_block1a56_clock_enable_0, , , , , );
EF1_ram_block1a56 = EF1_ram_block1a56_PORT_A_data_out[0];


--EF1_ram_block1a24 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a24 at M10K_X41_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a24_PORT_A_data_in = WC2L38;
EF1_ram_block1a24_PORT_A_data_in_reg = DFFE(EF1_ram_block1a24_PORT_A_data_in, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
EF1_ram_block1a24_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a24_PORT_A_address_reg = DFFE(EF1_ram_block1a24_PORT_A_address, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
EF1_ram_block1a24_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a24_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a24_PORT_A_write_enable, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
EF1_ram_block1a24_PORT_A_read_enable = Z1L3;
EF1_ram_block1a24_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a24_PORT_A_read_enable, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
EF1_ram_block1a24_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a24_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a24_PORT_A_byte_mask, EF1_ram_block1a24_clock_0, , , EF1_ram_block1a24_clock_enable_0);
EF1_ram_block1a24_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a24_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a24_PORT_A_data_out = MEMORY(EF1_ram_block1a24_PORT_A_data_in_reg, , EF1_ram_block1a24_PORT_A_address_reg, , EF1_ram_block1a24_PORT_A_write_enable_reg, EF1_ram_block1a24_PORT_A_read_enable_reg, , , EF1_ram_block1a24_PORT_A_byte_mask_reg, , EF1_ram_block1a24_clock_0, , EF1_ram_block1a24_clock_enable_0, , , , , );
EF1_ram_block1a24 = EF1_ram_block1a24_PORT_A_data_out[0];


--EF1_ram_block1a53 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a53 at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a53_PORT_A_data_in = WC2L39;
EF1_ram_block1a53_PORT_A_data_in_reg = DFFE(EF1_ram_block1a53_PORT_A_data_in, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
EF1_ram_block1a53_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a53_PORT_A_address_reg = DFFE(EF1_ram_block1a53_PORT_A_address, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
EF1_ram_block1a53_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a53_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a53_PORT_A_write_enable, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
EF1_ram_block1a53_PORT_A_read_enable = Z1L3;
EF1_ram_block1a53_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a53_PORT_A_read_enable, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
EF1_ram_block1a53_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a53_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a53_PORT_A_byte_mask, EF1_ram_block1a53_clock_0, , , EF1_ram_block1a53_clock_enable_0);
EF1_ram_block1a53_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a53_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a53_PORT_A_data_out = MEMORY(EF1_ram_block1a53_PORT_A_data_in_reg, , EF1_ram_block1a53_PORT_A_address_reg, , EF1_ram_block1a53_PORT_A_write_enable_reg, EF1_ram_block1a53_PORT_A_read_enable_reg, , , EF1_ram_block1a53_PORT_A_byte_mask_reg, , EF1_ram_block1a53_clock_0, , EF1_ram_block1a53_clock_enable_0, , , , , );
EF1_ram_block1a53 = EF1_ram_block1a53_PORT_A_data_out[0];


--EF1_ram_block1a21 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a21 at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a21_PORT_A_data_in = WC2L39;
EF1_ram_block1a21_PORT_A_data_in_reg = DFFE(EF1_ram_block1a21_PORT_A_data_in, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
EF1_ram_block1a21_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a21_PORT_A_address_reg = DFFE(EF1_ram_block1a21_PORT_A_address, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
EF1_ram_block1a21_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a21_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a21_PORT_A_write_enable, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
EF1_ram_block1a21_PORT_A_read_enable = Z1L3;
EF1_ram_block1a21_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a21_PORT_A_read_enable, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
EF1_ram_block1a21_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a21_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a21_PORT_A_byte_mask, EF1_ram_block1a21_clock_0, , , EF1_ram_block1a21_clock_enable_0);
EF1_ram_block1a21_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a21_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a21_PORT_A_data_out = MEMORY(EF1_ram_block1a21_PORT_A_data_in_reg, , EF1_ram_block1a21_PORT_A_address_reg, , EF1_ram_block1a21_PORT_A_write_enable_reg, EF1_ram_block1a21_PORT_A_read_enable_reg, , , EF1_ram_block1a21_PORT_A_byte_mask_reg, , EF1_ram_block1a21_clock_0, , EF1_ram_block1a21_clock_enable_0, , , , , );
EF1_ram_block1a21 = EF1_ram_block1a21_PORT_A_data_out[0];


--EF1_ram_block1a61 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a61 at M10K_X41_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a61_PORT_A_data_in = WC2L40;
EF1_ram_block1a61_PORT_A_data_in_reg = DFFE(EF1_ram_block1a61_PORT_A_data_in, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
EF1_ram_block1a61_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a61_PORT_A_address_reg = DFFE(EF1_ram_block1a61_PORT_A_address, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
EF1_ram_block1a61_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a61_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a61_PORT_A_write_enable, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
EF1_ram_block1a61_PORT_A_read_enable = Z1L3;
EF1_ram_block1a61_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a61_PORT_A_read_enable, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
EF1_ram_block1a61_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a61_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a61_PORT_A_byte_mask, EF1_ram_block1a61_clock_0, , , EF1_ram_block1a61_clock_enable_0);
EF1_ram_block1a61_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a61_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a61_PORT_A_data_out = MEMORY(EF1_ram_block1a61_PORT_A_data_in_reg, , EF1_ram_block1a61_PORT_A_address_reg, , EF1_ram_block1a61_PORT_A_write_enable_reg, EF1_ram_block1a61_PORT_A_read_enable_reg, , , EF1_ram_block1a61_PORT_A_byte_mask_reg, , EF1_ram_block1a61_clock_0, , EF1_ram_block1a61_clock_enable_0, , , , , );
EF1_ram_block1a61 = EF1_ram_block1a61_PORT_A_data_out[0];


--EF1_ram_block1a29 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a29 at M10K_X38_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a29_PORT_A_data_in = WC2L40;
EF1_ram_block1a29_PORT_A_data_in_reg = DFFE(EF1_ram_block1a29_PORT_A_data_in, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
EF1_ram_block1a29_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a29_PORT_A_address_reg = DFFE(EF1_ram_block1a29_PORT_A_address, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
EF1_ram_block1a29_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a29_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a29_PORT_A_write_enable, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
EF1_ram_block1a29_PORT_A_read_enable = Z1L3;
EF1_ram_block1a29_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a29_PORT_A_read_enable, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
EF1_ram_block1a29_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a29_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a29_PORT_A_byte_mask, EF1_ram_block1a29_clock_0, , , EF1_ram_block1a29_clock_enable_0);
EF1_ram_block1a29_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a29_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a29_PORT_A_data_out = MEMORY(EF1_ram_block1a29_PORT_A_data_in_reg, , EF1_ram_block1a29_PORT_A_address_reg, , EF1_ram_block1a29_PORT_A_write_enable_reg, EF1_ram_block1a29_PORT_A_read_enable_reg, , , EF1_ram_block1a29_PORT_A_byte_mask_reg, , EF1_ram_block1a29_clock_0, , EF1_ram_block1a29_clock_enable_0, , , , , );
EF1_ram_block1a29 = EF1_ram_block1a29_PORT_A_data_out[0];


--ZD1_av_ld_byte3_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X22_Y8_N25
--register power-up is low

ZD1_av_ld_byte3_data[1] = DFFEAS(HD1L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--EF1_ram_block1a57 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a57 at M10K_X41_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a57_PORT_A_data_in = WC2L41;
EF1_ram_block1a57_PORT_A_data_in_reg = DFFE(EF1_ram_block1a57_PORT_A_data_in, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
EF1_ram_block1a57_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a57_PORT_A_address_reg = DFFE(EF1_ram_block1a57_PORT_A_address, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
EF1_ram_block1a57_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a57_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a57_PORT_A_write_enable, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
EF1_ram_block1a57_PORT_A_read_enable = Z1L3;
EF1_ram_block1a57_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a57_PORT_A_read_enable, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
EF1_ram_block1a57_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a57_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a57_PORT_A_byte_mask, EF1_ram_block1a57_clock_0, , , EF1_ram_block1a57_clock_enable_0);
EF1_ram_block1a57_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a57_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a57_PORT_A_data_out = MEMORY(EF1_ram_block1a57_PORT_A_data_in_reg, , EF1_ram_block1a57_PORT_A_address_reg, , EF1_ram_block1a57_PORT_A_write_enable_reg, EF1_ram_block1a57_PORT_A_read_enable_reg, , , EF1_ram_block1a57_PORT_A_byte_mask_reg, , EF1_ram_block1a57_clock_0, , EF1_ram_block1a57_clock_enable_0, , , , , );
EF1_ram_block1a57 = EF1_ram_block1a57_PORT_A_data_out[0];


--EF1_ram_block1a25 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a25 at M10K_X49_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a25_PORT_A_data_in = WC2L41;
EF1_ram_block1a25_PORT_A_data_in_reg = DFFE(EF1_ram_block1a25_PORT_A_data_in, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
EF1_ram_block1a25_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a25_PORT_A_address_reg = DFFE(EF1_ram_block1a25_PORT_A_address, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
EF1_ram_block1a25_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a25_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a25_PORT_A_write_enable, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
EF1_ram_block1a25_PORT_A_read_enable = Z1L3;
EF1_ram_block1a25_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a25_PORT_A_read_enable, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
EF1_ram_block1a25_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a25_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a25_PORT_A_byte_mask, EF1_ram_block1a25_clock_0, , , EF1_ram_block1a25_clock_enable_0);
EF1_ram_block1a25_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a25_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a25_PORT_A_data_out = MEMORY(EF1_ram_block1a25_PORT_A_data_in_reg, , EF1_ram_block1a25_PORT_A_address_reg, , EF1_ram_block1a25_PORT_A_write_enable_reg, EF1_ram_block1a25_PORT_A_read_enable_reg, , , EF1_ram_block1a25_PORT_A_byte_mask_reg, , EF1_ram_block1a25_clock_0, , EF1_ram_block1a25_clock_enable_0, , , , , );
EF1_ram_block1a25 = EF1_ram_block1a25_PORT_A_data_out[0];


--EF1_ram_block1a54 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a54 at M10K_X38_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a54_PORT_A_data_in = WC2L42;
EF1_ram_block1a54_PORT_A_data_in_reg = DFFE(EF1_ram_block1a54_PORT_A_data_in, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
EF1_ram_block1a54_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a54_PORT_A_address_reg = DFFE(EF1_ram_block1a54_PORT_A_address, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
EF1_ram_block1a54_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a54_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a54_PORT_A_write_enable, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
EF1_ram_block1a54_PORT_A_read_enable = Z1L3;
EF1_ram_block1a54_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a54_PORT_A_read_enable, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
EF1_ram_block1a54_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a54_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a54_PORT_A_byte_mask, EF1_ram_block1a54_clock_0, , , EF1_ram_block1a54_clock_enable_0);
EF1_ram_block1a54_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a54_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a54_PORT_A_data_out = MEMORY(EF1_ram_block1a54_PORT_A_data_in_reg, , EF1_ram_block1a54_PORT_A_address_reg, , EF1_ram_block1a54_PORT_A_write_enable_reg, EF1_ram_block1a54_PORT_A_read_enable_reg, , , EF1_ram_block1a54_PORT_A_byte_mask_reg, , EF1_ram_block1a54_clock_0, , EF1_ram_block1a54_clock_enable_0, , , , , );
EF1_ram_block1a54 = EF1_ram_block1a54_PORT_A_data_out[0];


--EF1_ram_block1a22 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a22 at M10K_X38_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a22_PORT_A_data_in = WC2L42;
EF1_ram_block1a22_PORT_A_data_in_reg = DFFE(EF1_ram_block1a22_PORT_A_data_in, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
EF1_ram_block1a22_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a22_PORT_A_address_reg = DFFE(EF1_ram_block1a22_PORT_A_address, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
EF1_ram_block1a22_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a22_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a22_PORT_A_write_enable, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
EF1_ram_block1a22_PORT_A_read_enable = Z1L3;
EF1_ram_block1a22_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a22_PORT_A_read_enable, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
EF1_ram_block1a22_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a22_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a22_PORT_A_byte_mask, EF1_ram_block1a22_clock_0, , , EF1_ram_block1a22_clock_enable_0);
EF1_ram_block1a22_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a22_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a22_PORT_A_data_out = MEMORY(EF1_ram_block1a22_PORT_A_data_in_reg, , EF1_ram_block1a22_PORT_A_address_reg, , EF1_ram_block1a22_PORT_A_write_enable_reg, EF1_ram_block1a22_PORT_A_read_enable_reg, , , EF1_ram_block1a22_PORT_A_byte_mask_reg, , EF1_ram_block1a22_clock_0, , EF1_ram_block1a22_clock_enable_0, , , , , );
EF1_ram_block1a22 = EF1_ram_block1a22_PORT_A_data_out[0];


--EF1_ram_block1a55 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a55 at M10K_X26_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a55_PORT_A_data_in = WC2L43;
EF1_ram_block1a55_PORT_A_data_in_reg = DFFE(EF1_ram_block1a55_PORT_A_data_in, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
EF1_ram_block1a55_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a55_PORT_A_address_reg = DFFE(EF1_ram_block1a55_PORT_A_address, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
EF1_ram_block1a55_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a55_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a55_PORT_A_write_enable, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
EF1_ram_block1a55_PORT_A_read_enable = Z1L3;
EF1_ram_block1a55_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a55_PORT_A_read_enable, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
EF1_ram_block1a55_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a55_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a55_PORT_A_byte_mask, EF1_ram_block1a55_clock_0, , , EF1_ram_block1a55_clock_enable_0);
EF1_ram_block1a55_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a55_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a55_PORT_A_data_out = MEMORY(EF1_ram_block1a55_PORT_A_data_in_reg, , EF1_ram_block1a55_PORT_A_address_reg, , EF1_ram_block1a55_PORT_A_write_enable_reg, EF1_ram_block1a55_PORT_A_read_enable_reg, , , EF1_ram_block1a55_PORT_A_byte_mask_reg, , EF1_ram_block1a55_clock_0, , EF1_ram_block1a55_clock_enable_0, , , , , );
EF1_ram_block1a55 = EF1_ram_block1a55_PORT_A_data_out[0];


--EF1_ram_block1a23 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a23 at M10K_X14_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a23_PORT_A_data_in = WC2L43;
EF1_ram_block1a23_PORT_A_data_in_reg = DFFE(EF1_ram_block1a23_PORT_A_data_in, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
EF1_ram_block1a23_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a23_PORT_A_address_reg = DFFE(EF1_ram_block1a23_PORT_A_address, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
EF1_ram_block1a23_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a23_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a23_PORT_A_write_enable, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
EF1_ram_block1a23_PORT_A_read_enable = Z1L3;
EF1_ram_block1a23_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a23_PORT_A_read_enable, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
EF1_ram_block1a23_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a23_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a23_PORT_A_byte_mask, EF1_ram_block1a23_clock_0, , , EF1_ram_block1a23_clock_enable_0);
EF1_ram_block1a23_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a23_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a23_PORT_A_data_out = MEMORY(EF1_ram_block1a23_PORT_A_data_in_reg, , EF1_ram_block1a23_PORT_A_address_reg, , EF1_ram_block1a23_PORT_A_write_enable_reg, EF1_ram_block1a23_PORT_A_read_enable_reg, , , EF1_ram_block1a23_PORT_A_byte_mask_reg, , EF1_ram_block1a23_clock_0, , EF1_ram_block1a23_clock_enable_0, , , , , );
EF1_ram_block1a23 = EF1_ram_block1a23_PORT_A_data_out[0];


--EF1_ram_block1a58 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a58 at M10K_X49_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a58_PORT_A_data_in = WC2L44;
EF1_ram_block1a58_PORT_A_data_in_reg = DFFE(EF1_ram_block1a58_PORT_A_data_in, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
EF1_ram_block1a58_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a58_PORT_A_address_reg = DFFE(EF1_ram_block1a58_PORT_A_address, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
EF1_ram_block1a58_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a58_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a58_PORT_A_write_enable, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
EF1_ram_block1a58_PORT_A_read_enable = Z1L3;
EF1_ram_block1a58_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a58_PORT_A_read_enable, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
EF1_ram_block1a58_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a58_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a58_PORT_A_byte_mask, EF1_ram_block1a58_clock_0, , , EF1_ram_block1a58_clock_enable_0);
EF1_ram_block1a58_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a58_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a58_PORT_A_data_out = MEMORY(EF1_ram_block1a58_PORT_A_data_in_reg, , EF1_ram_block1a58_PORT_A_address_reg, , EF1_ram_block1a58_PORT_A_write_enable_reg, EF1_ram_block1a58_PORT_A_read_enable_reg, , , EF1_ram_block1a58_PORT_A_byte_mask_reg, , EF1_ram_block1a58_clock_0, , EF1_ram_block1a58_clock_enable_0, , , , , );
EF1_ram_block1a58 = EF1_ram_block1a58_PORT_A_data_out[0];


--EF1_ram_block1a26 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a26 at M10K_X41_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a26_PORT_A_data_in = WC2L44;
EF1_ram_block1a26_PORT_A_data_in_reg = DFFE(EF1_ram_block1a26_PORT_A_data_in, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
EF1_ram_block1a26_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a26_PORT_A_address_reg = DFFE(EF1_ram_block1a26_PORT_A_address, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
EF1_ram_block1a26_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a26_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a26_PORT_A_write_enable, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
EF1_ram_block1a26_PORT_A_read_enable = Z1L3;
EF1_ram_block1a26_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a26_PORT_A_read_enable, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
EF1_ram_block1a26_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a26_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a26_PORT_A_byte_mask, EF1_ram_block1a26_clock_0, , , EF1_ram_block1a26_clock_enable_0);
EF1_ram_block1a26_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a26_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a26_PORT_A_data_out = MEMORY(EF1_ram_block1a26_PORT_A_data_in_reg, , EF1_ram_block1a26_PORT_A_address_reg, , EF1_ram_block1a26_PORT_A_write_enable_reg, EF1_ram_block1a26_PORT_A_read_enable_reg, , , EF1_ram_block1a26_PORT_A_byte_mask_reg, , EF1_ram_block1a26_clock_0, , EF1_ram_block1a26_clock_enable_0, , , , , );
EF1_ram_block1a26 = EF1_ram_block1a26_PORT_A_data_out[0];


--EF1_ram_block1a59 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a59 at M10K_X41_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a59_PORT_A_data_in = WC2L45;
EF1_ram_block1a59_PORT_A_data_in_reg = DFFE(EF1_ram_block1a59_PORT_A_data_in, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
EF1_ram_block1a59_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a59_PORT_A_address_reg = DFFE(EF1_ram_block1a59_PORT_A_address, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
EF1_ram_block1a59_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a59_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a59_PORT_A_write_enable, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
EF1_ram_block1a59_PORT_A_read_enable = Z1L3;
EF1_ram_block1a59_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a59_PORT_A_read_enable, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
EF1_ram_block1a59_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a59_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a59_PORT_A_byte_mask, EF1_ram_block1a59_clock_0, , , EF1_ram_block1a59_clock_enable_0);
EF1_ram_block1a59_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a59_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a59_PORT_A_data_out = MEMORY(EF1_ram_block1a59_PORT_A_data_in_reg, , EF1_ram_block1a59_PORT_A_address_reg, , EF1_ram_block1a59_PORT_A_write_enable_reg, EF1_ram_block1a59_PORT_A_read_enable_reg, , , EF1_ram_block1a59_PORT_A_byte_mask_reg, , EF1_ram_block1a59_clock_0, , EF1_ram_block1a59_clock_enable_0, , , , , );
EF1_ram_block1a59 = EF1_ram_block1a59_PORT_A_data_out[0];


--EF1_ram_block1a27 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a27 at M10K_X41_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a27_PORT_A_data_in = WC2L45;
EF1_ram_block1a27_PORT_A_data_in_reg = DFFE(EF1_ram_block1a27_PORT_A_data_in, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
EF1_ram_block1a27_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a27_PORT_A_address_reg = DFFE(EF1_ram_block1a27_PORT_A_address, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
EF1_ram_block1a27_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a27_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a27_PORT_A_write_enable, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
EF1_ram_block1a27_PORT_A_read_enable = Z1L3;
EF1_ram_block1a27_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a27_PORT_A_read_enable, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
EF1_ram_block1a27_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a27_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a27_PORT_A_byte_mask, EF1_ram_block1a27_clock_0, , , EF1_ram_block1a27_clock_enable_0);
EF1_ram_block1a27_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a27_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a27_PORT_A_data_out = MEMORY(EF1_ram_block1a27_PORT_A_data_in_reg, , EF1_ram_block1a27_PORT_A_address_reg, , EF1_ram_block1a27_PORT_A_write_enable_reg, EF1_ram_block1a27_PORT_A_read_enable_reg, , , EF1_ram_block1a27_PORT_A_byte_mask_reg, , EF1_ram_block1a27_clock_0, , EF1_ram_block1a27_clock_enable_0, , , , , );
EF1_ram_block1a27 = EF1_ram_block1a27_PORT_A_data_out[0];


--ZD1_E_shift_rot_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X24_Y4_N20
--register power-up is low

ZD1_E_shift_rot_result[28] = DFFEAS(ZD1L519, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[28],  ,  , ZD1_E_new_inst);


--EF1_ram_block1a62 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a62 at M10K_X38_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a62_PORT_A_data_in = WC2L46;
EF1_ram_block1a62_PORT_A_data_in_reg = DFFE(EF1_ram_block1a62_PORT_A_data_in, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
EF1_ram_block1a62_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a62_PORT_A_address_reg = DFFE(EF1_ram_block1a62_PORT_A_address, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
EF1_ram_block1a62_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a62_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a62_PORT_A_write_enable, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
EF1_ram_block1a62_PORT_A_read_enable = Z1L3;
EF1_ram_block1a62_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a62_PORT_A_read_enable, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
EF1_ram_block1a62_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a62_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a62_PORT_A_byte_mask, EF1_ram_block1a62_clock_0, , , EF1_ram_block1a62_clock_enable_0);
EF1_ram_block1a62_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a62_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a62_PORT_A_data_out = MEMORY(EF1_ram_block1a62_PORT_A_data_in_reg, , EF1_ram_block1a62_PORT_A_address_reg, , EF1_ram_block1a62_PORT_A_write_enable_reg, EF1_ram_block1a62_PORT_A_read_enable_reg, , , EF1_ram_block1a62_PORT_A_byte_mask_reg, , EF1_ram_block1a62_clock_0, , EF1_ram_block1a62_clock_enable_0, , , , , );
EF1_ram_block1a62 = EF1_ram_block1a62_PORT_A_data_out[0];


--EF1_ram_block1a30 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a30 at M10K_X38_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a30_PORT_A_data_in = WC2L46;
EF1_ram_block1a30_PORT_A_data_in_reg = DFFE(EF1_ram_block1a30_PORT_A_data_in, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
EF1_ram_block1a30_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a30_PORT_A_address_reg = DFFE(EF1_ram_block1a30_PORT_A_address, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
EF1_ram_block1a30_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a30_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a30_PORT_A_write_enable, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
EF1_ram_block1a30_PORT_A_read_enable = Z1L3;
EF1_ram_block1a30_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a30_PORT_A_read_enable, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
EF1_ram_block1a30_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a30_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a30_PORT_A_byte_mask, EF1_ram_block1a30_clock_0, , , EF1_ram_block1a30_clock_enable_0);
EF1_ram_block1a30_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a30_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a30_PORT_A_data_out = MEMORY(EF1_ram_block1a30_PORT_A_data_in_reg, , EF1_ram_block1a30_PORT_A_address_reg, , EF1_ram_block1a30_PORT_A_write_enable_reg, EF1_ram_block1a30_PORT_A_read_enable_reg, , , EF1_ram_block1a30_PORT_A_byte_mask_reg, , EF1_ram_block1a30_clock_0, , EF1_ram_block1a30_clock_enable_0, , , , , );
EF1_ram_block1a30 = EF1_ram_block1a30_PORT_A_data_out[0];


--ZD1_av_ld_byte3_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X23_Y8_N38
--register power-up is low

ZD1_av_ld_byte3_data[2] = DFFEAS(HD1L47, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1_av_ld_byte3_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X22_Y8_N8
--register power-up is low

ZD1_av_ld_byte3_data[0] = DFFEAS(HD1L48, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--EF1_ram_block1a60 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a60 at M10K_X49_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a60_PORT_A_data_in = WC2L47;
EF1_ram_block1a60_PORT_A_data_in_reg = DFFE(EF1_ram_block1a60_PORT_A_data_in, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
EF1_ram_block1a60_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a60_PORT_A_address_reg = DFFE(EF1_ram_block1a60_PORT_A_address, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
EF1_ram_block1a60_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a60_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a60_PORT_A_write_enable, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
EF1_ram_block1a60_PORT_A_read_enable = Z1L3;
EF1_ram_block1a60_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a60_PORT_A_read_enable, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
EF1_ram_block1a60_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a60_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a60_PORT_A_byte_mask, EF1_ram_block1a60_clock_0, , , EF1_ram_block1a60_clock_enable_0);
EF1_ram_block1a60_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a60_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a60_PORT_A_data_out = MEMORY(EF1_ram_block1a60_PORT_A_data_in_reg, , EF1_ram_block1a60_PORT_A_address_reg, , EF1_ram_block1a60_PORT_A_write_enable_reg, EF1_ram_block1a60_PORT_A_read_enable_reg, , , EF1_ram_block1a60_PORT_A_byte_mask_reg, , EF1_ram_block1a60_clock_0, , EF1_ram_block1a60_clock_enable_0, , , , , );
EF1_ram_block1a60 = EF1_ram_block1a60_PORT_A_data_out[0];


--EF1_ram_block1a28 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a28 at M10K_X49_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a28_PORT_A_data_in = WC2L47;
EF1_ram_block1a28_PORT_A_data_in_reg = DFFE(EF1_ram_block1a28_PORT_A_data_in, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
EF1_ram_block1a28_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a28_PORT_A_address_reg = DFFE(EF1_ram_block1a28_PORT_A_address, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
EF1_ram_block1a28_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a28_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a28_PORT_A_write_enable, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
EF1_ram_block1a28_PORT_A_read_enable = Z1L3;
EF1_ram_block1a28_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a28_PORT_A_read_enable, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
EF1_ram_block1a28_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a28_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a28_PORT_A_byte_mask, EF1_ram_block1a28_clock_0, , , EF1_ram_block1a28_clock_enable_0);
EF1_ram_block1a28_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a28_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a28_PORT_A_data_out = MEMORY(EF1_ram_block1a28_PORT_A_data_in_reg, , EF1_ram_block1a28_PORT_A_address_reg, , EF1_ram_block1a28_PORT_A_write_enable_reg, EF1_ram_block1a28_PORT_A_read_enable_reg, , , EF1_ram_block1a28_PORT_A_byte_mask_reg, , EF1_ram_block1a28_clock_0, , EF1_ram_block1a28_clock_enable_0, , , , , );
EF1_ram_block1a28 = EF1_ram_block1a28_PORT_A_data_out[0];


--EF1_ram_block1a49 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a49 at M10K_X41_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a49_PORT_A_data_in = WC2L48;
EF1_ram_block1a49_PORT_A_data_in_reg = DFFE(EF1_ram_block1a49_PORT_A_data_in, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
EF1_ram_block1a49_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a49_PORT_A_address_reg = DFFE(EF1_ram_block1a49_PORT_A_address, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
EF1_ram_block1a49_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a49_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a49_PORT_A_write_enable, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
EF1_ram_block1a49_PORT_A_read_enable = Z1L3;
EF1_ram_block1a49_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a49_PORT_A_read_enable, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
EF1_ram_block1a49_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a49_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a49_PORT_A_byte_mask, EF1_ram_block1a49_clock_0, , , EF1_ram_block1a49_clock_enable_0);
EF1_ram_block1a49_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a49_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a49_PORT_A_data_out = MEMORY(EF1_ram_block1a49_PORT_A_data_in_reg, , EF1_ram_block1a49_PORT_A_address_reg, , EF1_ram_block1a49_PORT_A_write_enable_reg, EF1_ram_block1a49_PORT_A_read_enable_reg, , , EF1_ram_block1a49_PORT_A_byte_mask_reg, , EF1_ram_block1a49_clock_0, , EF1_ram_block1a49_clock_enable_0, , , , , );
EF1_ram_block1a49 = EF1_ram_block1a49_PORT_A_data_out[0];


--EF1_ram_block1a17 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a17 at M10K_X49_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a17_PORT_A_data_in = WC2L48;
EF1_ram_block1a17_PORT_A_data_in_reg = DFFE(EF1_ram_block1a17_PORT_A_data_in, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
EF1_ram_block1a17_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a17_PORT_A_address_reg = DFFE(EF1_ram_block1a17_PORT_A_address, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
EF1_ram_block1a17_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a17_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a17_PORT_A_write_enable, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
EF1_ram_block1a17_PORT_A_read_enable = Z1L3;
EF1_ram_block1a17_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a17_PORT_A_read_enable, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
EF1_ram_block1a17_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a17_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a17_PORT_A_byte_mask, EF1_ram_block1a17_clock_0, , , EF1_ram_block1a17_clock_enable_0);
EF1_ram_block1a17_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a17_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a17_PORT_A_data_out = MEMORY(EF1_ram_block1a17_PORT_A_data_in_reg, , EF1_ram_block1a17_PORT_A_address_reg, , EF1_ram_block1a17_PORT_A_write_enable_reg, EF1_ram_block1a17_PORT_A_read_enable_reg, , , EF1_ram_block1a17_PORT_A_byte_mask_reg, , EF1_ram_block1a17_clock_0, , EF1_ram_block1a17_clock_enable_0, , , , , );
EF1_ram_block1a17 = EF1_ram_block1a17_PORT_A_data_out[0];


--EF1_ram_block1a51 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a51 at M10K_X26_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a51_PORT_A_data_in = WC2L49;
EF1_ram_block1a51_PORT_A_data_in_reg = DFFE(EF1_ram_block1a51_PORT_A_data_in, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
EF1_ram_block1a51_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a51_PORT_A_address_reg = DFFE(EF1_ram_block1a51_PORT_A_address, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
EF1_ram_block1a51_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a51_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a51_PORT_A_write_enable, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
EF1_ram_block1a51_PORT_A_read_enable = Z1L3;
EF1_ram_block1a51_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a51_PORT_A_read_enable, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
EF1_ram_block1a51_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a51_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a51_PORT_A_byte_mask, EF1_ram_block1a51_clock_0, , , EF1_ram_block1a51_clock_enable_0);
EF1_ram_block1a51_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a51_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a51_PORT_A_data_out = MEMORY(EF1_ram_block1a51_PORT_A_data_in_reg, , EF1_ram_block1a51_PORT_A_address_reg, , EF1_ram_block1a51_PORT_A_write_enable_reg, EF1_ram_block1a51_PORT_A_read_enable_reg, , , EF1_ram_block1a51_PORT_A_byte_mask_reg, , EF1_ram_block1a51_clock_0, , EF1_ram_block1a51_clock_enable_0, , , , , );
EF1_ram_block1a51 = EF1_ram_block1a51_PORT_A_data_out[0];


--EF1_ram_block1a19 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a19 at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a19_PORT_A_data_in = WC2L49;
EF1_ram_block1a19_PORT_A_data_in_reg = DFFE(EF1_ram_block1a19_PORT_A_data_in, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
EF1_ram_block1a19_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a19_PORT_A_address_reg = DFFE(EF1_ram_block1a19_PORT_A_address, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
EF1_ram_block1a19_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a19_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a19_PORT_A_write_enable, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
EF1_ram_block1a19_PORT_A_read_enable = Z1L3;
EF1_ram_block1a19_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a19_PORT_A_read_enable, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
EF1_ram_block1a19_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a19_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a19_PORT_A_byte_mask, EF1_ram_block1a19_clock_0, , , EF1_ram_block1a19_clock_enable_0);
EF1_ram_block1a19_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a19_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a19_PORT_A_data_out = MEMORY(EF1_ram_block1a19_PORT_A_data_in_reg, , EF1_ram_block1a19_PORT_A_address_reg, , EF1_ram_block1a19_PORT_A_write_enable_reg, EF1_ram_block1a19_PORT_A_read_enable_reg, , , EF1_ram_block1a19_PORT_A_byte_mask_reg, , EF1_ram_block1a19_clock_0, , EF1_ram_block1a19_clock_enable_0, , , , , );
EF1_ram_block1a19 = EF1_ram_block1a19_PORT_A_data_out[0];


--EF1_ram_block1a50 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a50 at M10K_X41_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a50_PORT_A_data_in = WC2L50;
EF1_ram_block1a50_PORT_A_data_in_reg = DFFE(EF1_ram_block1a50_PORT_A_data_in, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
EF1_ram_block1a50_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a50_PORT_A_address_reg = DFFE(EF1_ram_block1a50_PORT_A_address, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
EF1_ram_block1a50_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a50_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a50_PORT_A_write_enable, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
EF1_ram_block1a50_PORT_A_read_enable = Z1L3;
EF1_ram_block1a50_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a50_PORT_A_read_enable, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
EF1_ram_block1a50_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a50_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a50_PORT_A_byte_mask, EF1_ram_block1a50_clock_0, , , EF1_ram_block1a50_clock_enable_0);
EF1_ram_block1a50_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a50_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a50_PORT_A_data_out = MEMORY(EF1_ram_block1a50_PORT_A_data_in_reg, , EF1_ram_block1a50_PORT_A_address_reg, , EF1_ram_block1a50_PORT_A_write_enable_reg, EF1_ram_block1a50_PORT_A_read_enable_reg, , , EF1_ram_block1a50_PORT_A_byte_mask_reg, , EF1_ram_block1a50_clock_0, , EF1_ram_block1a50_clock_enable_0, , , , , );
EF1_ram_block1a50 = EF1_ram_block1a50_PORT_A_data_out[0];


--EF1_ram_block1a18 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a18 at M10K_X38_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a18_PORT_A_data_in = WC2L50;
EF1_ram_block1a18_PORT_A_data_in_reg = DFFE(EF1_ram_block1a18_PORT_A_data_in, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
EF1_ram_block1a18_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a18_PORT_A_address_reg = DFFE(EF1_ram_block1a18_PORT_A_address, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
EF1_ram_block1a18_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a18_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a18_PORT_A_write_enable, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
EF1_ram_block1a18_PORT_A_read_enable = Z1L3;
EF1_ram_block1a18_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a18_PORT_A_read_enable, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
EF1_ram_block1a18_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a18_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a18_PORT_A_byte_mask, EF1_ram_block1a18_clock_0, , , EF1_ram_block1a18_clock_enable_0);
EF1_ram_block1a18_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a18_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a18_PORT_A_data_out = MEMORY(EF1_ram_block1a18_PORT_A_data_in_reg, , EF1_ram_block1a18_PORT_A_address_reg, , EF1_ram_block1a18_PORT_A_write_enable_reg, EF1_ram_block1a18_PORT_A_read_enable_reg, , , EF1_ram_block1a18_PORT_A_byte_mask_reg, , EF1_ram_block1a18_clock_0, , EF1_ram_block1a18_clock_enable_0, , , , , );
EF1_ram_block1a18 = EF1_ram_block1a18_PORT_A_data_out[0];


--EF1_ram_block1a52 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a52 at M10K_X38_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a52_PORT_A_data_in = WC2L51;
EF1_ram_block1a52_PORT_A_data_in_reg = DFFE(EF1_ram_block1a52_PORT_A_data_in, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
EF1_ram_block1a52_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a52_PORT_A_address_reg = DFFE(EF1_ram_block1a52_PORT_A_address, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
EF1_ram_block1a52_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a52_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a52_PORT_A_write_enable, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
EF1_ram_block1a52_PORT_A_read_enable = Z1L3;
EF1_ram_block1a52_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a52_PORT_A_read_enable, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
EF1_ram_block1a52_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a52_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a52_PORT_A_byte_mask, EF1_ram_block1a52_clock_0, , , EF1_ram_block1a52_clock_enable_0);
EF1_ram_block1a52_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a52_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a52_PORT_A_data_out = MEMORY(EF1_ram_block1a52_PORT_A_data_in_reg, , EF1_ram_block1a52_PORT_A_address_reg, , EF1_ram_block1a52_PORT_A_write_enable_reg, EF1_ram_block1a52_PORT_A_read_enable_reg, , , EF1_ram_block1a52_PORT_A_byte_mask_reg, , EF1_ram_block1a52_clock_0, , EF1_ram_block1a52_clock_enable_0, , , , , );
EF1_ram_block1a52 = EF1_ram_block1a52_PORT_A_data_out[0];


--EF1_ram_block1a20 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a20 at M10K_X38_Y15_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a20_PORT_A_data_in = WC2L51;
EF1_ram_block1a20_PORT_A_data_in_reg = DFFE(EF1_ram_block1a20_PORT_A_data_in, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
EF1_ram_block1a20_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a20_PORT_A_address_reg = DFFE(EF1_ram_block1a20_PORT_A_address, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
EF1_ram_block1a20_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a20_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a20_PORT_A_write_enable, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
EF1_ram_block1a20_PORT_A_read_enable = Z1L3;
EF1_ram_block1a20_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a20_PORT_A_read_enable, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
EF1_ram_block1a20_PORT_A_byte_mask = WC2_src_data[34];
EF1_ram_block1a20_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a20_PORT_A_byte_mask, EF1_ram_block1a20_clock_0, , , EF1_ram_block1a20_clock_enable_0);
EF1_ram_block1a20_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a20_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a20_PORT_A_data_out = MEMORY(EF1_ram_block1a20_PORT_A_data_in_reg, , EF1_ram_block1a20_PORT_A_address_reg, , EF1_ram_block1a20_PORT_A_write_enable_reg, EF1_ram_block1a20_PORT_A_read_enable_reg, , , EF1_ram_block1a20_PORT_A_byte_mask_reg, , EF1_ram_block1a20_clock_0, , EF1_ram_block1a20_clock_enable_0, , , , , );
EF1_ram_block1a20 = EF1_ram_block1a20_PORT_A_data_out[0];


--EF1_ram_block1a39 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a39 at M10K_X41_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a39_PORT_A_data_in = WC2L52;
EF1_ram_block1a39_PORT_A_data_in_reg = DFFE(EF1_ram_block1a39_PORT_A_data_in, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
EF1_ram_block1a39_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a39_PORT_A_address_reg = DFFE(EF1_ram_block1a39_PORT_A_address, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
EF1_ram_block1a39_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a39_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a39_PORT_A_write_enable, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
EF1_ram_block1a39_PORT_A_read_enable = Z1L3;
EF1_ram_block1a39_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a39_PORT_A_read_enable, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
EF1_ram_block1a39_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a39_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a39_PORT_A_byte_mask, EF1_ram_block1a39_clock_0, , , EF1_ram_block1a39_clock_enable_0);
EF1_ram_block1a39_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a39_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a39_PORT_A_data_out = MEMORY(EF1_ram_block1a39_PORT_A_data_in_reg, , EF1_ram_block1a39_PORT_A_address_reg, , EF1_ram_block1a39_PORT_A_write_enable_reg, EF1_ram_block1a39_PORT_A_read_enable_reg, , , EF1_ram_block1a39_PORT_A_byte_mask_reg, , EF1_ram_block1a39_clock_0, , EF1_ram_block1a39_clock_enable_0, , , , , );
EF1_ram_block1a39 = EF1_ram_block1a39_PORT_A_data_out[0];


--EF1_ram_block1a7 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a7 at M10K_X41_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a7_PORT_A_data_in = WC2L52;
EF1_ram_block1a7_PORT_A_data_in_reg = DFFE(EF1_ram_block1a7_PORT_A_data_in, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
EF1_ram_block1a7_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a7_PORT_A_address_reg = DFFE(EF1_ram_block1a7_PORT_A_address, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
EF1_ram_block1a7_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a7_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a7_PORT_A_write_enable, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
EF1_ram_block1a7_PORT_A_read_enable = Z1L3;
EF1_ram_block1a7_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a7_PORT_A_read_enable, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
EF1_ram_block1a7_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a7_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a7_PORT_A_byte_mask, EF1_ram_block1a7_clock_0, , , EF1_ram_block1a7_clock_enable_0);
EF1_ram_block1a7_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a7_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a7_PORT_A_data_out = MEMORY(EF1_ram_block1a7_PORT_A_data_in_reg, , EF1_ram_block1a7_PORT_A_address_reg, , EF1_ram_block1a7_PORT_A_write_enable_reg, EF1_ram_block1a7_PORT_A_read_enable_reg, , , EF1_ram_block1a7_PORT_A_byte_mask_reg, , EF1_ram_block1a7_clock_0, , EF1_ram_block1a7_clock_enable_0, , , , , );
EF1_ram_block1a7 = EF1_ram_block1a7_PORT_A_data_out[0];


--EF1_ram_block1a38 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a38 at M10K_X38_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a38_PORT_A_data_in = WC2L53;
EF1_ram_block1a38_PORT_A_data_in_reg = DFFE(EF1_ram_block1a38_PORT_A_data_in, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
EF1_ram_block1a38_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a38_PORT_A_address_reg = DFFE(EF1_ram_block1a38_PORT_A_address, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
EF1_ram_block1a38_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a38_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a38_PORT_A_write_enable, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
EF1_ram_block1a38_PORT_A_read_enable = Z1L3;
EF1_ram_block1a38_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a38_PORT_A_read_enable, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
EF1_ram_block1a38_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a38_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a38_PORT_A_byte_mask, EF1_ram_block1a38_clock_0, , , EF1_ram_block1a38_clock_enable_0);
EF1_ram_block1a38_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a38_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a38_PORT_A_data_out = MEMORY(EF1_ram_block1a38_PORT_A_data_in_reg, , EF1_ram_block1a38_PORT_A_address_reg, , EF1_ram_block1a38_PORT_A_write_enable_reg, EF1_ram_block1a38_PORT_A_read_enable_reg, , , EF1_ram_block1a38_PORT_A_byte_mask_reg, , EF1_ram_block1a38_clock_0, , EF1_ram_block1a38_clock_enable_0, , , , , );
EF1_ram_block1a38 = EF1_ram_block1a38_PORT_A_data_out[0];


--EF1_ram_block1a6 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a6 at M10K_X41_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a6_PORT_A_data_in = WC2L53;
EF1_ram_block1a6_PORT_A_data_in_reg = DFFE(EF1_ram_block1a6_PORT_A_data_in, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
EF1_ram_block1a6_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a6_PORT_A_address_reg = DFFE(EF1_ram_block1a6_PORT_A_address, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
EF1_ram_block1a6_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a6_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a6_PORT_A_write_enable, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
EF1_ram_block1a6_PORT_A_read_enable = Z1L3;
EF1_ram_block1a6_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a6_PORT_A_read_enable, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
EF1_ram_block1a6_PORT_A_byte_mask = WC2_src_data[32];
EF1_ram_block1a6_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a6_PORT_A_byte_mask, EF1_ram_block1a6_clock_0, , , EF1_ram_block1a6_clock_enable_0);
EF1_ram_block1a6_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a6_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a6_PORT_A_data_out = MEMORY(EF1_ram_block1a6_PORT_A_data_in_reg, , EF1_ram_block1a6_PORT_A_address_reg, , EF1_ram_block1a6_PORT_A_write_enable_reg, EF1_ram_block1a6_PORT_A_read_enable_reg, , , EF1_ram_block1a6_PORT_A_byte_mask_reg, , EF1_ram_block1a6_clock_0, , EF1_ram_block1a6_clock_enable_0, , , , , );
EF1_ram_block1a6 = EF1_ram_block1a6_PORT_A_data_out[0];


--ZD1_F_pc[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X16_Y5_N7
--register power-up is low

ZD1_F_pc[5] = DFFEAS(ZD1L734, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_av_ld_byte0_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X22_Y7_N20
--register power-up is low

ZD1_av_ld_byte0_data[7] = DFFEAS(HD1L51, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[7],  ,  , ZD1L1107);


--ZD1_F_pc[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X16_Y5_N28
--register power-up is low

ZD1_F_pc[6] = DFFEAS(ZD1L735, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X16_Y5_N10
--register power-up is low

ZD1_F_pc[7] = DFFEAS(ZD1L736, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X16_Y5_N2
--register power-up is low

ZD1_F_pc[8] = DFFEAS(ZD1L737, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_d_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X24_Y6_N4
--register power-up is low

ZD1_d_writedata[16] = DFFEAS(ZD1L1151, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[16],  ,  , ZD1L603);


--ZD1_d_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X24_Y6_N43
--register power-up is low

ZD1_d_writedata[17] = DFFEAS(ZD1L1153, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[17],  ,  , ZD1L603);


--ZD1L214 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at LABCELL_X23_Y4_N39
ZD1L214_adder_eqn = ( ZD1_E_alu_sub ) + ( GND ) + ( ZD1L219 );
ZD1L214 = SUM(ZD1L214_adder_eqn);


--ZD1_E_src2[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X23_Y6_N1
--register power-up is low

ZD1_E_src2[29] = DFFEAS(ZD1L846, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1_E_src2[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X23_Y6_N44
--register power-up is low

ZD1_E_src2[28] = DFFEAS(ZD1L845, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1_E_src2[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X23_Y6_N31
--register power-up is low

ZD1_E_src2[27] = DFFEAS(ZD1L844, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--ZD1_E_src2[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X23_Y6_N34
--register power-up is low

ZD1_E_src2[30] = DFFEAS(ZD1L847, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L849,  );


--SE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at MLABCELL_X8_Y5_N54
SE1L2_adder_eqn = ( SE1_MonAReg[10] ) + ( VCC ) + ( SE1L20 );
SE1L2 = SUM(SE1L2_adder_eqn);


--PC8_mem[2][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87] at FF_X29_Y10_N2
--register power-up is low

PC8_mem[2][87] = DFFEAS(PC8L32, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L3, PC8_mem[3][87],  ,  , PC8_mem_used[3]);


--PC8_mem[2][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19] at FF_X29_Y10_N59
--register power-up is low

PC8_mem[2][19] = DFFEAS(PC8L28, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L3, PC8_mem[3][19],  ,  , PC8_mem_used[3]);


--KD8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5 at LABCELL_X27_Y8_N30
KD8L6_adder_eqn = ( (KD8_burst_uncompress_address_offset[0] & ((!NC8L3) # (!PC8_mem_used[0]))) ) + ( !PC8_mem[0][52] ) + ( !VCC );
KD8L6 = SUM(KD8L6_adder_eqn);

--KD8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6 at LABCELL_X27_Y8_N30
KD8L7_adder_eqn = ( (KD8_burst_uncompress_address_offset[0] & ((!NC8L3) # (!PC8_mem_used[0]))) ) + ( !PC8_mem[0][52] ) + ( !VCC );
KD8L7 = CARRY(KD8L7_adder_eqn);


--PC8_mem[2][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88] at FF_X29_Y10_N14
--register power-up is low

PC8_mem[2][88] = DFFEAS(PC8L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L3, PC8_mem[3][88],  ,  , PC8_mem_used[3]);


--YC1_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0] at FF_X25_Y8_N14
--register power-up is low

YC1_data_reg[0] = DFFEAS(YC1L20, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X12_Y10_N4
--register power-up is low

QC3_av_readdata_pre[0] = DFFEAS(QC3L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[0],  ,  , V1_read_0);


--S1_readdata[0] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[0] at FF_X10_Y11_N49
--register power-up is low

S1_readdata[0] = DFFEAS(S1L61, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--T1_readdata[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[0] at FF_X15_Y9_N13
--register power-up is low

T1_readdata[0] = DFFEAS(T1L94, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--ZD1_W_alu_result[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X19_Y5_N10
--register power-up is low

ZD1_W_alu_result[1] = DFFEAS(ZD1L355, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_estatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X19_Y6_N26
--register power-up is low

ZD1_W_estatus_reg = DFFEAS(ZD1L920, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_E_valid_from_R, ZD1L972Q,  ,  , ZD1_R_ctrl_exception);


--ZD1_E_shift_rot_result[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X24_Y4_N34
--register power-up is low

ZD1_E_shift_rot_result[0] = DFFEAS(ZD1L491, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[0],  ,  , ZD1_E_new_inst);


--EE1_q_b[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[0] = EE1_q_b[0]_PORT_B_data_out[0];

--EE1_q_b[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[31] = EE1_q_b[0]_PORT_B_data_out[31];

--EE1_q_b[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[30] = EE1_q_b[0]_PORT_B_data_out[30];

--EE1_q_b[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[29] = EE1_q_b[0]_PORT_B_data_out[29];

--EE1_q_b[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[28] = EE1_q_b[0]_PORT_B_data_out[28];

--EE1_q_b[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[27] = EE1_q_b[0]_PORT_B_data_out[27];

--EE1_q_b[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[26] = EE1_q_b[0]_PORT_B_data_out[26];

--EE1_q_b[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[25] = EE1_q_b[0]_PORT_B_data_out[25];

--EE1_q_b[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[24] = EE1_q_b[0]_PORT_B_data_out[24];

--EE1_q_b[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[23] = EE1_q_b[0]_PORT_B_data_out[23];

--EE1_q_b[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[22] = EE1_q_b[0]_PORT_B_data_out[22];

--EE1_q_b[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[21] = EE1_q_b[0]_PORT_B_data_out[21];

--EE1_q_b[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[20] = EE1_q_b[0]_PORT_B_data_out[20];

--EE1_q_b[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[19] = EE1_q_b[0]_PORT_B_data_out[19];

--EE1_q_b[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[18] = EE1_q_b[0]_PORT_B_data_out[18];

--EE1_q_b[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[17] = EE1_q_b[0]_PORT_B_data_out[17];

--EE1_q_b[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[16] = EE1_q_b[0]_PORT_B_data_out[16];

--EE1_q_b[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[15] = EE1_q_b[0]_PORT_B_data_out[15];

--EE1_q_b[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[14] = EE1_q_b[0]_PORT_B_data_out[14];

--EE1_q_b[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[13] = EE1_q_b[0]_PORT_B_data_out[13];

--EE1_q_b[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[12] = EE1_q_b[0]_PORT_B_data_out[12];

--EE1_q_b[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[11] = EE1_q_b[0]_PORT_B_data_out[11];

--EE1_q_b[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[10] = EE1_q_b[0]_PORT_B_data_out[10];

--EE1_q_b[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[9] = EE1_q_b[0]_PORT_B_data_out[9];

--EE1_q_b[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[8] = EE1_q_b[0]_PORT_B_data_out[8];

--EE1_q_b[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[7] = EE1_q_b[0]_PORT_B_data_out[7];

--EE1_q_b[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[6] = EE1_q_b[0]_PORT_B_data_out[6];

--EE1_q_b[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[5] = EE1_q_b[0]_PORT_B_data_out[5];

--EE1_q_b[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[4] = EE1_q_b[0]_PORT_B_data_out[4];

--EE1_q_b[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[3] = EE1_q_b[0]_PORT_B_data_out[3];

--EE1_q_b[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[2] = EE1_q_b[0]_PORT_B_data_out[2];

--EE1_q_b[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y5_N0
EE1_q_b[0]_PORT_A_data_in = BUS(ZD1L932, ZD1L936, ZD1L937, ZD1L938, ZD1L939, ZD1L940, ZD1L941, ZD1L942, ZD1L943, ZD1L944, ZD1L945, ZD1L946, ZD1L947, ZD1L948, ZD1L949, ZD1L950, ZD1L951, ZD1L952, ZD1L953, ZD1L954, ZD1L955, ZD1L956, ZD1L957, ZD1L958, ZD1L959, ZD1L960, ZD1L961, ZD1L962, ZD1L963, ZD1L964, ZD1L965, ZD1L966, , , , , , , , );
EE1_q_b[0]_PORT_A_data_in_reg = DFFE(EE1_q_b[0]_PORT_A_data_in, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_A_address = BUS(ZD1_R_dst_regnum[0], ZD1_R_dst_regnum[1], ZD1_R_dst_regnum[2], ZD1_R_dst_regnum[3], ZD1_R_dst_regnum[4]);
EE1_q_b[0]_PORT_A_address_reg = DFFE(EE1_q_b[0]_PORT_A_address, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_address = BUS(ZD1_D_iw[27], ZD1_D_iw[28], ZD1_D_iw[29], ZD1_D_iw[30], ZD1_D_iw[31]);
EE1_q_b[0]_PORT_B_address_reg = DFFE(EE1_q_b[0]_PORT_B_address, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_PORT_A_write_enable = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_A_write_enable_reg = DFFE(EE1_q_b[0]_PORT_A_write_enable, EE1_q_b[0]_clock_0, , , );
EE1_q_b[0]_PORT_B_read_enable = VCC;
EE1_q_b[0]_PORT_B_read_enable_reg = DFFE(EE1_q_b[0]_PORT_B_read_enable, EE1_q_b[0]_clock_1, , , );
EE1_q_b[0]_clock_0 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_1 = GLOBAL(LF1L42);
EE1_q_b[0]_clock_enable_0 = ZD1_W_rf_wren;
EE1_q_b[0]_PORT_B_data_out = MEMORY(EE1_q_b[0]_PORT_A_data_in_reg, , EE1_q_b[0]_PORT_A_address_reg, EE1_q_b[0]_PORT_B_address_reg, EE1_q_b[0]_PORT_A_write_enable_reg, , , EE1_q_b[0]_PORT_B_read_enable_reg, , , EE1_q_b[0]_clock_0, EE1_q_b[0]_clock_1, EE1_q_b[0]_clock_enable_0, , , , , );
EE1_q_b[1] = EE1_q_b[0]_PORT_B_data_out[1];


--CE1_readdata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X12_Y5_N37
--register power-up is low

CE1_readdata[4] = DFFEAS(CE1L25, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[4],  ,  , !CE1_address[8]);


--ZD1_F_pc[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X16_Y5_N5
--register power-up is low

ZD1_F_pc[0] = DFFEAS(ZD1L730, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1_F_pc[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X15_Y5_N52
--register power-up is low

ZD1_F_pc[1] = DFFEAS(ZD1L731, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--CE1_readdata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X3_Y5_N28
--register power-up is low

CE1_readdata[2] = DFFEAS(CE1L82, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[2],  ,  , !CE1_address[8]);


--CE1_readdata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X11_Y5_N16
--register power-up is low

CE1_readdata[3] = DFFEAS(CE1L83, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[3],  ,  , !CE1_address[8]);


--ZD1_av_ld_byte0_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X23_Y7_N1
--register power-up is low

ZD1_av_ld_byte0_data[2] = DFFEAS(HD1L57, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[2],  ,  , ZD1L1107);


--BC1_count[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X1_Y3_N22
--register power-up is low

BC1_count[7] = AMPP_FUNCTION(A1L5, BC1L16, !N1_clr_reg, !Q1_state[4], BC1L68);


--VE1_sr[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X1_Y4_N59
--register power-up is low

VE1_sr[4] = DFFEAS(VE1L61, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y4_N52
--register power-up is low

HE1_break_readreg[2] = DFFEAS(HE1L6, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--SE1_MonDReg[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X4_Y5_N5
--register power-up is low

SE1_MonDReg[2] = DFFEAS(SE1L56, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[2],  , SE1L98, !UE1_take_action_ocimem_b);


--SE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at MLABCELL_X8_Y5_N33
SE1L7_adder_eqn = ( SE1_MonAReg[3] ) + ( GND ) + ( SE1L12 );
SE1L7 = SUM(SE1L7_adder_eqn);

--SE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at MLABCELL_X8_Y5_N33
SE1L8_adder_eqn = ( SE1_MonAReg[3] ) + ( GND ) + ( SE1L12 );
SE1L8 = CARRY(SE1L8_adder_eqn);


--SE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at MLABCELL_X8_Y5_N30
SE1L11_adder_eqn = ( SE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SE1L11 = SUM(SE1L11_adder_eqn);

--SE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at MLABCELL_X8_Y5_N30
SE1L12_adder_eqn = ( SE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
SE1L12 = CARRY(SE1L12_adder_eqn);


--SE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at MLABCELL_X8_Y5_N36
SE1L15_adder_eqn = ( SE1_MonAReg[4] ) + ( GND ) + ( SE1L8 );
SE1L15 = SUM(SE1L15_adder_eqn);

--SE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at MLABCELL_X8_Y5_N36
SE1L16_adder_eqn = ( SE1_MonAReg[4] ) + ( GND ) + ( SE1L8 );
SE1L16 = CARRY(SE1L16_adder_eqn);


--SE1_MonAReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X8_Y5_N41
--register power-up is low

SE1_MonAReg[5] = DFFEAS(SE1L23, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[29],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X8_Y5_N43
--register power-up is low

SE1_MonAReg[6] = DFFEAS(SE1L27, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[30],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X8_Y5_N46
--register power-up is low

SE1_MonAReg[7] = DFFEAS(SE1L31, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[31],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X8_Y5_N50
--register power-up is low

SE1_MonAReg[8] = DFFEAS(SE1L35, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[32],  ,  , UE1_take_action_ocimem_a);


--SE1_MonAReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X8_Y5_N53
--register power-up is low

SE1_MonAReg[9] = DFFEAS(SE1L19, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[33],  ,  , UE1_take_action_ocimem_a);


--YC2_data_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0] at FF_X30_Y6_N17
--register power-up is low

YC2_data_reg[0] = DFFEAS(YC2L42, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1] at FF_X29_Y7_N37
--register power-up is low

YC2_data_reg[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[17],  , YC2_use_reg, VCC);


--YC2_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2] at FF_X30_Y6_N35
--register power-up is low

YC2_data_reg[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[18],  , YC2_use_reg, VCC);


--YC2_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3] at FF_X30_Y6_N5
--register power-up is low

YC2_data_reg[3] = DFFEAS(YC2L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4] at FF_X28_Y6_N49
--register power-up is low

YC2_data_reg[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[20],  , YC2_use_reg, VCC);


--YC2_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5] at FF_X29_Y7_N31
--register power-up is low

YC2_data_reg[5] = DFFEAS(YC2L50, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6] at FF_X29_Y5_N1
--register power-up is low

YC2_data_reg[6] = DFFEAS(YC2L52, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7] at FF_X30_Y6_N1
--register power-up is low

YC2_data_reg[7] = DFFEAS(YC2L54, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8] at FF_X29_Y7_N49
--register power-up is low

YC2_data_reg[8] = DFFEAS(YC2L56, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--ZD1_d_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X27_Y6_N29
--register power-up is low

ZD1_d_writedata[8] = DFFEAS(ZD1L1135, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[8],  ,  , ZD1L278);


--YC2_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9] at FF_X28_Y6_N28
--register power-up is low

YC2_data_reg[9] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[25],  , YC2_use_reg, VCC);


--ZD1_d_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X27_Y6_N58
--register power-up is low

ZD1_d_writedata[9] = DFFEAS(ZD1L1137, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[9],  ,  , ZD1L278);


--YC2_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10] at FF_X29_Y5_N55
--register power-up is low

YC2_data_reg[10] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[26],  , YC2_use_reg, VCC);


--ZD1_d_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X27_Y6_N52
--register power-up is low

ZD1_d_writedata[10] = DFFEAS(ZD1L1139, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[10],  ,  , ZD1L278);


--YC2_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11] at FF_X28_Y6_N43
--register power-up is low

YC2_data_reg[11] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[27],  , YC2_use_reg, VCC);


--ZD1_d_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X27_Y6_N10
--register power-up is low

ZD1_d_writedata[11] = DFFEAS(ZD1L1141, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[11],  ,  , ZD1L278);


--YC2_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12] at FF_X29_Y5_N16
--register power-up is low

YC2_data_reg[12] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_d_writedata[28],  , YC2_use_reg, VCC);


--ZD1_d_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X27_Y6_N16
--register power-up is low

ZD1_d_writedata[12] = DFFEAS(ZD1L1143, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[12],  ,  , ZD1L278);


--YC2_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13] at FF_X29_Y7_N46
--register power-up is low

YC2_data_reg[13] = DFFEAS(YC2L62, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--ZD1_d_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X27_Y6_N47
--register power-up is low

ZD1_d_writedata[13] = DFFEAS(ZD1L1145, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[13],  ,  , ZD1L278);


--YC2_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14] at FF_X29_Y7_N25
--register power-up is low

YC2_data_reg[14] = DFFEAS(YC2L64, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--YC2_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15] at FF_X30_Y6_N11
--register power-up is low

YC2_data_reg[15] = DFFEAS(YC2L66, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  , YC2_use_reg,  );


--XB1_shiftreg_data[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[24] at FF_X17_Y11_N25
--register power-up is low

XB1_shiftreg_data[24] = DFFEAS(XB1L74, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--VB1_data_out[25] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[25] at FF_X21_Y10_N26
--register power-up is low

VB1_data_out[25] = DFFEAS(ZB1L5, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[24] at FF_X18_Y11_N11
--register power-up is low

XB1_shiftreg_mask[24] = DFFEAS(XB1L132, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--TB3_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X10_Y8_N6
TB3_counter_comb_bita2_adder_eqn = ( TB3_counter_reg_bit[2] ) + ( !JB1L70 ) + ( TB3L8 );
TB3_counter_comb_bita2 = SUM(TB3_counter_comb_bita2_adder_eqn);

--TB3L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X10_Y8_N6
TB3L12_adder_eqn = ( TB3_counter_reg_bit[2] ) + ( !JB1L70 ) + ( TB3L8 );
TB3L12 = CARRY(TB3L12_adder_eqn);


--TB3_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X10_Y8_N3
TB3_counter_comb_bita1_adder_eqn = ( TB3_counter_reg_bit[1] ) + ( !JB1L70 ) + ( TB3L4 );
TB3_counter_comb_bita1 = SUM(TB3_counter_comb_bita1_adder_eqn);

--TB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X10_Y8_N3
TB3L8_adder_eqn = ( TB3_counter_reg_bit[1] ) + ( !JB1L70 ) + ( TB3L4 );
TB3L8 = CARRY(TB3L8_adder_eqn);


--TB3_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X10_Y8_N0
TB3_counter_comb_bita0_adder_eqn = ( TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB3_counter_comb_bita0 = SUM(TB3_counter_comb_bita0_adder_eqn);

--TB3L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X10_Y8_N0
TB3L4_adder_eqn = ( TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB3L4 = CARRY(TB3L4_adder_eqn);


--TB3_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X10_Y8_N18
TB3_counter_comb_bita6_adder_eqn = ( TB3_counter_reg_bit[6] ) + ( !JB1L70 ) + ( TB3L24 );
TB3_counter_comb_bita6 = SUM(TB3_counter_comb_bita6_adder_eqn);


--TB3_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X10_Y8_N15
TB3_counter_comb_bita5_adder_eqn = ( TB3_counter_reg_bit[5] ) + ( !JB1L70 ) + ( TB3L20 );
TB3_counter_comb_bita5 = SUM(TB3_counter_comb_bita5_adder_eqn);

--TB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X10_Y8_N15
TB3L24_adder_eqn = ( TB3_counter_reg_bit[5] ) + ( !JB1L70 ) + ( TB3L20 );
TB3L24 = CARRY(TB3L24_adder_eqn);


--TB3_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X10_Y8_N12
TB3_counter_comb_bita4_adder_eqn = ( TB3_counter_reg_bit[4] ) + ( !JB1L70 ) + ( TB3L16 );
TB3_counter_comb_bita4 = SUM(TB3_counter_comb_bita4_adder_eqn);

--TB3L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X10_Y8_N12
TB3L20_adder_eqn = ( TB3_counter_reg_bit[4] ) + ( !JB1L70 ) + ( TB3L16 );
TB3L20 = CARRY(TB3L20_adder_eqn);


--TB3_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X10_Y8_N9
TB3_counter_comb_bita3_adder_eqn = ( TB3_counter_reg_bit[3] ) + ( !JB1L70 ) + ( TB3L12 );
TB3_counter_comb_bita3 = SUM(TB3_counter_comb_bita3_adder_eqn);

--TB3L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X10_Y8_N9
TB3L16_adder_eqn = ( TB3_counter_reg_bit[3] ) + ( !JB1L70 ) + ( TB3L12 );
TB3L16 = CARRY(TB3L16_adder_eqn);


--TB4_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X12_Y8_N36
TB4_counter_comb_bita2_adder_eqn = ( TB4_counter_reg_bit[2] ) + ( !JB1L72 ) + ( TB4L8 );
TB4_counter_comb_bita2 = SUM(TB4_counter_comb_bita2_adder_eqn);

--TB4L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X12_Y8_N36
TB4L12_adder_eqn = ( TB4_counter_reg_bit[2] ) + ( !JB1L72 ) + ( TB4L8 );
TB4L12 = CARRY(TB4L12_adder_eqn);


--TB4_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X12_Y8_N33
TB4_counter_comb_bita1_adder_eqn = ( TB4_counter_reg_bit[1] ) + ( !JB1L72 ) + ( TB4L4 );
TB4_counter_comb_bita1 = SUM(TB4_counter_comb_bita1_adder_eqn);

--TB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X12_Y8_N33
TB4L8_adder_eqn = ( TB4_counter_reg_bit[1] ) + ( !JB1L72 ) + ( TB4L4 );
TB4L8 = CARRY(TB4L8_adder_eqn);


--TB4_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X12_Y8_N30
TB4_counter_comb_bita0_adder_eqn = ( TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB4_counter_comb_bita0 = SUM(TB4_counter_comb_bita0_adder_eqn);

--TB4L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X12_Y8_N30
TB4L4_adder_eqn = ( TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB4L4 = CARRY(TB4L4_adder_eqn);


--TB4_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X12_Y8_N48
TB4_counter_comb_bita6_adder_eqn = ( TB4_counter_reg_bit[6] ) + ( !JB1L72 ) + ( TB4L24 );
TB4_counter_comb_bita6 = SUM(TB4_counter_comb_bita6_adder_eqn);


--TB4_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X12_Y8_N45
TB4_counter_comb_bita5_adder_eqn = ( TB4_counter_reg_bit[5] ) + ( !JB1L72 ) + ( TB4L20 );
TB4_counter_comb_bita5 = SUM(TB4_counter_comb_bita5_adder_eqn);

--TB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X12_Y8_N45
TB4L24_adder_eqn = ( TB4_counter_reg_bit[5] ) + ( !JB1L72 ) + ( TB4L20 );
TB4L24 = CARRY(TB4L24_adder_eqn);


--TB4_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X12_Y8_N42
TB4_counter_comb_bita4_adder_eqn = ( TB4_counter_reg_bit[4] ) + ( !JB1L72 ) + ( TB4L16 );
TB4_counter_comb_bita4 = SUM(TB4_counter_comb_bita4_adder_eqn);

--TB4L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X12_Y8_N42
TB4L20_adder_eqn = ( TB4_counter_reg_bit[4] ) + ( !JB1L72 ) + ( TB4L16 );
TB4L20 = CARRY(TB4L20_adder_eqn);


--TB4_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X12_Y8_N39
TB4_counter_comb_bita3_adder_eqn = ( TB4_counter_reg_bit[3] ) + ( !JB1L72 ) + ( TB4L12 );
TB4_counter_comb_bita3 = SUM(TB4_counter_comb_bita3_adder_eqn);

--TB4L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X12_Y8_N39
TB4L16_adder_eqn = ( TB4_counter_reg_bit[3] ) + ( !JB1L72 ) + ( TB4L12 );
TB4L16 = CARRY(TB4L16_adder_eqn);


--JB1_data_out_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[11] at FF_X4_Y8_N5
--register power-up is low

JB1_data_out_shift_reg[11] = DFFEAS(JB1L97, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--YC1_data_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3] at FF_X24_Y8_N50
--register power-up is low

YC1_data_reg[3] = DFFEAS(YC1L21, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X12_Y10_N19
--register power-up is low

QC3_av_readdata_pre[3] = DFFEAS(QC3L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[3],  ,  , V1_read_0);


--S1_readdata[3] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[3] at FF_X10_Y11_N19
--register power-up is low

S1_readdata[3] = DFFEAS(S1L62, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--CE1_readdata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X12_Y5_N31
--register power-up is low

CE1_readdata[11] = DFFEAS(CE1L39, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[11],  ,  , !CE1_address[8]);


--CE1_readdata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X12_Y5_N28
--register power-up is low

CE1_readdata[12] = DFFEAS(CE1L41, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[12],  ,  , !CE1_address[8]);


--CE1_readdata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X9_Y5_N13
--register power-up is low

CE1_readdata[13] = DFFEAS(CE1L43, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[13],  ,  , !CE1_address[8]);


--CE1_readdata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X12_Y5_N41
--register power-up is low

CE1_readdata[14] = DFFEAS(CE1L45, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[14],  ,  , !CE1_address[8]);


--CE1_readdata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X9_Y5_N10
--register power-up is low

CE1_readdata[15] = DFFEAS(CE1L47, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[15],  ,  , !CE1_address[8]);


--CE1_readdata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X12_Y5_N46
--register power-up is low

CE1_readdata[16] = DFFEAS(CE1L49, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[16],  ,  , !CE1_address[8]);


--CE1_readdata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X12_Y5_N52
--register power-up is low

CE1_readdata[5] = DFFEAS(CE1L27, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[5],  ,  , !CE1_address[8]);


--CE1_readdata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X12_Y5_N10
--register power-up is low

CE1_readdata[8] = DFFEAS(CE1L33, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[8],  ,  , !CE1_address[8]);


--YC1_data_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4] at FF_X24_Y8_N34
--register power-up is low

YC1_data_reg[4] = DFFEAS(YC1L22, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X12_Y10_N40
--register power-up is low

QC3_av_readdata_pre[4] = DFFEAS(QC3L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[4],  ,  , V1_read_0);


--S1_readdata[4] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[4] at FF_X12_Y11_N37
--register power-up is low

S1_readdata[4] = DFFEAS(S1L63, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--EF1_ram_block1a63 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a63 at M10K_X41_Y1_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a63_PORT_A_data_in = WC2L54;
EF1_ram_block1a63_PORT_A_data_in_reg = DFFE(EF1_ram_block1a63_PORT_A_data_in, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
EF1_ram_block1a63_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a63_PORT_A_address_reg = DFFE(EF1_ram_block1a63_PORT_A_address, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
EF1_ram_block1a63_PORT_A_write_enable = FF1_eq_node[1];
EF1_ram_block1a63_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a63_PORT_A_write_enable, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
EF1_ram_block1a63_PORT_A_read_enable = Z1L3;
EF1_ram_block1a63_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a63_PORT_A_read_enable, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
EF1_ram_block1a63_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a63_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a63_PORT_A_byte_mask, EF1_ram_block1a63_clock_0, , , EF1_ram_block1a63_clock_enable_0);
EF1_ram_block1a63_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a63_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a63_PORT_A_data_out = MEMORY(EF1_ram_block1a63_PORT_A_data_in_reg, , EF1_ram_block1a63_PORT_A_address_reg, , EF1_ram_block1a63_PORT_A_write_enable_reg, EF1_ram_block1a63_PORT_A_read_enable_reg, , , EF1_ram_block1a63_PORT_A_byte_mask_reg, , EF1_ram_block1a63_clock_0, , EF1_ram_block1a63_clock_enable_0, , , , , );
EF1_ram_block1a63 = EF1_ram_block1a63_PORT_A_data_out[0];


--EF1_ram_block1a31 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|ram_block1a31 at M10K_X49_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 8192, Port A Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
EF1_ram_block1a31_PORT_A_data_in = WC2L54;
EF1_ram_block1a31_PORT_A_data_in_reg = DFFE(EF1_ram_block1a31_PORT_A_data_in, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
EF1_ram_block1a31_PORT_A_address = BUS(WC2_src_data[38], WC2_src_data[39], WC2_src_data[40], WC2_src_data[41], WC2_src_data[42], WC2_src_data[43], WC2_src_data[44], WC2_src_data[45], WC2_src_data[46], WC2_src_data[47], WC2_src_data[48], WC2_src_data[49], WC2_src_data[50]);
EF1_ram_block1a31_PORT_A_address_reg = DFFE(EF1_ram_block1a31_PORT_A_address, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
EF1_ram_block1a31_PORT_A_write_enable = FF1_eq_node[0];
EF1_ram_block1a31_PORT_A_write_enable_reg = DFFE(EF1_ram_block1a31_PORT_A_write_enable, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
EF1_ram_block1a31_PORT_A_read_enable = Z1L3;
EF1_ram_block1a31_PORT_A_read_enable_reg = DFFE(EF1_ram_block1a31_PORT_A_read_enable, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
EF1_ram_block1a31_PORT_A_byte_mask = WC2_src_data[35];
EF1_ram_block1a31_PORT_A_byte_mask_reg = DFFE(EF1_ram_block1a31_PORT_A_byte_mask, EF1_ram_block1a31_clock_0, , , EF1_ram_block1a31_clock_enable_0);
EF1_ram_block1a31_clock_0 = GLOBAL(LF1L42);
EF1_ram_block1a31_clock_enable_0 = !CB1_r_early_rst;
EF1_ram_block1a31_PORT_A_data_out = MEMORY(EF1_ram_block1a31_PORT_A_data_in_reg, , EF1_ram_block1a31_PORT_A_address_reg, , EF1_ram_block1a31_PORT_A_write_enable_reg, EF1_ram_block1a31_PORT_A_read_enable_reg, , , EF1_ram_block1a31_PORT_A_byte_mask_reg, , EF1_ram_block1a31_clock_0, , EF1_ram_block1a31_clock_enable_0, , , , , );
EF1_ram_block1a31 = EF1_ram_block1a31_PORT_A_data_out[0];


--CE1_readdata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X12_Y5_N49
--register power-up is low

CE1_readdata[10] = DFFEAS(CE1L37, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[10],  ,  , !CE1_address[8]);


--YC1_data_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6] at FF_X18_Y8_N5
--register power-up is low

YC1_data_reg[6] = DFFEAS(YC1L23, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X12_Y10_N10
--register power-up is low

QC3_av_readdata_pre[6] = DFFEAS(QC3L15, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[6],  ,  , V1_read_0);


--S1_readdata[6] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[6] at FF_X12_Y11_N34
--register power-up is low

S1_readdata[6] = DFFEAS(S1L64, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--YC1_data_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5] at FF_X18_Y8_N10
--register power-up is low

YC1_data_reg[5] = DFFEAS(YC1L24, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X12_Y10_N25
--register power-up is low

QC3_av_readdata_pre[5] = DFFEAS(QC3L13, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[5],  ,  , V1_read_0);


--S1_readdata[5] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[5] at FF_X12_Y11_N28
--register power-up is low

S1_readdata[5] = DFFEAS(S1L65, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--CE1_readdata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X12_Y5_N13
--register power-up is low

CE1_readdata[9] = DFFEAS(CE1L35, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[9],  ,  , !CE1_address[8]);


--CE1_readdata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X10_Y5_N16
--register power-up is low

CE1_readdata[24] = DFFEAS(CE1L65, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[24],  ,  , !CE1_address[8]);


--S1_readdata[20] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[20] at FF_X17_Y7_N26
--register power-up is low

S1_readdata[20] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[4],  , S1L58, VCC);


--QC3_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X10_Y7_N14
--register power-up is low

QC3_av_readdata_pre[20] = DFFEAS(V1L30, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[4],  ,  , V1_read_0);


--ZD1_av_ld_byte3_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X22_Y8_N1
--register power-up is low

ZD1_av_ld_byte3_data[4] = DFFEAS(HD1L59, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--CE1_readdata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X10_Y5_N55
--register power-up is low

CE1_readdata[21] = DFFEAS(CE1L59, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[21],  ,  , !CE1_address[8]);


--ZD1_d_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X24_Y6_N40
--register power-up is low

ZD1_d_writedata[21] = DFFEAS(ZD1L1161, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[21],  ,  , ZD1L603);


--CE1_readdata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X9_Y5_N16
--register power-up is low

CE1_readdata[29] = DFFEAS(CE1L75, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[29],  ,  , !CE1_address[8]);


--S1_readdata[25] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[25] at FF_X15_Y8_N53
--register power-up is low

S1_readdata[25] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[1],  , S1L58, VCC);


--S1_readdata[21] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[21] at FF_X17_Y7_N59
--register power-up is low

S1_readdata[21] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[5],  , S1L58, VCC);


--QC3_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X10_Y7_N16
--register power-up is low

QC3_av_readdata_pre[21] = DFFEAS(V1L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[5],  ,  , V1_read_0);


--ZD1_av_ld_byte3_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X22_Y8_N19
--register power-up is low

ZD1_av_ld_byte3_data[5] = DFFEAS(HD1L60, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--CE1_readdata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X12_Y5_N19
--register power-up is low

CE1_readdata[25] = DFFEAS(CE1L67, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[25],  ,  , !CE1_address[8]);


--S1_readdata[18] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[18] at FF_X13_Y8_N2
--register power-up is low

S1_readdata[18] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[2],  , S1L58, VCC);


--QC3_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X10_Y7_N7
--register power-up is low

QC3_av_readdata_pre[18] = DFFEAS(V1L38, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[2],  ,  , V1_read_0);


--CE1_readdata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X12_Y5_N1
--register power-up is low

CE1_readdata[22] = DFFEAS(CE1L61, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[22],  ,  , !CE1_address[8]);


--ZD1_d_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X24_Y6_N58
--register power-up is low

ZD1_d_writedata[22] = DFFEAS(ZD1L1163, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[22],  ,  , ZD1L603);


--S1_readdata[19] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[19] at FF_X17_Y7_N5
--register power-up is low

S1_readdata[19] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[3],  , S1L58, VCC);


--QC3_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X10_Y7_N10
--register power-up is low

QC3_av_readdata_pre[19] = DFFEAS(V1L42, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[3],  ,  , V1_read_0);


--ZD1_av_ld_byte3_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X22_Y8_N37
--register power-up is low

ZD1_av_ld_byte3_data[3] = DFFEAS(HD1L62, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--CE1_readdata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X10_Y5_N52
--register power-up is low

CE1_readdata[23] = DFFEAS(CE1L63, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[23],  ,  , !CE1_address[8]);


--ZD1_d_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X24_Y6_N25
--register power-up is low

ZD1_d_writedata[23] = DFFEAS(ZD1L1165, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[23],  ,  , ZD1L603);


--S1_readdata[22] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[22] at FF_X16_Y8_N50
--register power-up is low

S1_readdata[22] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[6],  , S1L58, VCC);


--QC3_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X10_Y7_N19
--register power-up is low

QC3_av_readdata_pre[22] = DFFEAS(V1L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , JC2_b_full,  ,  , V1_read_0);


--ZD1_av_ld_byte3_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X23_Y8_N56
--register power-up is low

ZD1_av_ld_byte3_data[6] = DFFEAS(HD1L63, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--CE1_readdata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X9_Y5_N49
--register power-up is low

CE1_readdata[26] = DFFEAS(CE1L69, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[26],  ,  , !CE1_address[8]);


--S1_readdata[23] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[23] at FF_X15_Y8_N20
--register power-up is low

S1_readdata[23] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[7],  , S1L58, VCC);


--ZD1_av_ld_byte3_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X22_Y8_N56
--register power-up is low

ZD1_av_ld_byte3_data[7] = DFFEAS(HD1L65, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--CE1_readdata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X10_Y5_N43
--register power-up is low

CE1_readdata[27] = DFFEAS(CE1L71, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[27],  ,  , !CE1_address[8]);


--ZD1_E_shift_rot_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X24_Y4_N26
--register power-up is low

ZD1_E_shift_rot_result[29] = DFFEAS(ZD1L520, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[29],  ,  , ZD1_E_new_inst);


--CE1_readdata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X9_Y5_N34
--register power-up is low

CE1_readdata[30] = DFFEAS(CE1L77, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[30],  ,  , !CE1_address[8]);


--S1_readdata[26] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[26] at FF_X15_Y8_N14
--register power-up is low

S1_readdata[26] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[2],  , S1L58, VCC);


--S1_readdata[24] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[24] at FF_X15_Y8_N17
--register power-up is low

S1_readdata[24] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[0],  , S1L58, VCC);


--CE1_readdata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X12_Y5_N55
--register power-up is low

CE1_readdata[28] = DFFEAS(CE1L73, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[28],  ,  , !CE1_address[8]);


--CE1_readdata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X12_Y5_N25
--register power-up is low

CE1_readdata[17] = DFFEAS(CE1L51, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[17],  ,  , !CE1_address[8]);


--YC1_data_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13] at FF_X24_Y8_N40
--register power-up is low

YC1_data_reg[13] = DFFEAS(YC1L25, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[13] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[13] at FF_X13_Y9_N26
--register power-up is low

S1_readdata[13] = DFFEAS(S1L66, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--CE1_readdata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X9_Y5_N31
--register power-up is low

CE1_readdata[19] = DFFEAS(CE1L55, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[19],  ,  , !CE1_address[8]);


--ZD1_d_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X24_Y6_N28
--register power-up is low

ZD1_d_writedata[19] = DFFEAS(ZD1L1157, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[19],  ,  , ZD1L603);


--CE1_readdata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X12_Y5_N34
--register power-up is low

CE1_readdata[18] = DFFEAS(CE1L53, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[18],  ,  , !CE1_address[8]);


--ZD1_d_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X24_Y6_N31
--register power-up is low

ZD1_d_writedata[18] = DFFEAS(ZD1L1155, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[18],  ,  , ZD1L603);


--YC1_data_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14] at FF_X24_Y8_N58
--register power-up is low

YC1_data_reg[14] = DFFEAS(YC1L26, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[14] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[14] at FF_X12_Y11_N43
--register power-up is low

S1_readdata[14] = DFFEAS(S1L67, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--CE1_readdata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X10_Y5_N25
--register power-up is low

CE1_readdata[20] = DFFEAS(CE1L57, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[20],  ,  , !CE1_address[8]);


--ZD1_d_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X24_Y6_N16
--register power-up is low

ZD1_d_writedata[20] = DFFEAS(ZD1L1159, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[20],  ,  , ZD1L603);


--YC1_data_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15] at FF_X24_Y8_N2
--register power-up is low

YC1_data_reg[15] = DFFEAS(YC1L27, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[15] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15] at FF_X12_Y11_N13
--register power-up is low

S1_readdata[15] = DFFEAS(S1L68, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--QC3_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X10_Y7_N4
--register power-up is low

QC3_av_readdata_pre[17] = DFFEAS(V1L50, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[1],  ,  , V1_read_0);


--S1_readdata[17] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[17] at FF_X17_Y7_N8
--register power-up is low

S1_readdata[17] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[1],  , S1L58, VCC);


--T1_readdata[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[17] at FF_X17_Y10_N49
--register power-up is low

T1_readdata[17] = DFFEAS(T1L99, GLOBAL(LF1L42),  ,  , T1L87,  ,  , T1_internal_reset,  );


--CE1_readdata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X12_Y5_N58
--register power-up is low

CE1_readdata[7] = DFFEAS(CE1L31, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[7],  ,  , !CE1_address[8]);


--CE1_readdata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X9_Y5_N52
--register power-up is low

CE1_readdata[6] = DFFEAS(CE1L29, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[6],  ,  , !CE1_address[8]);


--QC3_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X10_Y7_N2
--register power-up is low

QC3_av_readdata_pre[16] = DFFEAS(V1L54, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , MC2_counter_reg_bit[0],  ,  , V1_read_0);


--S1_readdata[16] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[16] at FF_X13_Y8_N11
--register power-up is low

S1_readdata[16] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_right_channel_fifo_write_space[0],  , S1L58, VCC);


--T1_readdata[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[16] at FF_X17_Y10_N53
--register power-up is low

T1_readdata[16] = DFFEAS(T1L100, GLOBAL(LF1L42),  ,  , T1L87,  ,  , T1_internal_reset,  );


--YC1_data_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7] at FF_X24_Y8_N4
--register power-up is low

YC1_data_reg[7] = DFFEAS(YC1L28, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X12_Y10_N28
--register power-up is low

QC3_av_readdata_pre[7] = DFFEAS(QC3L17, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[7],  ,  , V1_read_0);


--S1_readdata[7] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[7] at FF_X12_Y11_N40
--register power-up is low

S1_readdata[7] = DFFEAS(S1L69, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--YC1_data_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8] at FF_X24_Y8_N23
--register power-up is low

YC1_data_reg[8] = DFFEAS(YC1L29, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[8] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[8] at FF_X10_Y11_N25
--register power-up is low

S1_readdata[8] = DFFEAS(S1L70, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--T1_readdata[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[8] at FF_X15_Y10_N1
--register power-up is low

T1_readdata[8] = DFFEAS(T1L110, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--YC1_data_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9] at FF_X24_Y8_N16
--register power-up is low

YC1_data_reg[9] = DFFEAS(YC1L30, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[9] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[9] at FF_X10_Y11_N55
--register power-up is low

S1_readdata[9] = DFFEAS(S1L71, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--YC1_data_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10] at FF_X24_Y8_N10
--register power-up is low

YC1_data_reg[10] = DFFEAS(YC1L31, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[10] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[10] at FF_X12_Y11_N19
--register power-up is low

S1_readdata[10] = DFFEAS(S1L72, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--YC1_data_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11] at FF_X18_Y8_N41
--register power-up is low

YC1_data_reg[11] = DFFEAS(YC1L32, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[11] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[11] at FF_X12_Y11_N52
--register power-up is low

S1_readdata[11] = DFFEAS(S1L73, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--YC1_data_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12] at FF_X24_Y8_N26
--register power-up is low

YC1_data_reg[12] = DFFEAS(YC1L33, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--S1_readdata[12] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[12] at FF_X12_Y11_N55
--register power-up is low

S1_readdata[12] = DFFEAS(S1L74, GLOBAL(LF1L42),  ,  , S1L28,  ,  , S1L43,  );


--T1_s_serial_transfer.STATE_2_WRITE_TRANSFER is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER at FF_X15_Y10_N35
--register power-up is low

T1_s_serial_transfer.STATE_2_WRITE_TRANSFER = DFFEAS(T1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--ZD1L218 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at LABCELL_X23_Y4_N36
ZD1L218_adder_eqn = ( !ZD1_E_invert_arith_src_msb $ (!ZD1_E_alu_sub $ (ZD1_E_src2[31])) ) + ( !ZD1_E_invert_arith_src_msb $ (!ZD1_E_src1[31]) ) + ( ZD1L223 );
ZD1L218 = SUM(ZD1L218_adder_eqn);

--ZD1L219 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at LABCELL_X23_Y4_N36
ZD1L219_adder_eqn = ( !ZD1_E_invert_arith_src_msb $ (!ZD1_E_alu_sub $ (ZD1_E_src2[31])) ) + ( !ZD1_E_invert_arith_src_msb $ (!ZD1_E_src1[31]) ) + ( ZD1L223 );
ZD1L219 = CARRY(ZD1L219_adder_eqn);


--VE1_sr[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X3_Y4_N26
--register power-up is low

VE1_sr[17] = DFFEAS(VE1L66, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--SE1_MonAReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X8_Y5_N26
--register power-up is low

SE1_MonAReg[10] = DFFEAS(SE1L3, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[17],  ,  , UE1_take_action_ocimem_a);


--SE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at MLABCELL_X8_Y5_N51
SE1L19_adder_eqn = ( SE1_MonAReg[9] ) + ( GND ) + ( SE1L36 );
SE1L19 = SUM(SE1L19_adder_eqn);

--SE1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at MLABCELL_X8_Y5_N51
SE1L20_adder_eqn = ( SE1_MonAReg[9] ) + ( GND ) + ( SE1L36 );
SE1L20 = CARRY(SE1L20_adder_eqn);


--PC8_mem[3][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87] at FF_X30_Y10_N17
--register power-up is low

PC8_mem[3][87] = DFFEAS(PC8L41, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L4, PC8_mem[4][87],  ,  , PC8_mem_used[4]);


--PC8_mem[3][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19] at FF_X30_Y10_N20
--register power-up is low

PC8_mem[3][19] = DFFEAS(PC8L37, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L4, PC8_mem[4][19],  ,  , PC8_mem_used[4]);


--KD8_burst_uncompress_address_offset[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] at FF_X27_Y8_N32
--register power-up is low

KD8_burst_uncompress_address_offset[0] = DFFEAS(KD8L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8L2, A1L360,  ,  , !PC8_mem[0][52]);


--PC8_mem[3][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88] at FF_X30_Y10_N38
--register power-up is low

PC8_mem[3][88] = DFFEAS(PC8L43, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L4, PC8_mem[4][88],  ,  , PC8_mem_used[4]);


--PC9_out_payload[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 40, Port B Depth: 8, Port B Width: 40
--Port A Logical Depth: 8, Port A Logical Width: 16, Port B Logical Depth: 8, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[0] = PC9_out_payload[0]_PORT_B_data_out_reg[0];

--PC9_out_payload[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[15] = PC9_out_payload[0]_PORT_B_data_out_reg[15];

--PC9_out_payload[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[14] = PC9_out_payload[0]_PORT_B_data_out_reg[14];

--PC9_out_payload[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[13] = PC9_out_payload[0]_PORT_B_data_out_reg[13];

--PC9_out_payload[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[12] = PC9_out_payload[0]_PORT_B_data_out_reg[12];

--PC9_out_payload[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[11] = PC9_out_payload[0]_PORT_B_data_out_reg[11];

--PC9_out_payload[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[10] = PC9_out_payload[0]_PORT_B_data_out_reg[10];

--PC9_out_payload[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[9] = PC9_out_payload[0]_PORT_B_data_out_reg[9];

--PC9_out_payload[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[8] = PC9_out_payload[0]_PORT_B_data_out_reg[8];

--PC9_out_payload[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[7] = PC9_out_payload[0]_PORT_B_data_out_reg[7];

--PC9_out_payload[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[6] = PC9_out_payload[0]_PORT_B_data_out_reg[6];

--PC9_out_payload[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[5] = PC9_out_payload[0]_PORT_B_data_out_reg[5];

--PC9_out_payload[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[4] = PC9_out_payload[0]_PORT_B_data_out_reg[4];

--PC9_out_payload[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[3] = PC9_out_payload[0]_PORT_B_data_out_reg[3];

--PC9_out_payload[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[2] = PC9_out_payload[0]_PORT_B_data_out_reg[2];

--PC9_out_payload[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1] at M10K_X26_Y8_N0
PC9_out_payload[0]_PORT_A_data_in = BUS(X1_za_data[0], X1_za_data[1], X1_za_data[2], X1_za_data[3], X1_za_data[4], X1_za_data[5], X1_za_data[6], X1_za_data[7], X1_za_data[8], X1_za_data[9], X1_za_data[10], X1_za_data[11], X1_za_data[12], X1_za_data[13], X1_za_data[14], X1_za_data[15], , , , , , , , , , , , , , , , , , , , , , , , );
PC9_out_payload[0]_PORT_A_data_in_reg = DFFE(PC9_out_payload[0]_PORT_A_data_in, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_address = BUS(PC9_wr_ptr[0], PC9_wr_ptr[1], PC9_wr_ptr[2]);
PC9_out_payload[0]_PORT_A_address_reg = DFFE(PC9_out_payload[0]_PORT_A_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_address = BUS(PC9L11, PC9L12, PC9L13);
PC9_out_payload[0]_PORT_B_address_reg = DFFE(PC9_out_payload[0]_PORT_B_address, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_A_write_enable = PC9_write;
PC9_out_payload[0]_PORT_A_write_enable_reg = DFFE(PC9_out_payload[0]_PORT_A_write_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_PORT_B_read_enable = VCC;
PC9_out_payload[0]_PORT_B_read_enable_reg = DFFE(PC9_out_payload[0]_PORT_B_read_enable, PC9_out_payload[0]_clock_0, , , );
PC9_out_payload[0]_clock_0 = GLOBAL(LF1L42);
PC9_out_payload[0]_clock_enable_0 = PC9_internal_out_ready;
PC9_out_payload[0]_clear_0 = CB1_r_sync_rst;
PC9_out_payload[0]_PORT_B_data_out = MEMORY(PC9_out_payload[0]_PORT_A_data_in_reg, , PC9_out_payload[0]_PORT_A_address_reg, PC9_out_payload[0]_PORT_B_address_reg, PC9_out_payload[0]_PORT_A_write_enable_reg, , , PC9_out_payload[0]_PORT_B_read_enable_reg, , , PC9_out_payload[0]_clock_0, , PC9_out_payload[0]_clock_enable_0, , , , PC9_out_payload[0]_clear_0, );
PC9_out_payload[0]_PORT_B_data_out_reg = DFFE(PC9_out_payload[0]_PORT_B_data_out, PC9_out_payload[0]_clock_0, PC9_out_payload[0]_clear_0, , PC9_out_payload[0]_clock_enable_0);
PC9_out_payload[1] = PC9_out_payload[0]_PORT_B_data_out_reg[1];


--KC2_q_b[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[0] = KC2_q_b[0]_PORT_B_data_out[0];

--KC2_q_b[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[7] = KC2_q_b[0]_PORT_B_data_out[7];

--KC2_q_b[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[6] = KC2_q_b[0]_PORT_B_data_out[6];

--KC2_q_b[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[5] = KC2_q_b[0]_PORT_B_data_out[5];

--KC2_q_b[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[4] = KC2_q_b[0]_PORT_B_data_out[4];

--KC2_q_b[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[3] = KC2_q_b[0]_PORT_B_data_out[3];

--KC2_q_b[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[2] = KC2_q_b[0]_PORT_B_data_out[2];

--KC2_q_b[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y6_N0
KC2_q_b[0]_PORT_A_data_in = BUS(BC1_wdata[0], BC1_wdata[1], BC1_wdata[2], BC1_wdata[3], BC1_wdata[4], BC1_wdata[5], BC1_wdata[6], BC1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
KC2_q_b[0]_PORT_A_data_in_reg = DFFE(KC2_q_b[0]_PORT_A_data_in, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_A_address = BUS(LC4_counter_reg_bit[0], LC4_counter_reg_bit[1], LC4_counter_reg_bit[2], LC4_counter_reg_bit[3], LC4_counter_reg_bit[4], LC4_counter_reg_bit[5]);
KC2_q_b[0]_PORT_A_address_reg = DFFE(KC2_q_b[0]_PORT_A_address, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_address = BUS(LC3_counter_reg_bit[0], LC3_counter_reg_bit[1], LC3_counter_reg_bit[2], LC3_counter_reg_bit[3], LC3_counter_reg_bit[4], LC3_counter_reg_bit[5]);
KC2_q_b[0]_PORT_B_address_reg = DFFE(KC2_q_b[0]_PORT_B_address, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_PORT_A_write_enable = V1_wr_rfifo;
KC2_q_b[0]_PORT_A_write_enable_reg = DFFE(KC2_q_b[0]_PORT_A_write_enable, KC2_q_b[0]_clock_0, , , );
KC2_q_b[0]_PORT_B_read_enable = VCC;
KC2_q_b[0]_PORT_B_read_enable_reg = DFFE(KC2_q_b[0]_PORT_B_read_enable, KC2_q_b[0]_clock_1, , , KC2_q_b[0]_clock_enable_1);
KC2_q_b[0]_clock_0 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_1 = GLOBAL(LF1L42);
KC2_q_b[0]_clock_enable_0 = V1_wr_rfifo;
KC2_q_b[0]_clock_enable_1 = V1L88;
KC2_q_b[0]_PORT_B_data_out = MEMORY(KC2_q_b[0]_PORT_A_data_in_reg, , KC2_q_b[0]_PORT_A_address_reg, KC2_q_b[0]_PORT_B_address_reg, KC2_q_b[0]_PORT_A_write_enable_reg, , , KC2_q_b[0]_PORT_B_read_enable_reg, , , KC2_q_b[0]_clock_0, KC2_q_b[0]_clock_1, KC2_q_b[0]_clock_enable_0, KC2_q_b[0]_clock_enable_1, , , , );
KC2_q_b[1] = KC2_q_b[0]_PORT_B_data_out[1];


--RB2_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[0] = RB2_q_b[0]_PORT_B_data_out[0];

--RB2_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[15] = RB2_q_b[0]_PORT_B_data_out[15];

--RB2_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[14] = RB2_q_b[0]_PORT_B_data_out[14];

--RB2_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[13] = RB2_q_b[0]_PORT_B_data_out[13];

--RB2_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[12] = RB2_q_b[0]_PORT_B_data_out[12];

--RB2_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[11] = RB2_q_b[0]_PORT_B_data_out[11];

--RB2_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[10] = RB2_q_b[0]_PORT_B_data_out[10];

--RB2_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[9] = RB2_q_b[0]_PORT_B_data_out[9];

--RB2_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[8] = RB2_q_b[0]_PORT_B_data_out[8];

--RB2_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[7] = RB2_q_b[0]_PORT_B_data_out[7];

--RB2_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[6] = RB2_q_b[0]_PORT_B_data_out[6];

--RB2_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[5] = RB2_q_b[0]_PORT_B_data_out[5];

--RB2_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[4] = RB2_q_b[0]_PORT_B_data_out[4];

--RB2_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[3] = RB2_q_b[0]_PORT_B_data_out[3];

--RB2_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[2] = RB2_q_b[0]_PORT_B_data_out[2];

--RB2_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X5_Y11_N0
RB2_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB2_q_b[0]_PORT_A_data_in_reg = DFFE(RB2_q_b[0]_PORT_A_data_in, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_A_address = BUS(UB2_counter_reg_bit[0], UB2_counter_reg_bit[1], UB2_counter_reg_bit[2], UB2_counter_reg_bit[3], UB2_counter_reg_bit[4], UB2_counter_reg_bit[5], UB2_counter_reg_bit[6]);
RB2_q_b[0]_PORT_A_address_reg = DFFE(RB2_q_b[0]_PORT_A_address, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_address = BUS(PB2L26, PB2L27, PB2L28, PB2L29, PB2L30, PB2L31, PB2L32);
RB2_q_b[0]_PORT_B_address_reg = DFFE(RB2_q_b[0]_PORT_B_address, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_PORT_A_write_enable = HB1L4;
RB2_q_b[0]_PORT_A_write_enable_reg = DFFE(RB2_q_b[0]_PORT_A_write_enable, RB2_q_b[0]_clock_0, , , );
RB2_q_b[0]_PORT_B_read_enable = VCC;
RB2_q_b[0]_PORT_B_read_enable_reg = DFFE(RB2_q_b[0]_PORT_B_read_enable, RB2_q_b[0]_clock_1, , , );
RB2_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB2_q_b[0]_clock_enable_0 = HB1L4;
RB2_q_b[0]_PORT_B_data_out = MEMORY(RB2_q_b[0]_PORT_A_data_in_reg, , RB2_q_b[0]_PORT_A_address_reg, RB2_q_b[0]_PORT_B_address_reg, RB2_q_b[0]_PORT_A_write_enable_reg, , , RB2_q_b[0]_PORT_B_read_enable_reg, , , RB2_q_b[0]_clock_0, RB2_q_b[0]_clock_1, RB2_q_b[0]_clock_enable_0, , , , , );
RB2_q_b[1] = RB2_q_b[0]_PORT_B_data_out[1];


--RB1_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[0] = RB1_q_b[0]_PORT_B_data_out[0];

--RB1_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[15] = RB1_q_b[0]_PORT_B_data_out[15];

--RB1_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[14] = RB1_q_b[0]_PORT_B_data_out[14];

--RB1_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[13] = RB1_q_b[0]_PORT_B_data_out[13];

--RB1_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[12] = RB1_q_b[0]_PORT_B_data_out[12];

--RB1_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[11] = RB1_q_b[0]_PORT_B_data_out[11];

--RB1_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[10] = RB1_q_b[0]_PORT_B_data_out[10];

--RB1_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[9] = RB1_q_b[0]_PORT_B_data_out[9];

--RB1_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[8] = RB1_q_b[0]_PORT_B_data_out[8];

--RB1_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[7] = RB1_q_b[0]_PORT_B_data_out[7];

--RB1_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[6] = RB1_q_b[0]_PORT_B_data_out[6];

--RB1_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[5] = RB1_q_b[0]_PORT_B_data_out[5];

--RB1_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[4] = RB1_q_b[0]_PORT_B_data_out[4];

--RB1_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[3] = RB1_q_b[0]_PORT_B_data_out[3];

--RB1_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[2] = RB1_q_b[0]_PORT_B_data_out[2];

--RB1_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X14_Y11_N0
RB1_q_b[0]_PORT_A_data_in = BUS(HB1_data_in_shift_reg[0], HB1_data_in_shift_reg[1], HB1_data_in_shift_reg[2], HB1_data_in_shift_reg[3], HB1_data_in_shift_reg[4], HB1_data_in_shift_reg[5], HB1_data_in_shift_reg[6], HB1_data_in_shift_reg[7], HB1_data_in_shift_reg[8], HB1_data_in_shift_reg[9], HB1_data_in_shift_reg[10], HB1_data_in_shift_reg[11], HB1_data_in_shift_reg[12], HB1_data_in_shift_reg[13], HB1_data_in_shift_reg[14], HB1_data_in_shift_reg[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB1_q_b[0]_PORT_A_data_in_reg = DFFE(RB1_q_b[0]_PORT_A_data_in, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_A_address = BUS(UB1_counter_reg_bit[0], UB1_counter_reg_bit[1], UB1_counter_reg_bit[2], UB1_counter_reg_bit[3], UB1_counter_reg_bit[4], UB1_counter_reg_bit[5], UB1_counter_reg_bit[6]);
RB1_q_b[0]_PORT_A_address_reg = DFFE(RB1_q_b[0]_PORT_A_address, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_address = BUS(PB1L26, PB1L27, PB1L28, PB1L29, PB1L30, PB1L31, PB1L32);
RB1_q_b[0]_PORT_B_address_reg = DFFE(RB1_q_b[0]_PORT_B_address, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_PORT_A_write_enable = HB1L7;
RB1_q_b[0]_PORT_A_write_enable_reg = DFFE(RB1_q_b[0]_PORT_A_write_enable, RB1_q_b[0]_clock_0, , , );
RB1_q_b[0]_PORT_B_read_enable = VCC;
RB1_q_b[0]_PORT_B_read_enable_reg = DFFE(RB1_q_b[0]_PORT_B_read_enable, RB1_q_b[0]_clock_1, , , );
RB1_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB1_q_b[0]_clock_enable_0 = HB1L7;
RB1_q_b[0]_PORT_B_data_out = MEMORY(RB1_q_b[0]_PORT_A_data_in_reg, , RB1_q_b[0]_PORT_A_address_reg, RB1_q_b[0]_PORT_B_address_reg, RB1_q_b[0]_PORT_A_write_enable_reg, , , RB1_q_b[0]_PORT_B_read_enable_reg, , , RB1_q_b[0]_clock_0, RB1_q_b[0]_clock_1, RB1_q_b[0]_clock_enable_0, , , , , );
RB1_q_b[1] = RB1_q_b[0]_PORT_B_data_out[1];


--HB1_right_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0] at FF_X9_Y11_N40
--register power-up is low

HB1_right_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB2_counter_reg_bit[0],  , S1L13, VCC);


--XB1_shiftreg_data[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[18] at FF_X16_Y11_N52
--register power-up is low

XB1_shiftreg_data[18] = DFFEAS(XB1L75, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_data[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[0] at FF_X16_Y9_N13
--register power-up is low

XB1_shiftreg_data[0] = DFFEAS(XB1L77, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1_s_serial_protocol.STATE_1_INITIALIZE,  );


--XB1_shiftreg_data[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[9] at FF_X17_Y11_N7
--register power-up is low

XB1_shiftreg_data[9] = DFFEAS(XB1L78, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--T1_address_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[0] at FF_X17_Y10_N47
--register power-up is low

T1_address_reg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L30, ZD1_d_writedata[0],  , T1_internal_reset, VCC);


--XB1_shiftreg_data[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[1] at FF_X18_Y11_N49
--register power-up is low

XB1_shiftreg_data[1] = DFFEAS(XB1L79, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--ZD1_E_shift_rot_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X24_Y4_N59
--register power-up is low

ZD1_E_shift_rot_result[31] = DFFEAS(ZD1L522, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[31],  ,  , ZD1_E_new_inst);


--V1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X11_Y7_N9
V1L2_adder_eqn = ( !MC2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L2 = SUM(V1L2_adder_eqn);

--V1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X11_Y7_N9
V1L3_adder_eqn = ( !MC2_counter_reg_bit[4] ) + ( GND ) + ( V1L19 );
V1L3 = CARRY(V1L3_adder_eqn);


--V1L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X11_Y7_N12
V1L6_adder_eqn = ( !MC2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L6 = SUM(V1L6_adder_eqn);

--V1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X11_Y7_N12
V1L7_adder_eqn = ( !MC2_counter_reg_bit[5] ) + ( GND ) + ( V1L3 );
V1L7 = CARRY(V1L7_adder_eqn);


--V1L10 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X11_Y7_N15
V1L10_adder_eqn = ( !JC2_b_full ) + ( VCC ) + ( V1L7 );
V1L10 = SUM(V1L10_adder_eqn);

--V1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X11_Y7_N15
V1L11_adder_eqn = ( !JC2_b_full ) + ( VCC ) + ( V1L7 );
V1L11 = CARRY(V1L11_adder_eqn);


--V1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X11_Y7_N18
V1L14_adder_eqn = ( VCC ) + ( GND ) + ( V1L11 );
V1L14 = SUM(V1L14_adder_eqn);


--V1L18 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X11_Y7_N6
V1L18_adder_eqn = ( !MC2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L18 = SUM(V1L18_adder_eqn);

--V1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X11_Y7_N6
V1L19_adder_eqn = ( !MC2_counter_reg_bit[3] ) + ( GND ) + ( V1L27 );
V1L19 = CARRY(V1L19_adder_eqn);


--V1L22 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X11_Y7_N0
V1L22_adder_eqn = ( !MC2_counter_reg_bit[1] ) + ( !MC2_counter_reg_bit[0] ) + ( !VCC );
V1L22 = SUM(V1L22_adder_eqn);

--V1L23 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X11_Y7_N0
V1L23_adder_eqn = ( !MC2_counter_reg_bit[1] ) + ( !MC2_counter_reg_bit[0] ) + ( !VCC );
V1L23 = CARRY(V1L23_adder_eqn);


--V1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X11_Y7_N3
V1L26_adder_eqn = ( !MC2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L26 = SUM(V1L26_adder_eqn);

--V1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X11_Y7_N3
V1L27_adder_eqn = ( !MC2_counter_reg_bit[2] ) + ( GND ) + ( V1L23 );
V1L27 = CARRY(V1L27_adder_eqn);


--VE1_sr[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X3_Y4_N56
--register power-up is low

VE1_sr[21] = DFFEAS(VE1L67, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--VE1_sr[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X3_Y4_N41
--register power-up is low

VE1_sr[20] = DFFEAS(VE1L68, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--ZD1_av_ld_byte0_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X19_Y7_N2
--register power-up is low

ZD1_av_ld_byte0_data[1] = DFFEAS(HD1L69, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[1],  ,  , ZD1L1107);


--YC1_data_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2] at FF_X18_Y8_N44
--register power-up is low

YC1_data_reg[2] = DFFEAS(YC1L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X12_Y10_N31
--register power-up is low

QC3_av_readdata_pre[2] = DFFEAS(QC3L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[2],  ,  , V1_read_0);


--S1_readdata[2] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[2] at FF_X10_Y11_N1
--register power-up is low

S1_readdata[2] = DFFEAS(S1L75, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--T1_readdata[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[2] at FF_X15_Y9_N34
--register power-up is low

T1_readdata[2] = DFFEAS(T1L104, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--BC1_rdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
BC1_rdata[0] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y3_N0
BC1_rdata[7] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y3_N0
BC1_rdata[6] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y3_N0
BC1_rdata[5] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y3_N0
BC1_rdata[4] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y3_N0
BC1_rdata[3] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y3_N0
BC1_rdata[2] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);

--BC1_rdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y3_N0
BC1_rdata[1] = AMPP_FUNCTION(V1_fifo_wr, GND, LF1L42, LF1L42, BC1L29, V1L85, V1_fifo_wr, CB1_r_sync_rst, ZD1_d_writedata[0], LC2_counter_reg_bit[0], LC2_counter_reg_bit[1], LC2_counter_reg_bit[2], LC2_counter_reg_bit[3], LC2_counter_reg_bit[4], LC2_counter_reg_bit[5], LC1_counter_reg_bit[0], LC1_counter_reg_bit[1], LC1_counter_reg_bit[2], LC1_counter_reg_bit[3], LC1_counter_reg_bit[4], LC1_counter_reg_bit[5], GND, GND, GND, GND, ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7]);


--BC1_count[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X1_Y3_N20
--register power-up is low

BC1_count[6] = AMPP_FUNCTION(A1L5, BC1L14, !N1_clr_reg, !Q1_state[4], BC1L68);


--VE1_sr[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X3_Y4_N44
--register power-up is low

VE1_sr[25] = DFFEAS(VE1L69, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--VE1_sr[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X1_Y4_N38
--register power-up is low

VE1_sr[5] = DFFEAS(VE1L70, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X7_Y4_N14
--register power-up is low

HE1_break_readreg[3] = DFFEAS(HE1L8, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--VE1_sr[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X3_Y4_N2
--register power-up is low

VE1_sr[27] = DFFEAS(VE1L71, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--VE1_sr[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X3_Y4_N47
--register power-up is low

VE1_sr[26] = DFFEAS(VE1L72, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--VE1_sr[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X3_Y4_N5
--register power-up is low

VE1_sr[28] = DFFEAS(VE1L73, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--SE1L23 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at MLABCELL_X8_Y5_N39
SE1L23_adder_eqn = ( SE1_MonAReg[5] ) + ( GND ) + ( SE1L16 );
SE1L23 = SUM(SE1L23_adder_eqn);

--SE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at MLABCELL_X8_Y5_N39
SE1L24_adder_eqn = ( SE1_MonAReg[5] ) + ( GND ) + ( SE1L16 );
SE1L24 = CARRY(SE1L24_adder_eqn);


--SE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at MLABCELL_X8_Y5_N42
SE1L27_adder_eqn = ( SE1_MonAReg[6] ) + ( GND ) + ( SE1L24 );
SE1L27 = SUM(SE1L27_adder_eqn);

--SE1L28 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at MLABCELL_X8_Y5_N42
SE1L28_adder_eqn = ( SE1_MonAReg[6] ) + ( GND ) + ( SE1L24 );
SE1L28 = CARRY(SE1L28_adder_eqn);


--SE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at MLABCELL_X8_Y5_N45
SE1L31_adder_eqn = ( SE1_MonAReg[7] ) + ( GND ) + ( SE1L28 );
SE1L31 = SUM(SE1L31_adder_eqn);

--SE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at MLABCELL_X8_Y5_N45
SE1L32_adder_eqn = ( SE1_MonAReg[7] ) + ( GND ) + ( SE1L28 );
SE1L32 = CARRY(SE1L32_adder_eqn);


--SE1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at MLABCELL_X8_Y5_N48
SE1L35_adder_eqn = ( SE1_MonAReg[8] ) + ( GND ) + ( SE1L32 );
SE1L35 = SUM(SE1L35_adder_eqn);

--SE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at MLABCELL_X8_Y5_N48
SE1L36_adder_eqn = ( SE1_MonAReg[8] ) + ( GND ) + ( SE1L32 );
SE1L36 = CARRY(SE1L36_adder_eqn);


--XB1_shiftreg_data[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23] at FF_X17_Y11_N38
--register power-up is low

XB1_shiftreg_data[23] = DFFEAS(XB1L80, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[23] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[23] at FF_X15_Y11_N23
--register power-up is low

XB1_shiftreg_mask[23] = DFFEAS(XB1L133, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[10] at FF_X4_Y8_N8
--register power-up is low

JB1_data_out_shift_reg[10] = DFFEAS(JB1L98, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--HB1_right_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3] at FF_X9_Y11_N31
--register power-up is low

HB1_right_audio_fifo_read_space[3] = DFFEAS(HB1L53, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--T1_address_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3] at FF_X15_Y9_N52
--register power-up is low

T1_address_reg[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L30, ZD1_d_writedata[3],  , T1_internal_reset, VCC);


--XB1_shiftreg_data[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4] at FF_X18_Y10_N49
--register power-up is low

XB1_shiftreg_data[4] = DFFEAS(XB1L81, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--DF1_q_a[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[16] = DF1_q_a[16]_PORT_A_data_out[0];

--DF1_q_a[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[31] = DF1_q_a[16]_PORT_A_data_out[17];

--DF1_q_a[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[30] = DF1_q_a[16]_PORT_A_data_out[16];

--DF1_q_a[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[29] = DF1_q_a[16]_PORT_A_data_out[15];

--DF1_q_a[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[28] = DF1_q_a[16]_PORT_A_data_out[14];

--DF1_q_a[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[27] = DF1_q_a[16]_PORT_A_data_out[13];

--DF1_q_a[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[26] = DF1_q_a[16]_PORT_A_data_out[12];

--DF1_q_a[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[25] = DF1_q_a[16]_PORT_A_data_out[11];

--DF1_q_a[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[24] = DF1_q_a[16]_PORT_A_data_out[10];

--DF1_q_a[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[23] = DF1_q_a[16]_PORT_A_data_out[7];

--DF1_q_a[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[22] = DF1_q_a[16]_PORT_A_data_out[6];

--DF1_q_a[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[21] = DF1_q_a[16]_PORT_A_data_out[5];

--DF1_q_a[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[20] = DF1_q_a[16]_PORT_A_data_out[4];

--DF1_q_a[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[19] = DF1_q_a[16]_PORT_A_data_out[3];

--DF1_q_a[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[18] = DF1_q_a[16]_PORT_A_data_out[2];

--DF1_q_a[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X5_Y5_N0
DF1_q_a[16]_PORT_A_data_in = BUS(SE1L175, SE1L176, SE1L177, SE1L178, SE1L179, SE1L180, SE1L181, SE1L182, , , SE1L183, SE1L184, SE1L185, SE1L186, SE1L187, SE1L188, SE1L189, SE1L190, , );
DF1_q_a[16]_PORT_A_data_in_reg = DFFE(DF1_q_a[16]_PORT_A_data_in, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_address = BUS(SE1L146, SE1L147, SE1L148, SE1L149, SE1L150, SE1L151, SE1L152, SE1L153);
DF1_q_a[16]_PORT_A_address_reg = DFFE(DF1_q_a[16]_PORT_A_address, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_write_enable = SE1L191;
DF1_q_a[16]_PORT_A_write_enable_reg = DFFE(DF1_q_a[16]_PORT_A_write_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_read_enable = !SE1L191;
DF1_q_a[16]_PORT_A_read_enable_reg = DFFE(DF1_q_a[16]_PORT_A_read_enable, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_PORT_A_byte_mask = BUS(SE1L156, SE1L157);
DF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(DF1_q_a[16]_PORT_A_byte_mask, DF1_q_a[16]_clock_0, , , DF1_q_a[16]_clock_enable_0);
DF1_q_a[16]_clock_0 = GLOBAL(LF1L42);
DF1_q_a[16]_clock_enable_0 = SE1_ociram_reset_req;
DF1_q_a[16]_PORT_A_data_out = MEMORY(DF1_q_a[16]_PORT_A_data_in_reg, , DF1_q_a[16]_PORT_A_address_reg, , DF1_q_a[16]_PORT_A_write_enable_reg, DF1_q_a[16]_PORT_A_read_enable_reg, , , DF1_q_a[16]_PORT_A_byte_mask_reg, , DF1_q_a[16]_clock_0, , DF1_q_a[16]_clock_enable_0, , , , , );
DF1_q_a[17] = DF1_q_a[16]_PORT_A_data_out[1];


--HB1_right_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4] at FF_X9_Y11_N53
--register power-up is low

HB1_right_audio_fifo_read_space[4] = DFFEAS(HB1L55, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--T1_address_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4] at FF_X17_Y10_N38
--register power-up is low

T1_address_reg[4] = DFFEAS(T1L33, GLOBAL(LF1L42),  ,  , T1L30,  ,  , T1_internal_reset,  );


--XB1_shiftreg_data[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5] at FF_X18_Y10_N44
--register power-up is low

XB1_shiftreg_data[5] = DFFEAS(XB1L82, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--CE1_readdata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X11_Y5_N13
--register power-up is low

CE1_readdata[31] = DFFEAS(CE1L79, GLOBAL(LF1L42),  ,  ,  , DF1_q_a[31],  ,  , !CE1_address[8]);


--HB1_right_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6] at FF_X9_Y11_N59
--register power-up is low

HB1_right_audio_fifo_read_space[6] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB2_counter_reg_bit[6],  , S1L13, VCC);


--T1_address_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6] at FF_X17_Y10_N41
--register power-up is low

T1_address_reg[6] = DFFEAS(T1L37, GLOBAL(LF1L42),  ,  , T1L30,  ,  , T1_internal_reset,  );


--XB1_shiftreg_data[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7] at FF_X18_Y10_N37
--register power-up is low

XB1_shiftreg_data[7] = DFFEAS(XB1L83, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--HB1_right_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5] at FF_X9_Y11_N29
--register power-up is low

HB1_right_audio_fifo_read_space[5] = DFFEAS(HB1L57, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--T1_address_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[5] at FF_X17_Y10_N20
--register power-up is low

T1_address_reg[5] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L30, ZD1_d_writedata[5],  , T1_internal_reset, VCC);


--XB1_shiftreg_data[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6] at FF_X18_Y10_N32
--register power-up is low

XB1_shiftreg_data[6] = DFFEAS(XB1L84, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_right_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4] at FF_X12_Y8_N13
--register power-up is low

JB1_right_channel_fifo_write_space[4] = DFFEAS(JB1L34, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L30 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X10_Y7_N12
V1L30_adder_eqn = ( !MC1_counter_reg_bit[4] ) + ( GND ) + ( V1L43 );
V1L30 = SUM(V1L30_adder_eqn);

--V1L31 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X10_Y7_N12
V1L31_adder_eqn = ( !MC1_counter_reg_bit[4] ) + ( GND ) + ( V1L43 );
V1L31 = CARRY(V1L31_adder_eqn);


--S1_readdata[28] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[28] at FF_X15_Y8_N56
--register power-up is low

S1_readdata[28] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[4],  , S1L58, VCC);


--JB1_left_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1] at FF_X10_Y8_N34
--register power-up is low

JB1_left_channel_fifo_write_space[1] = DFFEAS(JB1L2, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--JB1_right_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5] at FF_X12_Y8_N17
--register power-up is low

JB1_right_channel_fifo_write_space[5] = DFFEAS(JB1L38, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L34 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X10_Y7_N15
V1L34_adder_eqn = ( !MC1_counter_reg_bit[5] ) + ( GND ) + ( V1L31 );
V1L34 = SUM(V1L34_adder_eqn);

--V1L35 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~6 at LABCELL_X10_Y7_N15
V1L35_adder_eqn = ( !MC1_counter_reg_bit[5] ) + ( GND ) + ( V1L31 );
V1L35 = CARRY(V1L35_adder_eqn);


--S1_readdata[29] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29] at FF_X15_Y8_N59
--register power-up is low

S1_readdata[29] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[5],  , S1L58, VCC);


--JB1_right_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2] at FF_X12_Y8_N7
--register power-up is low

JB1_right_channel_fifo_write_space[2] = DFFEAS(JB1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L38 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X10_Y7_N6
V1L38_adder_eqn = ( !MC1_counter_reg_bit[2] ) + ( GND ) + ( V1L51 );
V1L38 = SUM(V1L38_adder_eqn);

--V1L39 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X10_Y7_N6
V1L39_adder_eqn = ( !MC1_counter_reg_bit[2] ) + ( GND ) + ( V1L51 );
V1L39 = CARRY(V1L39_adder_eqn);


--JB1_right_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3] at FF_X12_Y8_N10
--register power-up is low

JB1_right_channel_fifo_write_space[3] = DFFEAS(JB1L46, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L42 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X10_Y7_N9
V1L42_adder_eqn = ( !MC1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L42 = SUM(V1L42_adder_eqn);

--V1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X10_Y7_N9
V1L43_adder_eqn = ( !MC1_counter_reg_bit[3] ) + ( GND ) + ( V1L39 );
V1L43 = CARRY(V1L43_adder_eqn);


--S1_readdata[27] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[27] at FF_X16_Y8_N8
--register power-up is low

S1_readdata[27] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[3],  , S1L58, VCC);


--JB1_right_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6] at FF_X12_Y8_N19
--register power-up is low

JB1_right_channel_fifo_write_space[6] = DFFEAS(JB1L50, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L46 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X10_Y7_N18
V1L46_adder_eqn = ( !JC1_b_full ) + ( VCC ) + ( V1L35 );
V1L46 = SUM(V1L46_adder_eqn);


--S1_readdata[30] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[30] at FF_X15_Y8_N50
--register power-up is low

S1_readdata[30] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[6],  , S1L58, VCC);


--JB1_right_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7] at FF_X12_Y8_N22
--register power-up is low

JB1_right_channel_fifo_write_space[7] = DFFEAS(JB1L54, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--S1_readdata[31] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[31] at FF_X15_Y8_N5
--register power-up is low

S1_readdata[31] = DFFEAS( , GLOBAL(LF1L42),  ,  , S1L28, JB1_left_channel_fifo_write_space[7],  , S1L58, VCC);


--ZD1_E_shift_rot_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X24_Y4_N28
--register power-up is low

ZD1_E_shift_rot_result[30] = DFFEAS(ZD1L521, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[30],  ,  , ZD1_E_new_inst);


--ZD1_W_alu_result[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X28_Y5_N35
--register power-up is low

ZD1_W_alu_result[27] = DFFEAS(ZD1L381, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--JB1_left_channel_fifo_write_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2] at FF_X10_Y8_N37
--register power-up is low

JB1_left_channel_fifo_write_space[2] = DFFEAS(JB1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--JB1_left_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0] at FF_X10_Y8_N31
--register power-up is low

JB1_left_channel_fifo_write_space[0] = DFFEAS(JB1L10, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--HB1_left_audio_fifo_read_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5] at FF_X9_Y11_N25
--register power-up is low

HB1_left_audio_fifo_read_space[5] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1_counter_reg_bit[5],  , S1L13, VCC);


--HB1_left_audio_fifo_read_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6] at FF_X11_Y11_N40
--register power-up is low

HB1_left_audio_fifo_read_space[6] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1_counter_reg_bit[6],  , S1L13, VCC);


--HB1_left_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7] at FF_X9_Y11_N50
--register power-up is low

HB1_left_audio_fifo_read_space[7] = DFFEAS(HB1L47, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--V1L50 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X10_Y7_N3
V1L50_adder_eqn = ( !MC1_counter_reg_bit[1] ) + ( GND ) + ( V1L55 );
V1L50 = SUM(V1L50_adder_eqn);

--V1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X10_Y7_N3
V1L51_adder_eqn = ( !MC1_counter_reg_bit[1] ) + ( GND ) + ( V1L55 );
V1L51 = CARRY(V1L51_adder_eqn);


--JB1_right_channel_fifo_write_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1] at FF_X12_Y8_N4
--register power-up is low

JB1_right_channel_fifo_write_space[1] = DFFEAS(JB1L58, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--V1L54 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X10_Y7_N0
V1L54_adder_eqn = ( !MC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L54 = SUM(V1L54_adder_eqn);

--V1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X10_Y7_N0
V1L55_adder_eqn = ( !MC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
V1L55 = CARRY(V1L55_adder_eqn);


--JB1_right_channel_fifo_write_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0] at FF_X12_Y8_N1
--register power-up is low

JB1_right_channel_fifo_write_space[0] = DFFEAS(JB1L62, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--HB1_right_audio_fifo_read_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7] at FF_X11_Y11_N37
--register power-up is low

HB1_right_audio_fifo_read_space[7] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , PB2_full_dff,  , S1L13, VCC);


--XB1_shiftreg_data[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[8] at FF_X17_Y11_N19
--register power-up is low

XB1_shiftreg_data[8] = DFFEAS(XB1L85, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--T1_address_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7] at FF_X17_Y10_N23
--register power-up is low

T1_address_reg[7] = DFFEAS(T1L39, GLOBAL(LF1L42),  ,  , T1L30,  ,  , T1_internal_reset,  );


--HB1_left_audio_fifo_read_space[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0] at FF_X9_Y11_N28
--register power-up is low

HB1_left_audio_fifo_read_space[0] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1_counter_reg_bit[0],  , S1L13, VCC);


--S1_read_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt at FF_X10_Y11_N44
--register power-up is low

S1_read_interrupt = DFFEAS(S1L24, GLOBAL(LF1L42),  ,  ,  ,  ,  , CB1_r_sync_rst,  );


--VB1_auto_init_error is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error at FF_X18_Y10_N13
--register power-up is low

VB1_auto_init_error = DFFEAS(VB1L12, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_shiftreg_data[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10] at FF_X19_Y10_N1
--register power-up is low

XB1_shiftreg_data[10] = DFFEAS(XB1L86, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--HB1_left_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] at FF_X9_Y11_N52
--register power-up is low

HB1_left_audio_fifo_read_space[1] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1_counter_reg_bit[1],  , S1L13, VCC);


--S1_write_interrupt is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt at FF_X10_Y9_N16
--register power-up is low

S1_write_interrupt = DFFEAS(S1L82, GLOBAL(LF1L42),  ,  ,  ,  ,  , CB1_r_sync_rst,  );


--HB1_left_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] at FF_X9_Y11_N32
--register power-up is low

HB1_left_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1L35Q,  , S1L13, VCC);


--HB1_left_audio_fifo_read_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3] at FF_X9_Y11_N35
--register power-up is low

HB1_left_audio_fifo_read_space[3] = DFFEAS(HB1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--HB1_left_audio_fifo_read_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4] at FF_X8_Y11_N52
--register power-up is low

HB1_left_audio_fifo_read_space[4] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB1_counter_reg_bit[4],  , S1L13, VCC);


--ZD1L222 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at LABCELL_X23_Y4_N33
ZD1L222_adder_eqn = ( ZD1_E_src1[30] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[30]) ) + ( ZD1L231 );
ZD1L222 = SUM(ZD1L222_adder_eqn);

--ZD1L223 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at LABCELL_X23_Y4_N33
ZD1L223_adder_eqn = ( ZD1_E_src1[30] ) + ( !ZD1_E_alu_sub $ (!ZD1_E_src2[30]) ) + ( ZD1L231 );
ZD1L223 = CARRY(ZD1L223_adder_eqn);


--ZD1_W_alu_result[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X28_Y5_N32
--register power-up is low

ZD1_W_alu_result[29] = DFFEAS(ZD1L383, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X27_Y4_N44
--register power-up is low

ZD1_W_alu_result[28] = DFFEAS(ZD1L382, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X25_Y4_N50
--register power-up is low

ZD1_W_alu_result[31] = DFFEAS(ZD1L385, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1_W_alu_result[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X25_Y4_N32
--register power-up is low

ZD1_W_alu_result[30] = DFFEAS(ZD1L384, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--VE1_sr[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X3_Y4_N23
--register power-up is low

VE1_sr[18] = DFFEAS(VE1L74, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--HE1_break_readreg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X4_Y4_N37
--register power-up is low

HE1_break_readreg[16] = DFFEAS(HE1L32, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--PC8_mem[4][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87] at FF_X28_Y9_N37
--register power-up is low

PC8_mem[4][87] = DFFEAS(PC8L50, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L5, PC8_mem[5][87],  ,  , PC8_mem_used[5]);


--PC8_mem[4][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19] at FF_X28_Y9_N40
--register power-up is low

PC8_mem[4][19] = DFFEAS(PC8L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L5, PC8_mem[5][19],  ,  , PC8_mem_used[5]);


--PC8_mem[4][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88] at FF_X28_Y9_N7
--register power-up is low

PC8_mem[4][88] = DFFEAS(PC8L52, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L5, PC8_mem[5][88],  ,  , PC8_mem_used[5]);


--PB2_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X11_Y11_N46
--register power-up is low

PB2_full_dff = DFFEAS(PB2L3, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--S1_done_adc_channel_sync is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync at FF_X10_Y11_N38
--register power-up is low

S1_done_adc_channel_sync = DFFEAS(S1L15, GLOBAL(LF1L42),  ,  ,  ,  ,  , CB1_r_sync_rst,  );


--HB1_data_in_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0] at FF_X6_Y11_N29
--register power-up is low

HB1_data_in_shift_reg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, A1L20,  , S1L13, VCC);


--UB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X6_Y11_N31
--register power-up is low

UB2_counter_reg_bit[0] = DFFEAS(UB2_counter_comb_bita0, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X6_Y11_N34
--register power-up is low

UB2_counter_reg_bit[1] = DFFEAS(UB2_counter_comb_bita1, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X6_Y11_N37
--register power-up is low

UB2_counter_reg_bit[2] = DFFEAS(UB2_counter_comb_bita2, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X6_Y11_N40
--register power-up is low

UB2_counter_reg_bit[3] = DFFEAS(UB2_counter_comb_bita3, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X6_Y11_N43
--register power-up is low

UB2_counter_reg_bit[4] = DFFEAS(UB2_counter_comb_bita4, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X6_Y11_N46
--register power-up is low

UB2_counter_reg_bit[5] = DFFEAS(UB2_counter_comb_bita5, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--UB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X6_Y11_N49
--register power-up is low

UB2_counter_reg_bit[6] = DFFEAS(UB2_counter_comb_bita6, GLOBAL(LF1L42),  ,  , UB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X8_Y12_N32
--register power-up is low

SB2_counter_reg_bit[0] = DFFEAS(SB2_counter_comb_bita0, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X8_Y12_N35
--register power-up is low

SB2_counter_reg_bit[1] = DFFEAS(SB2_counter_comb_bita1, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X8_Y12_N38
--register power-up is low

SB2_counter_reg_bit[2] = DFFEAS(SB2_counter_comb_bita2, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X8_Y12_N41
--register power-up is low

SB2_counter_reg_bit[3] = DFFEAS(SB2_counter_comb_bita3, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X8_Y12_N44
--register power-up is low

SB2_counter_reg_bit[4] = DFFEAS(SB2_counter_comb_bita4, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--SB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X8_Y12_N47
--register power-up is low

SB2_counter_reg_bit[5] = DFFEAS(SB2_counter_comb_bita5, GLOBAL(LF1L42),  ,  , SB2L1,  ,  , S1L13,  );


--PB1_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X11_Y11_N43
--register power-up is low

PB1_full_dff = DFFEAS(PB1L3, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--UB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0] at FF_X11_Y11_N1
--register power-up is low

UB1_counter_reg_bit[0] = DFFEAS(UB1_counter_comb_bita0, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1] at FF_X11_Y11_N5
--register power-up is low

UB1_counter_reg_bit[1] = DFFEAS(UB1_counter_comb_bita1, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2] at FF_X11_Y11_N7
--register power-up is low

UB1_counter_reg_bit[2] = DFFEAS(UB1_counter_comb_bita2, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3] at FF_X11_Y11_N10
--register power-up is low

UB1_counter_reg_bit[3] = DFFEAS(UB1_counter_comb_bita3, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4] at FF_X11_Y11_N13
--register power-up is low

UB1_counter_reg_bit[4] = DFFEAS(UB1_counter_comb_bita4, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5] at FF_X11_Y11_N16
--register power-up is low

UB1_counter_reg_bit[5] = DFFEAS(UB1_counter_comb_bita5, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--UB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6] at FF_X11_Y11_N19
--register power-up is low

UB1_counter_reg_bit[6] = DFFEAS(UB1_counter_comb_bita6, GLOBAL(LF1L42),  ,  , UB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0] at FF_X13_Y11_N32
--register power-up is low

SB1_counter_reg_bit[0] = DFFEAS(SB1_counter_comb_bita0, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1] at FF_X13_Y11_N35
--register power-up is low

SB1_counter_reg_bit[1] = DFFEAS(SB1_counter_comb_bita1, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2] at FF_X13_Y11_N37
--register power-up is low

SB1_counter_reg_bit[2] = DFFEAS(SB1_counter_comb_bita2, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3] at FF_X13_Y11_N41
--register power-up is low

SB1_counter_reg_bit[3] = DFFEAS(SB1_counter_comb_bita3, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4] at FF_X13_Y11_N44
--register power-up is low

SB1_counter_reg_bit[4] = DFFEAS(SB1_counter_comb_bita4, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--SB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5] at FF_X13_Y11_N47
--register power-up is low

SB1_counter_reg_bit[5] = DFFEAS(SB1_counter_comb_bita5, GLOBAL(LF1L42),  ,  , SB1L1,  ,  , S1L13,  );


--TB2_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X9_Y11_N2
--register power-up is low

TB2_counter_reg_bit[0] = DFFEAS(TB2_counter_comb_bita0, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--XB1_shiftreg_data[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17] at FF_X19_Y10_N31
--register power-up is low

XB1_shiftreg_data[17] = DFFEAS(XB1L87, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--XB1_new_data is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data at FF_X15_Y11_N16
--register power-up is low

XB1_new_data = DFFEAS(XB1L24, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_external_read_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer at FF_X15_Y10_N37
--register power-up is low

T1_external_read_transfer = DFFEAS(T1L77, GLOBAL(LF1L42),  ,  , T1L132,  ,  , T1_internal_reset,  );


--T1_data_reg[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0] at FF_X18_Y11_N35
--register power-up is low

T1_data_reg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L55, ZD1_d_writedata[0],  , T1_internal_reset, VCC);


--VB1_data_out[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[1] at FF_X19_Y11_N38
--register power-up is low

VB1_data_out[1] = DFFEAS(WB1L3, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--MC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X9_Y7_N39
MC1_counter_comb_bita3_adder_eqn = ( MC1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( MC1L11 );
MC1_counter_comb_bita3 = SUM(MC1_counter_comb_bita3_adder_eqn);

--MC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X9_Y7_N39
MC1L15_adder_eqn = ( MC1_counter_reg_bit[3] ) + ( !V1_fifo_wr ) + ( MC1L11 );
MC1L15 = CARRY(MC1L15_adder_eqn);


--MC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X9_Y7_N30
MC1_counter_comb_bita0_adder_eqn = ( MC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MC1_counter_comb_bita0 = SUM(MC1_counter_comb_bita0_adder_eqn);

--MC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X9_Y7_N30
MC1L3_adder_eqn = ( MC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MC1L3 = CARRY(MC1L3_adder_eqn);


--MC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X9_Y7_N36
MC1_counter_comb_bita2_adder_eqn = ( MC1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( MC1L7 );
MC1_counter_comb_bita2 = SUM(MC1_counter_comb_bita2_adder_eqn);

--MC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X9_Y7_N36
MC1L11_adder_eqn = ( MC1_counter_reg_bit[2] ) + ( !V1_fifo_wr ) + ( MC1L7 );
MC1L11 = CARRY(MC1L11_adder_eqn);


--MC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X9_Y7_N33
MC1_counter_comb_bita1_adder_eqn = ( MC1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( MC1L3 );
MC1_counter_comb_bita1 = SUM(MC1_counter_comb_bita1_adder_eqn);

--MC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X9_Y7_N33
MC1L7_adder_eqn = ( MC1_counter_reg_bit[1] ) + ( !V1_fifo_wr ) + ( MC1L3 );
MC1L7 = CARRY(MC1L7_adder_eqn);


--MC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X9_Y7_N45
MC1_counter_comb_bita5_adder_eqn = ( MC1_counter_reg_bit[5] ) + ( !V1_fifo_wr ) + ( MC1L19 );
MC1_counter_comb_bita5 = SUM(MC1_counter_comb_bita5_adder_eqn);


--MC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X9_Y7_N42
MC1_counter_comb_bita4_adder_eqn = ( MC1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( MC1L15 );
MC1_counter_comb_bita4 = SUM(MC1_counter_comb_bita4_adder_eqn);

--MC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X9_Y7_N42
MC1L19_adder_eqn = ( MC1_counter_reg_bit[4] ) + ( !V1_fifo_wr ) + ( MC1L15 );
MC1L19 = CARRY(MC1L19_adder_eqn);


--MC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y7_N30
MC2_counter_comb_bita0_adder_eqn = ( MC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MC2_counter_comb_bita0 = SUM(MC2_counter_comb_bita0_adder_eqn);

--MC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y7_N30
MC2L3_adder_eqn = ( MC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
MC2L3 = CARRY(MC2L3_adder_eqn);


--FB1L2 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~1 at LABCELL_X11_Y10_N15
FB1L2_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L7 );
FB1L2 = SUM(FB1L2_adder_eqn);

--FB1L3 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~2 at LABCELL_X11_Y10_N15
FB1L3_adder_eqn = ( !FB1_internal_counter[5] ) + ( VCC ) + ( FB1L7 );
FB1L3 = CARRY(FB1L3_adder_eqn);


--FB1L6 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~5 at LABCELL_X11_Y10_N12
FB1L6_adder_eqn = ( !FB1_internal_counter[4] ) + ( VCC ) + ( FB1L27 );
FB1L6 = SUM(FB1L6_adder_eqn);

--FB1L7 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~6 at LABCELL_X11_Y10_N12
FB1L7_adder_eqn = ( !FB1_internal_counter[4] ) + ( VCC ) + ( FB1L27 );
FB1L7 = CARRY(FB1L7_adder_eqn);


--FB1L10 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~9 at LABCELL_X11_Y10_N27
FB1L10_adder_eqn = ( !FB1_internal_counter[9] ) + ( VCC ) + ( FB1L15 );
FB1L10 = SUM(FB1L10_adder_eqn);


--FB1L14 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~13 at LABCELL_X11_Y10_N24
FB1L14_adder_eqn = ( !FB1_internal_counter[8] ) + ( VCC ) + ( FB1L19 );
FB1L14 = SUM(FB1L14_adder_eqn);

--FB1L15 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~14 at LABCELL_X11_Y10_N24
FB1L15_adder_eqn = ( !FB1_internal_counter[8] ) + ( VCC ) + ( FB1L19 );
FB1L15 = CARRY(FB1L15_adder_eqn);


--FB1L18 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~17 at LABCELL_X11_Y10_N21
FB1L18_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L23 );
FB1L18 = SUM(FB1L18_adder_eqn);

--FB1L19 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~18 at LABCELL_X11_Y10_N21
FB1L19_adder_eqn = ( !FB1_internal_counter[7] ) + ( VCC ) + ( FB1L23 );
FB1L19 = CARRY(FB1L19_adder_eqn);


--FB1L22 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~21 at LABCELL_X11_Y10_N18
FB1L22_adder_eqn = ( !FB1_internal_counter[6] ) + ( VCC ) + ( FB1L3 );
FB1L22 = SUM(FB1L22_adder_eqn);

--FB1L23 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~22 at LABCELL_X11_Y10_N18
FB1L23_adder_eqn = ( !FB1_internal_counter[6] ) + ( VCC ) + ( FB1L3 );
FB1L23 = CARRY(FB1L23_adder_eqn);


--FB1L26 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~25 at LABCELL_X11_Y10_N9
FB1L26_adder_eqn = ( !FB1_internal_counter[3] ) + ( VCC ) + ( FB1L31 );
FB1L26 = SUM(FB1L26_adder_eqn);

--FB1L27 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~26 at LABCELL_X11_Y10_N9
FB1L27_adder_eqn = ( !FB1_internal_counter[3] ) + ( VCC ) + ( FB1L31 );
FB1L27 = CARRY(FB1L27_adder_eqn);


--FB1L30 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~29 at LABCELL_X11_Y10_N6
FB1L30_adder_eqn = ( !FB1_internal_counter[2] ) + ( VCC ) + ( FB1L35 );
FB1L30 = SUM(FB1L30_adder_eqn);

--FB1L31 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~30 at LABCELL_X11_Y10_N6
FB1L31_adder_eqn = ( !FB1_internal_counter[2] ) + ( VCC ) + ( FB1L35 );
FB1L31 = CARRY(FB1L31_adder_eqn);


--FB1L34 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~33 at LABCELL_X11_Y10_N3
FB1L34_adder_eqn = ( !FB1_internal_counter[1] ) + ( VCC ) + ( FB1L39 );
FB1L34 = SUM(FB1L34_adder_eqn);

--FB1L35 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~34 at LABCELL_X11_Y10_N3
FB1L35_adder_eqn = ( !FB1_internal_counter[1] ) + ( VCC ) + ( FB1L39 );
FB1L35 = CARRY(FB1L35_adder_eqn);


--FB1L38 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~37 at LABCELL_X11_Y10_N0
FB1L38_adder_eqn = ( !FB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
FB1L38 = SUM(FB1L38_adder_eqn);

--FB1L39 is nios_system:NiosII|nios_system_timer_0:timer_0|Add0~38 at LABCELL_X11_Y10_N0
FB1L39_adder_eqn = ( !FB1_internal_counter[0] ) + ( VCC ) + ( !VCC );
FB1L39 = CARRY(FB1L39_adder_eqn);


--VE1_sr[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X3_Y4_N53
--register power-up is low

VE1_sr[22] = DFFEAS(VE1L75, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--HE1_break_readreg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y4_N35
--register power-up is low

HE1_break_readreg[20] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[20],  , HE1L30, VCC);


--SE1_MonDReg[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X4_Y5_N31
--register power-up is low

SE1_MonDReg[20] = DFFEAS(SE1L85, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[20],  , SE1L98, !UE1_take_action_ocimem_b);


--HE1_break_readreg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y4_N58
--register power-up is low

HE1_break_readreg[19] = DFFEAS(HE1L36, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--SE1_MonDReg[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X4_Y5_N34
--register power-up is low

SE1_MonDReg[19] = DFFEAS(SE1L83, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[19],  , SE1L98, !UE1_take_action_ocimem_b);


--VE1_sr[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X3_Y4_N38
--register power-up is low

VE1_sr[19] = DFFEAS(VE1L76, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--YC1_data_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1] at FF_X24_Y8_N29
--register power-up is low

YC1_data_reg[1] = DFFEAS(YC1L35, GLOBAL(LF1L42), !CB1_r_sync_rst,  , NC8_rp_valid,  ,  , YC1L2,  );


--QC3_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X12_Y10_N49
--register power-up is low

QC3_av_readdata_pre[1] = DFFEAS(QC3L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , KC2_q_b[1],  ,  , V1_read_0);


--S1_readdata[1] is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1] at FF_X10_Y11_N31
--register power-up is low

S1_readdata[1] = DFFEAS(S1L76, GLOBAL(LF1L42),  ,  , S1L28,  ,  , CB1_r_sync_rst,  );


--T1_readdata[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[1] at FF_X15_Y9_N31
--register power-up is low

T1_readdata[1] = DFFEAS(T1L105, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--HB1_right_audio_fifo_read_space[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2] at FF_X9_Y11_N34
--register power-up is low

HB1_right_audio_fifo_read_space[2] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB2L34Q,  , S1L13, VCC);


--T1_address_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[2] at FF_X17_Y10_N43
--register power-up is low

T1_address_reg[2] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L30, ZD1_d_writedata[2],  , T1_internal_reset, VCC);


--XB1_shiftreg_data[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3] at FF_X18_Y10_N7
--register power-up is low

XB1_shiftreg_data[3] = DFFEAS(XB1L88, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--LC2_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X8_Y3_N0
LC2_counter_comb_bita0_adder_eqn = ( LC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC2_counter_comb_bita0 = SUM(LC2_counter_comb_bita0_adder_eqn);

--LC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X8_Y3_N0
LC2L3_adder_eqn = ( LC2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC2L3 = CARRY(LC2L3_adder_eqn);


--LC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X8_Y3_N3
LC2_counter_comb_bita1_adder_eqn = ( LC2_counter_reg_bit[1] ) + ( GND ) + ( LC2L3 );
LC2_counter_comb_bita1 = SUM(LC2_counter_comb_bita1_adder_eqn);

--LC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X8_Y3_N3
LC2L7_adder_eqn = ( LC2_counter_reg_bit[1] ) + ( GND ) + ( LC2L3 );
LC2L7 = CARRY(LC2L7_adder_eqn);


--LC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X8_Y3_N6
LC2_counter_comb_bita2_adder_eqn = ( LC2_counter_reg_bit[2] ) + ( GND ) + ( LC2L7 );
LC2_counter_comb_bita2 = SUM(LC2_counter_comb_bita2_adder_eqn);

--LC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X8_Y3_N6
LC2L11_adder_eqn = ( LC2_counter_reg_bit[2] ) + ( GND ) + ( LC2L7 );
LC2L11 = CARRY(LC2L11_adder_eqn);


--LC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X8_Y3_N9
LC2_counter_comb_bita3_adder_eqn = ( LC2_counter_reg_bit[3] ) + ( GND ) + ( LC2L11 );
LC2_counter_comb_bita3 = SUM(LC2_counter_comb_bita3_adder_eqn);

--LC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X8_Y3_N9
LC2L15_adder_eqn = ( LC2_counter_reg_bit[3] ) + ( GND ) + ( LC2L11 );
LC2L15 = CARRY(LC2L15_adder_eqn);


--LC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X8_Y3_N12
LC2_counter_comb_bita4_adder_eqn = ( LC2_counter_reg_bit[4] ) + ( GND ) + ( LC2L15 );
LC2_counter_comb_bita4 = SUM(LC2_counter_comb_bita4_adder_eqn);

--LC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X8_Y3_N12
LC2L19_adder_eqn = ( LC2_counter_reg_bit[4] ) + ( GND ) + ( LC2L15 );
LC2L19 = CARRY(LC2L19_adder_eqn);


--LC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X8_Y3_N15
LC2_counter_comb_bita5_adder_eqn = ( LC2_counter_reg_bit[5] ) + ( GND ) + ( LC2L19 );
LC2_counter_comb_bita5 = SUM(LC2_counter_comb_bita5_adder_eqn);


--LC1_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y3_N30
LC1_counter_comb_bita0_adder_eqn = ( LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC1_counter_comb_bita0 = SUM(LC1_counter_comb_bita0_adder_eqn);

--LC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y3_N30
LC1L3_adder_eqn = ( LC1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC1L3 = CARRY(LC1L3_adder_eqn);


--LC1_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y3_N33
LC1_counter_comb_bita1_adder_eqn = ( LC1_counter_reg_bit[1] ) + ( GND ) + ( LC1L3 );
LC1_counter_comb_bita1 = SUM(LC1_counter_comb_bita1_adder_eqn);

--LC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y3_N33
LC1L7_adder_eqn = ( LC1_counter_reg_bit[1] ) + ( GND ) + ( LC1L3 );
LC1L7 = CARRY(LC1L7_adder_eqn);


--LC1_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y3_N36
LC1_counter_comb_bita2_adder_eqn = ( LC1_counter_reg_bit[2] ) + ( GND ) + ( LC1L7 );
LC1_counter_comb_bita2 = SUM(LC1_counter_comb_bita2_adder_eqn);

--LC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y3_N36
LC1L11_adder_eqn = ( LC1_counter_reg_bit[2] ) + ( GND ) + ( LC1L7 );
LC1L11 = CARRY(LC1L11_adder_eqn);


--LC1_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y3_N39
LC1_counter_comb_bita3_adder_eqn = ( LC1_counter_reg_bit[3] ) + ( GND ) + ( LC1L11 );
LC1_counter_comb_bita3 = SUM(LC1_counter_comb_bita3_adder_eqn);

--LC1L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y3_N39
LC1L15_adder_eqn = ( LC1_counter_reg_bit[3] ) + ( GND ) + ( LC1L11 );
LC1L15 = CARRY(LC1L15_adder_eqn);


--LC1_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y3_N42
LC1_counter_comb_bita4_adder_eqn = ( LC1_counter_reg_bit[4] ) + ( GND ) + ( LC1L15 );
LC1_counter_comb_bita4 = SUM(LC1_counter_comb_bita4_adder_eqn);

--LC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y3_N42
LC1L19_adder_eqn = ( LC1_counter_reg_bit[4] ) + ( GND ) + ( LC1L15 );
LC1L19 = CARRY(LC1L19_adder_eqn);


--LC1_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y3_N45
LC1_counter_comb_bita5_adder_eqn = ( LC1_counter_reg_bit[5] ) + ( GND ) + ( LC1L19 );
LC1_counter_comb_bita5 = SUM(LC1_counter_comb_bita5_adder_eqn);


--MC2_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y7_N33
MC2_counter_comb_bita1_adder_eqn = ( MC2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( MC2L3 );
MC2_counter_comb_bita1 = SUM(MC2_counter_comb_bita1_adder_eqn);

--MC2L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y7_N33
MC2L7_adder_eqn = ( MC2_counter_reg_bit[1] ) + ( !V1_wr_rfifo ) + ( MC2L3 );
MC2L7 = CARRY(MC2L7_adder_eqn);


--MC2_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y7_N42
MC2_counter_comb_bita4_adder_eqn = ( MC2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( MC2L15 );
MC2_counter_comb_bita4 = SUM(MC2_counter_comb_bita4_adder_eqn);

--MC2L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y7_N42
MC2L19_adder_eqn = ( MC2_counter_reg_bit[4] ) + ( !V1_wr_rfifo ) + ( MC2L15 );
MC2L19 = CARRY(MC2L19_adder_eqn);


--MC2_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y7_N39
MC2_counter_comb_bita3_adder_eqn = ( MC2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( MC2L11 );
MC2_counter_comb_bita3 = SUM(MC2_counter_comb_bita3_adder_eqn);

--MC2L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y7_N39
MC2L15_adder_eqn = ( MC2_counter_reg_bit[3] ) + ( !V1_wr_rfifo ) + ( MC2L11 );
MC2L15 = CARRY(MC2L15_adder_eqn);


--MC2_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y7_N36
MC2_counter_comb_bita2_adder_eqn = ( MC2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( MC2L7 );
MC2_counter_comb_bita2 = SUM(MC2_counter_comb_bita2_adder_eqn);

--MC2L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y7_N36
MC2L11_adder_eqn = ( MC2_counter_reg_bit[2] ) + ( !V1_wr_rfifo ) + ( MC2L7 );
MC2L11 = CARRY(MC2L11_adder_eqn);


--MC2_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y7_N45
MC2_counter_comb_bita5_adder_eqn = ( MC2_counter_reg_bit[5] ) + ( !V1_wr_rfifo ) + ( MC2L19 );
MC2_counter_comb_bita5 = SUM(MC2_counter_comb_bita5_adder_eqn);


--BC1_count[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X1_Y3_N52
--register power-up is low

BC1_count[5] = AMPP_FUNCTION(A1L5, BC1_count[4], !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--HE1_break_readreg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y4_N31
--register power-up is low

HE1_break_readreg[24] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[24],  , HE1L30, VCC);


--SE1_MonDReg[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X4_Y5_N49
--register power-up is low

SE1_MonDReg[24] = DFFEAS(SE1L93, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[24],  , SE1L98, !UE1_take_action_ocimem_b);


--VE1_sr[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X1_Y4_N41
--register power-up is low

VE1_sr[6] = DFFEAS(VE1L77, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X7_Y4_N11
--register power-up is low

HE1_break_readreg[4] = DFFEAS(HE1L10, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y4_N29
--register power-up is low

HE1_break_readreg[26] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[26],  , HE1L30, VCC);


--HE1_break_readreg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y4_N19
--register power-up is low

HE1_break_readreg[25] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[25],  , HE1L30, VCC);


--SE1_MonDReg[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X4_Y5_N52
--register power-up is low

SE1_MonDReg[25] = DFFEAS(SE1L95, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[25],  , SE1L98, !UE1_take_action_ocimem_b);


--VE1_sr[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X3_Y4_N8
--register power-up is low

VE1_sr[29] = DFFEAS(VE1L78, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--HE1_break_readreg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X4_Y4_N22
--register power-up is low

HE1_break_readreg[27] = DFFEAS(HE1L45, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--SE1_MonDReg[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X4_Y5_N19
--register power-up is low

SE1_MonDReg[27] = DFFEAS(SE1L99, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[27],  , SE1L98, !UE1_take_action_ocimem_b);


--VE1_sr[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X3_Y4_N11
--register power-up is low

VE1_sr[30] = DFFEAS(VE1L79, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--VE1_sr[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X3_Y4_N14
--register power-up is low

VE1_sr[32] = DFFEAS(VE1L83, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--XB1_shiftreg_data[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22] at FF_X17_Y11_N41
--register power-up is low

XB1_shiftreg_data[22] = DFFEAS(XB1L89, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[22] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[22] at FF_X15_Y11_N20
--register power-up is low

XB1_shiftreg_mask[22] = DFFEAS(XB1L134, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9] at FF_X4_Y8_N11
--register power-up is low

JB1_data_out_shift_reg[9] = DFFEAS(JB1L99, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--HB1_data_in_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3] at FF_X6_Y11_N7
--register power-up is low

HB1_data_in_shift_reg[3] = DFFEAS(HB1L16, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--TB2_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X9_Y11_N11
--register power-up is low

TB2_counter_reg_bit[3] = DFFEAS(TB2_counter_comb_bita3, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--T1_data_reg[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[3] at FF_X15_Y9_N22
--register power-up is low

T1_data_reg[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L55, ZD1_d_writedata[3],  , T1_internal_reset, VCC);


--VB1_data_out[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[4] at FF_X19_Y11_N43
--register power-up is low

VB1_data_out[4] = DFFEAS(WB1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--SE1_MonDReg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X4_Y5_N23
--register power-up is low

SE1_MonDReg[13] = DFFEAS(SE1L73, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[13],  , SE1L98, !UE1_take_action_ocimem_b);


--SE1_MonDReg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X4_Y5_N25
--register power-up is low

SE1_MonDReg[14] = DFFEAS(SE1L75, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[14],  , SE1L98, !UE1_take_action_ocimem_b);


--SE1_MonDReg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X4_Y5_N28
--register power-up is low

SE1_MonDReg[15] = DFFEAS(SE1L77, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[15],  , SE1L98, !UE1_take_action_ocimem_b);


--TB2_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X9_Y11_N14
--register power-up is low

TB2_counter_reg_bit[4] = DFFEAS(TB2_counter_comb_bita4, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[4] at FF_X6_Y11_N16
--register power-up is low

HB1_data_in_shift_reg[4] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[3],  , S1L13, VCC);


--T1_data_reg[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4] at FF_X17_Y10_N25
--register power-up is low

T1_data_reg[4] = DFFEAS(T1L60, GLOBAL(LF1L42),  ,  , T1L55,  ,  , T1_internal_reset,  );


--VB1_data_out[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[5] at FF_X21_Y10_N31
--register power-up is low

VB1_data_out[5] = DFFEAS(WB1L7, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--SE1_MonDReg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X4_Y5_N55
--register power-up is low

SE1_MonDReg[10] = DFFEAS(SE1L68, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[10],  , SE1L98, !UE1_take_action_ocimem_b);


--TB2_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X9_Y11_N20
--register power-up is low

TB2_counter_reg_bit[6] = DFFEAS(TB2_counter_comb_bita6, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[6] at FF_X6_Y11_N8
--register power-up is low

HB1_data_in_shift_reg[6] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[5],  , S1L13, VCC);


--T1_data_reg[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6] at FF_X17_Y10_N28
--register power-up is low

T1_data_reg[6] = DFFEAS(T1L63, GLOBAL(LF1L42),  ,  , T1L55,  ,  , T1_internal_reset,  );


--VB1_data_out[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[7] at FF_X19_Y11_N25
--register power-up is low

VB1_data_out[7] = DFFEAS(WB1L9, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--TB2_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X9_Y11_N17
--register power-up is low

TB2_counter_reg_bit[5] = DFFEAS(TB2_counter_comb_bita5, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5] at FF_X6_Y11_N10
--register power-up is low

HB1_data_in_shift_reg[5] = DFFEAS(HB1L19, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--T1_data_reg[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[5] at FF_X17_Y10_N31
--register power-up is low

T1_data_reg[5] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L55, ZD1_d_writedata[5],  , T1_internal_reset, VCC);


--VB1_data_out[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[6] at FF_X21_Y10_N49
--register power-up is low

VB1_data_out[6] = DFFEAS(WB1L8, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--JB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~1 at LABCELL_X12_Y8_N12
JB1L34_adder_eqn = ( !TB4_counter_reg_bit[4] ) + ( GND ) + ( JB1L47 );
JB1L34 = SUM(JB1L34_adder_eqn);

--JB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~2 at LABCELL_X12_Y8_N12
JB1L35_adder_eqn = ( !TB4_counter_reg_bit[4] ) + ( GND ) + ( JB1L47 );
JB1L35 = CARRY(JB1L35_adder_eqn);


--JB1_left_channel_fifo_write_space[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4] at FF_X10_Y8_N43
--register power-up is low

JB1_left_channel_fifo_write_space[4] = DFFEAS(JB1L14, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--SE1_MonDReg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X4_Y5_N58
--register power-up is low

SE1_MonDReg[21] = DFFEAS(SE1L87, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[21],  , SE1L98, !UE1_take_action_ocimem_b);


--JB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~1 at LABCELL_X10_Y8_N33
JB1L2_adder_eqn = ( !TB3_counter_reg_bit[1] ) + ( GND ) + ( JB1L11 );
JB1L2 = SUM(JB1L2_adder_eqn);

--JB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~2 at LABCELL_X10_Y8_N33
JB1L3_adder_eqn = ( !TB3_counter_reg_bit[1] ) + ( GND ) + ( JB1L11 );
JB1L3 = CARRY(JB1L3_adder_eqn);


--JB1L38 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~5 at LABCELL_X12_Y8_N15
JB1L38_adder_eqn = ( !TB4_counter_reg_bit[5] ) + ( GND ) + ( JB1L35 );
JB1L38 = SUM(JB1L38_adder_eqn);

--JB1L39 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~6 at LABCELL_X12_Y8_N15
JB1L39_adder_eqn = ( !TB4_counter_reg_bit[5] ) + ( GND ) + ( JB1L35 );
JB1L39 = CARRY(JB1L39_adder_eqn);


--JB1_left_channel_fifo_write_space[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5] at FF_X10_Y8_N46
--register power-up is low

JB1_left_channel_fifo_write_space[5] = DFFEAS(JB1L18, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--JB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~9 at LABCELL_X12_Y8_N6
JB1L42_adder_eqn = ( !TB4_counter_reg_bit[2] ) + ( GND ) + ( JB1L59 );
JB1L42 = SUM(JB1L42_adder_eqn);

--JB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~10 at LABCELL_X12_Y8_N6
JB1L43_adder_eqn = ( !TB4_counter_reg_bit[2] ) + ( GND ) + ( JB1L59 );
JB1L43 = CARRY(JB1L43_adder_eqn);


--SE1_MonDReg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X4_Y5_N37
--register power-up is low

SE1_MonDReg[22] = DFFEAS(SE1L89, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[22],  , SE1L98, !UE1_take_action_ocimem_b);


--JB1L46 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~13 at LABCELL_X12_Y8_N9
JB1L46_adder_eqn = ( !TB4_counter_reg_bit[3] ) + ( GND ) + ( JB1L43 );
JB1L46 = SUM(JB1L46_adder_eqn);

--JB1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~14 at LABCELL_X12_Y8_N9
JB1L47_adder_eqn = ( !TB4_counter_reg_bit[3] ) + ( GND ) + ( JB1L43 );
JB1L47 = CARRY(JB1L47_adder_eqn);


--JB1_left_channel_fifo_write_space[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3] at FF_X10_Y8_N40
--register power-up is low

JB1_left_channel_fifo_write_space[3] = DFFEAS(JB1L22, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--SE1_MonDReg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X4_Y5_N40
--register power-up is low

SE1_MonDReg[23] = DFFEAS(SE1L91, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[23],  , SE1L98, !UE1_take_action_ocimem_b);


--JB1L50 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~17 at LABCELL_X12_Y8_N18
JB1L50_adder_eqn = ( !TB4_counter_reg_bit[6] ) + ( GND ) + ( JB1L39 );
JB1L50 = SUM(JB1L50_adder_eqn);

--JB1L51 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~18 at LABCELL_X12_Y8_N18
JB1L51_adder_eqn = ( !TB4_counter_reg_bit[6] ) + ( GND ) + ( JB1L39 );
JB1L51 = CARRY(JB1L51_adder_eqn);


--JB1_left_channel_fifo_write_space[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6] at FF_X10_Y8_N49
--register power-up is low

JB1_left_channel_fifo_write_space[6] = DFFEAS(JB1L26, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--JB1L54 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~21 at LABCELL_X12_Y8_N21
JB1L54_adder_eqn = ( !PB4_full_dff ) + ( VCC ) + ( JB1L51 );
JB1L54 = SUM(JB1L54_adder_eqn);


--JB1_left_channel_fifo_write_space[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7] at FF_X10_Y8_N52
--register power-up is low

JB1_left_channel_fifo_write_space[7] = DFFEAS(JB1L30, GLOBAL(LF1L42),  ,  ,  ,  ,  , !S1L12,  );


--ZD1L226 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at LABCELL_X23_Y4_N24
ZD1L226_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[27]) ) + ( ZD1_E_src1[27] ) + ( ZD1L143 );
ZD1L226 = SUM(ZD1L226_adder_eqn);

--ZD1L227 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at LABCELL_X23_Y4_N24
ZD1L227_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[27]) ) + ( ZD1_E_src1[27] ) + ( ZD1L143 );
ZD1L227 = CARRY(ZD1L227_adder_eqn);


--SE1_MonDReg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X4_Y5_N43
--register power-up is low

SE1_MonDReg[30] = DFFEAS(SE1L104, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[30],  , SE1L98, !UE1_take_action_ocimem_b);


--JB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~5 at LABCELL_X10_Y8_N36
JB1L6_adder_eqn = ( !TB3_counter_reg_bit[2] ) + ( GND ) + ( JB1L3 );
JB1L6 = SUM(JB1L6_adder_eqn);

--JB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~6 at LABCELL_X10_Y8_N36
JB1L7_adder_eqn = ( !TB3_counter_reg_bit[2] ) + ( GND ) + ( JB1L3 );
JB1L7 = CARRY(JB1L7_adder_eqn);


--JB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~9 at LABCELL_X10_Y8_N30
JB1L10_adder_eqn = ( !TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB1L10 = SUM(JB1L10_adder_eqn);

--JB1L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~10 at LABCELL_X10_Y8_N30
JB1L11_adder_eqn = ( !TB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB1L11 = CARRY(JB1L11_adder_eqn);


--SE1_MonDReg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X4_Y5_N46
--register power-up is low

SE1_MonDReg[28] = DFFEAS(SE1L101, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[28],  , SE1L98, !UE1_take_action_ocimem_b);


--SE1_MonDReg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X4_Y5_N13
--register power-up is low

SE1_MonDReg[17] = DFFEAS(SE1L80, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[17],  , SE1L98, !UE1_take_action_ocimem_b);


--TB1_counter_reg_bit[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5] at FF_X8_Y11_N16
--register power-up is low

TB1_counter_reg_bit[5] = DFFEAS(TB1_counter_comb_bita5, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13] at FF_X6_Y11_N28
--register power-up is low

HB1_data_in_shift_reg[13] = DFFEAS(HB1L32, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--TB1_counter_reg_bit[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6] at FF_X8_Y11_N19
--register power-up is low

TB1_counter_reg_bit[6] = DFFEAS(TB1_counter_comb_bita6, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14] at FF_X6_Y11_N26
--register power-up is low

HB1_data_in_shift_reg[14] = DFFEAS(HB1L34, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--HB1_data_in_shift_reg[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15] at FF_X6_Y11_N17
--register power-up is low

HB1_data_in_shift_reg[15] = DFFEAS(HB1L36, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--JB1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~25 at LABCELL_X12_Y8_N3
JB1L58_adder_eqn = ( !TB4_counter_reg_bit[1] ) + ( GND ) + ( JB1L63 );
JB1L58 = SUM(JB1L58_adder_eqn);

--JB1L59 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~26 at LABCELL_X12_Y8_N3
JB1L59_adder_eqn = ( !TB4_counter_reg_bit[1] ) + ( GND ) + ( JB1L63 );
JB1L59 = CARRY(JB1L59_adder_eqn);


--SE1_MonDReg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X8_Y4_N1
--register power-up is low

SE1_MonDReg[7] = DFFEAS(SE1L63, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[7],  , SE1L98, !UE1_take_action_ocimem_b);


--SE1_MonDReg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X4_Y5_N2
--register power-up is low

SE1_MonDReg[6] = DFFEAS(SE1L61, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[6],  , SE1L98, !UE1_take_action_ocimem_b);


--JB1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~29 at LABCELL_X12_Y8_N0
JB1L62_adder_eqn = ( !TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB1L62 = SUM(JB1L62_adder_eqn);

--JB1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add1~30 at LABCELL_X12_Y8_N0
JB1L63_adder_eqn = ( !TB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB1L63 = CARRY(JB1L63_adder_eqn);


--HB1_data_in_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7] at FF_X6_Y11_N58
--register power-up is low

HB1_data_in_shift_reg[7] = DFFEAS(HB1L22, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--T1_data_reg[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7] at FF_X17_Y10_N34
--register power-up is low

T1_data_reg[7] = DFFEAS(T1L65, GLOBAL(LF1L42),  ,  , T1L55,  ,  , T1_internal_reset,  );


--VB1_data_out[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[8] at FF_X19_Y11_N19
--register power-up is low

VB1_data_out[8] = DFFEAS(WB1L10, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--HB1_data_in_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8] at FF_X6_Y11_N55
--register power-up is low

HB1_data_in_shift_reg[8] = DFFEAS(HB1L24, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--TB1_counter_reg_bit[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0] at FF_X8_Y11_N1
--register power-up is low

TB1_counter_reg_bit[0] = DFFEAS(TB1_counter_comb_bita0, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--VB1_data_out[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[10] at FF_X21_Y10_N55
--register power-up is low

VB1_data_out[10] = DFFEAS(ZB1L1, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0] at FF_X16_Y10_N49
--register power-up is low

T1_address_for_transfer[0] = DFFEAS(T1L14, GLOBAL(LF1L42),  ,  , T1L132,  ,  , T1L129,  );


--T1_data_reg[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[8] at FF_X15_Y9_N37
--register power-up is low

T1_data_reg[8] = DFFEAS(T1L68, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--HB1_data_in_shift_reg[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9] at FF_X6_Y11_N4
--register power-up is low

HB1_data_in_shift_reg[9] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[8],  , S1L13, VCC);


--TB1_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X8_Y11_N4
--register power-up is low

TB1_counter_reg_bit[1] = DFFEAS(TB1_counter_comb_bita1, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--TB1_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X8_Y11_N8
--register power-up is low

TB1_counter_reg_bit[2] = DFFEAS(TB1_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10] at FF_X6_Y11_N1
--register power-up is low

HB1_data_in_shift_reg[10] = DFFEAS(HB1L28, GLOBAL(LF1L42),  ,  , HB1L26,  ,  , S1L13,  );


--TB1_counter_reg_bit[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3] at FF_X8_Y11_N10
--register power-up is low

TB1_counter_reg_bit[3] = DFFEAS(TB1_counter_comb_bita3, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[11] at FF_X6_Y11_N22
--register power-up is low

HB1_data_in_shift_reg[11] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[10],  , S1L13, VCC);


--TB1_counter_reg_bit[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4] at FF_X8_Y11_N14
--register power-up is low

TB1_counter_reg_bit[4] = DFFEAS(TB1_counter_comb_bita4, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--HB1_data_in_shift_reg[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[12] at FF_X6_Y11_N19
--register power-up is low

HB1_data_in_shift_reg[12] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[11],  , S1L13, VCC);


--ZD1L230 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at LABCELL_X23_Y4_N30
ZD1L230_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[29]) ) + ( ZD1_E_src1[29] ) + ( ZD1L235 );
ZD1L230 = SUM(ZD1L230_adder_eqn);

--ZD1L231 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at LABCELL_X23_Y4_N30
ZD1L231_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[29]) ) + ( ZD1_E_src1[29] ) + ( ZD1L235 );
ZD1L231 = CARRY(ZD1L231_adder_eqn);


--ZD1L234 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at LABCELL_X23_Y4_N27
ZD1L234_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[28]) ) + ( ZD1_E_src1[28] ) + ( ZD1L227 );
ZD1L234 = SUM(ZD1L234_adder_eqn);

--ZD1L235 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at LABCELL_X23_Y4_N27
ZD1L235_adder_eqn = ( !ZD1_E_alu_sub $ (!ZD1_E_src2[28]) ) + ( ZD1_E_src1[28] ) + ( ZD1L227 );
ZD1L235 = CARRY(ZD1L235_adder_eqn);


--HE1_break_readreg[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y4_N14
--register power-up is low

HE1_break_readreg[17] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[17],  , HE1L30, VCC);


--PC8_mem[5][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87] at FF_X29_Y9_N2
--register power-up is low

PC8_mem[5][87] = DFFEAS(NC8L14, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L6, PC8_mem[6][87],  ,  , PC8_mem_used[6]);


--PC8_mem[5][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19] at FF_X29_Y9_N23
--register power-up is low

PC8_mem[5][19] = DFFEAS(PC8L55, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L6, PC8_mem[6][19],  ,  , PC8_mem_used[6]);


--PC8_mem[5][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88] at FF_X29_Y9_N19
--register power-up is low

PC8_mem[5][88] = DFFEAS(YC2L110, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L6, PC8_mem[6][88],  ,  , PC8_mem_used[6]);


--LC4_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y6_N0
LC4_counter_comb_bita0_adder_eqn = ( LC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC4_counter_comb_bita0 = SUM(LC4_counter_comb_bita0_adder_eqn);

--LC4L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y6_N0
LC4L3_adder_eqn = ( LC4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC4L3 = CARRY(LC4L3_adder_eqn);


--LC4_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y6_N3
LC4_counter_comb_bita1_adder_eqn = ( LC4_counter_reg_bit[1] ) + ( GND ) + ( LC4L3 );
LC4_counter_comb_bita1 = SUM(LC4_counter_comb_bita1_adder_eqn);

--LC4L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y6_N3
LC4L7_adder_eqn = ( LC4_counter_reg_bit[1] ) + ( GND ) + ( LC4L3 );
LC4L7 = CARRY(LC4L7_adder_eqn);


--LC4_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y6_N6
LC4_counter_comb_bita2_adder_eqn = ( LC4_counter_reg_bit[2] ) + ( GND ) + ( LC4L7 );
LC4_counter_comb_bita2 = SUM(LC4_counter_comb_bita2_adder_eqn);

--LC4L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y6_N6
LC4L11_adder_eqn = ( LC4_counter_reg_bit[2] ) + ( GND ) + ( LC4L7 );
LC4L11 = CARRY(LC4L11_adder_eqn);


--LC4_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y6_N9
LC4_counter_comb_bita3_adder_eqn = ( LC4_counter_reg_bit[3] ) + ( GND ) + ( LC4L11 );
LC4_counter_comb_bita3 = SUM(LC4_counter_comb_bita3_adder_eqn);

--LC4L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y6_N9
LC4L15_adder_eqn = ( LC4_counter_reg_bit[3] ) + ( GND ) + ( LC4L11 );
LC4L15 = CARRY(LC4L15_adder_eqn);


--LC4_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y6_N12
LC4_counter_comb_bita4_adder_eqn = ( LC4_counter_reg_bit[4] ) + ( GND ) + ( LC4L15 );
LC4_counter_comb_bita4 = SUM(LC4_counter_comb_bita4_adder_eqn);

--LC4L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y6_N12
LC4L19_adder_eqn = ( LC4_counter_reg_bit[4] ) + ( GND ) + ( LC4L15 );
LC4L19 = CARRY(LC4L19_adder_eqn);


--LC4_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y6_N15
LC4_counter_comb_bita5_adder_eqn = ( LC4_counter_reg_bit[5] ) + ( GND ) + ( LC4L19 );
LC4_counter_comb_bita5 = SUM(LC4_counter_comb_bita5_adder_eqn);


--LC3_counter_comb_bita0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y6_N30
LC3_counter_comb_bita0_adder_eqn = ( LC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC3_counter_comb_bita0 = SUM(LC3_counter_comb_bita0_adder_eqn);

--LC3L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y6_N30
LC3L3_adder_eqn = ( LC3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LC3L3 = CARRY(LC3L3_adder_eqn);


--LC3_counter_comb_bita1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y6_N33
LC3_counter_comb_bita1_adder_eqn = ( LC3_counter_reg_bit[1] ) + ( GND ) + ( LC3L3 );
LC3_counter_comb_bita1 = SUM(LC3_counter_comb_bita1_adder_eqn);

--LC3L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y6_N33
LC3L7_adder_eqn = ( LC3_counter_reg_bit[1] ) + ( GND ) + ( LC3L3 );
LC3L7 = CARRY(LC3L7_adder_eqn);


--LC3_counter_comb_bita2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y6_N36
LC3_counter_comb_bita2_adder_eqn = ( LC3_counter_reg_bit[2] ) + ( GND ) + ( LC3L7 );
LC3_counter_comb_bita2 = SUM(LC3_counter_comb_bita2_adder_eqn);

--LC3L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y6_N36
LC3L11_adder_eqn = ( LC3_counter_reg_bit[2] ) + ( GND ) + ( LC3L7 );
LC3L11 = CARRY(LC3L11_adder_eqn);


--LC3_counter_comb_bita3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y6_N39
LC3_counter_comb_bita3_adder_eqn = ( LC3_counter_reg_bit[3] ) + ( GND ) + ( LC3L11 );
LC3_counter_comb_bita3 = SUM(LC3_counter_comb_bita3_adder_eqn);

--LC3L15 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y6_N39
LC3L15_adder_eqn = ( LC3_counter_reg_bit[3] ) + ( GND ) + ( LC3L11 );
LC3L15 = CARRY(LC3L15_adder_eqn);


--LC3_counter_comb_bita4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y6_N42
LC3_counter_comb_bita4_adder_eqn = ( LC3_counter_reg_bit[4] ) + ( GND ) + ( LC3L15 );
LC3_counter_comb_bita4 = SUM(LC3_counter_comb_bita4_adder_eqn);

--LC3L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y6_N42
LC3L19_adder_eqn = ( LC3_counter_reg_bit[4] ) + ( GND ) + ( LC3L15 );
LC3L19 = CARRY(LC3L19_adder_eqn);


--LC3_counter_comb_bita5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y6_N45
LC3_counter_comb_bita5_adder_eqn = ( LC3_counter_reg_bit[5] ) + ( GND ) + ( LC3L19 );
LC3_counter_comb_bita5 = SUM(LC3_counter_comb_bita5_adder_eqn);


--TB2_counter_reg_bit[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1] at FF_X9_Y11_N5
--register power-up is low

TB2_counter_reg_bit[1] = DFFEAS(TB2_counter_comb_bita1, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--TB2_counter_reg_bit[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2] at FF_X9_Y11_N7
--register power-up is low

TB2_counter_reg_bit[2] = DFFEAS(TB2_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--LB1_counting is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting at FF_X7_Y11_N14
--register power-up is low

LB1_counting = DFFEAS(LB1L18, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--UB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y11_N30
UB2_counter_comb_bita0_adder_eqn = ( UB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB2_counter_comb_bita0 = SUM(UB2_counter_comb_bita0_adder_eqn);

--UB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y11_N30
UB2L4_adder_eqn = ( UB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB2L4 = CARRY(UB2L4_adder_eqn);


--UB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y11_N33
UB2_counter_comb_bita1_adder_eqn = ( UB2_counter_reg_bit[1] ) + ( GND ) + ( UB2L4 );
UB2_counter_comb_bita1 = SUM(UB2_counter_comb_bita1_adder_eqn);

--UB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y11_N33
UB2L8_adder_eqn = ( UB2_counter_reg_bit[1] ) + ( GND ) + ( UB2L4 );
UB2L8 = CARRY(UB2L8_adder_eqn);


--UB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y11_N36
UB2_counter_comb_bita2_adder_eqn = ( UB2_counter_reg_bit[2] ) + ( GND ) + ( UB2L8 );
UB2_counter_comb_bita2 = SUM(UB2_counter_comb_bita2_adder_eqn);

--UB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y11_N36
UB2L12_adder_eqn = ( UB2_counter_reg_bit[2] ) + ( GND ) + ( UB2L8 );
UB2L12 = CARRY(UB2L12_adder_eqn);


--UB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y11_N39
UB2_counter_comb_bita3_adder_eqn = ( UB2_counter_reg_bit[3] ) + ( GND ) + ( UB2L12 );
UB2_counter_comb_bita3 = SUM(UB2_counter_comb_bita3_adder_eqn);

--UB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y11_N39
UB2L16_adder_eqn = ( UB2_counter_reg_bit[3] ) + ( GND ) + ( UB2L12 );
UB2L16 = CARRY(UB2L16_adder_eqn);


--UB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y11_N42
UB2_counter_comb_bita4_adder_eqn = ( UB2_counter_reg_bit[4] ) + ( GND ) + ( UB2L16 );
UB2_counter_comb_bita4 = SUM(UB2_counter_comb_bita4_adder_eqn);

--UB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y11_N42
UB2L20_adder_eqn = ( UB2_counter_reg_bit[4] ) + ( GND ) + ( UB2L16 );
UB2L20 = CARRY(UB2L20_adder_eqn);


--UB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y11_N45
UB2_counter_comb_bita5_adder_eqn = ( UB2_counter_reg_bit[5] ) + ( GND ) + ( UB2L20 );
UB2_counter_comb_bita5 = SUM(UB2_counter_comb_bita5_adder_eqn);

--UB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at MLABCELL_X6_Y11_N45
UB2L24_adder_eqn = ( UB2_counter_reg_bit[5] ) + ( GND ) + ( UB2L20 );
UB2L24 = CARRY(UB2L24_adder_eqn);


--UB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at MLABCELL_X6_Y11_N48
UB2_counter_comb_bita6_adder_eqn = ( UB2_counter_reg_bit[6] ) + ( GND ) + ( UB2L24 );
UB2_counter_comb_bita6 = SUM(UB2_counter_comb_bita6_adder_eqn);


--PB2_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X7_Y11_N55
--register power-up is low

PB2_usedw_is_2_dff = DFFEAS(PB2L44, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--SB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at MLABCELL_X8_Y12_N30
SB2_counter_comb_bita0_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2_counter_comb_bita0 = SUM(SB2_counter_comb_bita0_adder_eqn);

--SB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at MLABCELL_X8_Y12_N30
SB2L4_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2L4 = CARRY(SB2L4_adder_eqn);


--SB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at MLABCELL_X8_Y12_N33
SB2_counter_comb_bita1_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( GND ) + ( SB2L4 );
SB2_counter_comb_bita1 = SUM(SB2_counter_comb_bita1_adder_eqn);

--SB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at MLABCELL_X8_Y12_N33
SB2L8_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( GND ) + ( SB2L4 );
SB2L8 = CARRY(SB2L8_adder_eqn);


--SB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at MLABCELL_X8_Y12_N36
SB2_counter_comb_bita2_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( GND ) + ( SB2L8 );
SB2_counter_comb_bita2 = SUM(SB2_counter_comb_bita2_adder_eqn);

--SB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at MLABCELL_X8_Y12_N36
SB2L12_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( GND ) + ( SB2L8 );
SB2L12 = CARRY(SB2L12_adder_eqn);


--SB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at MLABCELL_X8_Y12_N39
SB2_counter_comb_bita3_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( GND ) + ( SB2L12 );
SB2_counter_comb_bita3 = SUM(SB2_counter_comb_bita3_adder_eqn);

--SB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at MLABCELL_X8_Y12_N39
SB2L16_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( GND ) + ( SB2L12 );
SB2L16 = CARRY(SB2L16_adder_eqn);


--SB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at MLABCELL_X8_Y12_N42
SB2_counter_comb_bita4_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( GND ) + ( SB2L16 );
SB2_counter_comb_bita4 = SUM(SB2_counter_comb_bita4_adder_eqn);

--SB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at MLABCELL_X8_Y12_N42
SB2L20_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( GND ) + ( SB2L16 );
SB2L20 = CARRY(SB2L20_adder_eqn);


--SB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at MLABCELL_X8_Y12_N45
SB2_counter_comb_bita5_adder_eqn = ( SB2_counter_reg_bit[5] ) + ( GND ) + ( SB2L20 );
SB2_counter_comb_bita5 = SUM(SB2_counter_comb_bita5_adder_eqn);


--UB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0 at LABCELL_X11_Y11_N0
UB1_counter_comb_bita0_adder_eqn = ( UB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB1_counter_comb_bita0 = SUM(UB1_counter_comb_bita0_adder_eqn);

--UB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT at LABCELL_X11_Y11_N0
UB1L4_adder_eqn = ( UB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
UB1L4 = CARRY(UB1L4_adder_eqn);


--UB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1 at LABCELL_X11_Y11_N3
UB1_counter_comb_bita1_adder_eqn = ( UB1_counter_reg_bit[1] ) + ( GND ) + ( UB1L4 );
UB1_counter_comb_bita1 = SUM(UB1_counter_comb_bita1_adder_eqn);

--UB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT at LABCELL_X11_Y11_N3
UB1L8_adder_eqn = ( UB1_counter_reg_bit[1] ) + ( GND ) + ( UB1L4 );
UB1L8 = CARRY(UB1L8_adder_eqn);


--UB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2 at LABCELL_X11_Y11_N6
UB1_counter_comb_bita2_adder_eqn = ( UB1_counter_reg_bit[2] ) + ( GND ) + ( UB1L8 );
UB1_counter_comb_bita2 = SUM(UB1_counter_comb_bita2_adder_eqn);

--UB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT at LABCELL_X11_Y11_N6
UB1L12_adder_eqn = ( UB1_counter_reg_bit[2] ) + ( GND ) + ( UB1L8 );
UB1L12 = CARRY(UB1L12_adder_eqn);


--UB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3 at LABCELL_X11_Y11_N9
UB1_counter_comb_bita3_adder_eqn = ( UB1_counter_reg_bit[3] ) + ( GND ) + ( UB1L12 );
UB1_counter_comb_bita3 = SUM(UB1_counter_comb_bita3_adder_eqn);

--UB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT at LABCELL_X11_Y11_N9
UB1L16_adder_eqn = ( UB1_counter_reg_bit[3] ) + ( GND ) + ( UB1L12 );
UB1L16 = CARRY(UB1L16_adder_eqn);


--UB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4 at LABCELL_X11_Y11_N12
UB1_counter_comb_bita4_adder_eqn = ( UB1_counter_reg_bit[4] ) + ( GND ) + ( UB1L16 );
UB1_counter_comb_bita4 = SUM(UB1_counter_comb_bita4_adder_eqn);

--UB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT at LABCELL_X11_Y11_N12
UB1L20_adder_eqn = ( UB1_counter_reg_bit[4] ) + ( GND ) + ( UB1L16 );
UB1L20 = CARRY(UB1L20_adder_eqn);


--UB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5 at LABCELL_X11_Y11_N15
UB1_counter_comb_bita5_adder_eqn = ( UB1_counter_reg_bit[5] ) + ( GND ) + ( UB1L20 );
UB1_counter_comb_bita5 = SUM(UB1_counter_comb_bita5_adder_eqn);

--UB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT at LABCELL_X11_Y11_N15
UB1L24_adder_eqn = ( UB1_counter_reg_bit[5] ) + ( GND ) + ( UB1L20 );
UB1L24 = CARRY(UB1L24_adder_eqn);


--UB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6 at LABCELL_X11_Y11_N18
UB1_counter_comb_bita6_adder_eqn = ( UB1_counter_reg_bit[6] ) + ( GND ) + ( UB1L24 );
UB1_counter_comb_bita6 = SUM(UB1_counter_comb_bita6_adder_eqn);


--PB1_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X8_Y11_N31
--register power-up is low

PB1_usedw_is_2_dff = DFFEAS(PB1L44, GLOBAL(LF1L42),  ,  ,  ,  ,  , S1L13,  );


--SB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0 at LABCELL_X13_Y11_N30
SB1_counter_comb_bita0_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1_counter_comb_bita0 = SUM(SB1_counter_comb_bita0_adder_eqn);

--SB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT at LABCELL_X13_Y11_N30
SB1L4_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1L4 = CARRY(SB1L4_adder_eqn);


--SB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1 at LABCELL_X13_Y11_N33
SB1_counter_comb_bita1_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( GND ) + ( SB1L4 );
SB1_counter_comb_bita1 = SUM(SB1_counter_comb_bita1_adder_eqn);

--SB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT at LABCELL_X13_Y11_N33
SB1L8_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( GND ) + ( SB1L4 );
SB1L8 = CARRY(SB1L8_adder_eqn);


--SB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2 at LABCELL_X13_Y11_N36
SB1_counter_comb_bita2_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( GND ) + ( SB1L8 );
SB1_counter_comb_bita2 = SUM(SB1_counter_comb_bita2_adder_eqn);

--SB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT at LABCELL_X13_Y11_N36
SB1L12_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( GND ) + ( SB1L8 );
SB1L12 = CARRY(SB1L12_adder_eqn);


--SB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3 at LABCELL_X13_Y11_N39
SB1_counter_comb_bita3_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( GND ) + ( SB1L12 );
SB1_counter_comb_bita3 = SUM(SB1_counter_comb_bita3_adder_eqn);

--SB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT at LABCELL_X13_Y11_N39
SB1L16_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( GND ) + ( SB1L12 );
SB1L16 = CARRY(SB1L16_adder_eqn);


--SB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4 at LABCELL_X13_Y11_N42
SB1_counter_comb_bita4_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( GND ) + ( SB1L16 );
SB1_counter_comb_bita4 = SUM(SB1_counter_comb_bita4_adder_eqn);

--SB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT at LABCELL_X13_Y11_N42
SB1L20_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( GND ) + ( SB1L16 );
SB1L20 = CARRY(SB1L20_adder_eqn);


--SB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5 at LABCELL_X13_Y11_N45
SB1_counter_comb_bita5_adder_eqn = ( SB1_counter_reg_bit[5] ) + ( GND ) + ( SB1L20 );
SB1_counter_comb_bita5 = SUM(SB1_counter_comb_bita5_adder_eqn);


--TB2_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at LABCELL_X9_Y11_N0
TB2_counter_comb_bita0_adder_eqn = ( TB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB2_counter_comb_bita0 = SUM(TB2_counter_comb_bita0_adder_eqn);

--TB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at LABCELL_X9_Y11_N0
TB2L4_adder_eqn = ( TB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB2L4 = CARRY(TB2L4_adder_eqn);


--XB1_shiftreg_data[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16] at FF_X19_Y10_N25
--register power-up is low

XB1_shiftreg_data[16] = DFFEAS(XB1L90, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[17] at FF_X19_Y11_N1
--register power-up is low

VB1_data_out[17] = DFFEAS(ZB1L2, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7] at FF_X16_Y10_N10
--register power-up is low

T1_address_for_transfer[7] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L132, T1_address_reg[7],  , T1L129, VCC);


--T1_address_for_transfer[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6] at FF_X16_Y10_N13
--register power-up is low

T1_address_for_transfer[6] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L132, T1L36Q,  , T1L129, VCC);


--VE1_sr[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X3_Y4_N32
--register power-up is low

VE1_sr[23] = DFFEAS(VE1L85, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--HE1_break_readreg[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y4_N44
--register power-up is low

HE1_break_readreg[21] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[21],  , HE1L30, VCC);


--HE1_break_readreg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X10_Y6_N40
--register power-up is low

HE1_break_readreg[18] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[18],  , HE1L30, VCC);


--HB1_right_audio_fifo_read_space[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1] at FF_X9_Y11_N49
--register power-up is low

HB1_right_audio_fifo_read_space[1] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , TB2_counter_reg_bit[1],  , S1L13, VCC);


--T1_address_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[1] at FF_X17_Y10_N2
--register power-up is low

T1_address_reg[1] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L30, ZD1_d_writedata[1],  , T1_internal_reset, VCC);


--XB1_shiftreg_data[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2] at FF_X18_Y10_N25
--register power-up is low

XB1_shiftreg_data[2] = DFFEAS(XB1L91, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--HB1_data_in_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[2] at FF_X6_Y11_N25
--register power-up is low

HB1_data_in_shift_reg[2] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[1],  , S1L13, VCC);


--T1_data_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[2] at FF_X17_Y10_N55
--register power-up is low

T1_data_reg[2] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L55, ZD1_d_writedata[2],  , T1_internal_reset, VCC);


--VB1_data_out[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[3] at FF_X21_Y10_N13
--register power-up is low

VB1_data_out[3] = DFFEAS(WB1L5, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--BC1_count[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X1_Y3_N49
--register power-up is low

BC1_count[4] = AMPP_FUNCTION(A1L5, BC1L11, !N1_clr_reg, !Q1_state[4], BC1L68);


--HE1_break_readreg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X7_Y4_N25
--register power-up is low

HE1_break_readreg[5] = DFFEAS(HE1L12, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y4_N47
--register power-up is low

HE1_break_readreg[28] = DFFEAS(HE1L47, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X4_Y4_N40
--register power-up is low

HE1_break_readreg[29] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[29],  , HE1L30, VCC);


--HE1_break_readreg[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X4_Y4_N2
--register power-up is low

HE1_break_readreg[30] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[30],  , HE1L30, VCC);


--HE1_break_readreg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X4_Y4_N4
--register power-up is low

HE1_break_readreg[31] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[31],  , HE1L30, VCC);


--SE1_MonDReg[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X8_Y4_N10
--register power-up is low

SE1_MonDReg[31] = DFFEAS(SE1L106, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[31],  , SE1L98, !UE1_take_action_ocimem_b);


--XB1_shiftreg_data[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[21] at FF_X17_Y11_N29
--register power-up is low

XB1_shiftreg_data[21] = DFFEAS(XB1L92, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[21] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[21] at FF_X15_Y11_N8
--register power-up is low

XB1_shiftreg_mask[21] = DFFEAS(XB1L135, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8] at FF_X4_Y8_N38
--register power-up is low

JB1_data_out_shift_reg[8] = DFFEAS(JB1L100, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--TB2_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at LABCELL_X9_Y11_N9
TB2_counter_comb_bita3_adder_eqn = ( TB2_counter_reg_bit[3] ) + ( !HB1L4 ) + ( TB2L12 );
TB2_counter_comb_bita3 = SUM(TB2_counter_comb_bita3_adder_eqn);

--TB2L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at LABCELL_X9_Y11_N9
TB2L16_adder_eqn = ( TB2_counter_reg_bit[3] ) + ( !HB1L4 ) + ( TB2L12 );
TB2L16 = CARRY(TB2L16_adder_eqn);


--BC1_td_shift[8] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X1_Y3_N56
--register power-up is low

BC1_td_shift[8] = AMPP_FUNCTION(A1L5, BC1L90, !N1_clr_reg, !Q1_state[4], BC1L68);


--TB2_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at LABCELL_X9_Y11_N12
TB2_counter_comb_bita4_adder_eqn = ( TB2_counter_reg_bit[4] ) + ( !HB1L4 ) + ( TB2L16 );
TB2_counter_comb_bita4 = SUM(TB2_counter_comb_bita4_adder_eqn);

--TB2L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at LABCELL_X9_Y11_N12
TB2L20_adder_eqn = ( TB2_counter_reg_bit[4] ) + ( !HB1L4 ) + ( TB2L16 );
TB2L20 = CARRY(TB2L20_adder_eqn);


--TB2_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at LABCELL_X9_Y11_N18
TB2_counter_comb_bita6_adder_eqn = ( TB2_counter_reg_bit[6] ) + ( !HB1L4 ) + ( TB2L24 );
TB2_counter_comb_bita6 = SUM(TB2_counter_comb_bita6_adder_eqn);


--TB2_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at LABCELL_X9_Y11_N15
TB2_counter_comb_bita5_adder_eqn = ( TB2_counter_reg_bit[5] ) + ( !HB1L4 ) + ( TB2L20 );
TB2_counter_comb_bita5 = SUM(TB2_counter_comb_bita5_adder_eqn);

--TB2L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at LABCELL_X9_Y11_N15
TB2L24_adder_eqn = ( TB2_counter_reg_bit[5] ) + ( !HB1L4 ) + ( TB2L20 );
TB2L24 = CARRY(TB2L24_adder_eqn);


--JB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~13 at LABCELL_X10_Y8_N42
JB1L14_adder_eqn = ( !TB3_counter_reg_bit[4] ) + ( GND ) + ( JB1L23 );
JB1L14 = SUM(JB1L14_adder_eqn);

--JB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~14 at LABCELL_X10_Y8_N42
JB1L15_adder_eqn = ( !TB3_counter_reg_bit[4] ) + ( GND ) + ( JB1L23 );
JB1L15 = CARRY(JB1L15_adder_eqn);


--JB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~17 at LABCELL_X10_Y8_N45
JB1L18_adder_eqn = ( !TB3_counter_reg_bit[5] ) + ( GND ) + ( JB1L15 );
JB1L18 = SUM(JB1L18_adder_eqn);

--JB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~18 at LABCELL_X10_Y8_N45
JB1L19_adder_eqn = ( !TB3_counter_reg_bit[5] ) + ( GND ) + ( JB1L15 );
JB1L19 = CARRY(JB1L19_adder_eqn);


--JB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~21 at LABCELL_X10_Y8_N39
JB1L22_adder_eqn = ( !TB3_counter_reg_bit[3] ) + ( GND ) + ( JB1L7 );
JB1L22 = SUM(JB1L22_adder_eqn);

--JB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~22 at LABCELL_X10_Y8_N39
JB1L23_adder_eqn = ( !TB3_counter_reg_bit[3] ) + ( GND ) + ( JB1L7 );
JB1L23 = CARRY(JB1L23_adder_eqn);


--JB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~25 at LABCELL_X10_Y8_N48
JB1L26_adder_eqn = ( !TB3_counter_reg_bit[6] ) + ( GND ) + ( JB1L19 );
JB1L26 = SUM(JB1L26_adder_eqn);

--JB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~26 at LABCELL_X10_Y8_N48
JB1L27_adder_eqn = ( !TB3_counter_reg_bit[6] ) + ( GND ) + ( JB1L19 );
JB1L27 = CARRY(JB1L27_adder_eqn);


--JB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|Add0~29 at LABCELL_X10_Y8_N51
JB1L30_adder_eqn = ( !PB3_full_dff ) + ( VCC ) + ( JB1L27 );
JB1L30 = SUM(JB1L30_adder_eqn);


--TB1_counter_comb_bita5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5 at MLABCELL_X8_Y11_N15
TB1_counter_comb_bita5_adder_eqn = ( TB1_counter_reg_bit[5] ) + ( !HB1L7 ) + ( TB1L20 );
TB1_counter_comb_bita5 = SUM(TB1_counter_comb_bita5_adder_eqn);

--TB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT at MLABCELL_X8_Y11_N15
TB1L24_adder_eqn = ( TB1_counter_reg_bit[5] ) + ( !HB1L7 ) + ( TB1L20 );
TB1L24 = CARRY(TB1L24_adder_eqn);


--TB1_counter_comb_bita6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6 at MLABCELL_X8_Y11_N18
TB1_counter_comb_bita6_adder_eqn = ( TB1_counter_reg_bit[6] ) + ( !HB1L7 ) + ( TB1L24 );
TB1_counter_comb_bita6 = SUM(TB1_counter_comb_bita6_adder_eqn);


--TB1_counter_comb_bita0 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0 at MLABCELL_X8_Y11_N0
TB1_counter_comb_bita0_adder_eqn = ( TB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB1_counter_comb_bita0 = SUM(TB1_counter_comb_bita0_adder_eqn);

--TB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT at MLABCELL_X8_Y11_N0
TB1L4_adder_eqn = ( TB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
TB1L4 = CARRY(TB1L4_adder_eqn);


--TB1_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at MLABCELL_X8_Y11_N3
TB1_counter_comb_bita1_adder_eqn = ( TB1_counter_reg_bit[1] ) + ( !HB1L7 ) + ( TB1L4 );
TB1_counter_comb_bita1 = SUM(TB1_counter_comb_bita1_adder_eqn);

--TB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at MLABCELL_X8_Y11_N3
TB1L8_adder_eqn = ( TB1_counter_reg_bit[1] ) + ( !HB1L7 ) + ( TB1L4 );
TB1L8 = CARRY(TB1L8_adder_eqn);


--TB1_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at MLABCELL_X8_Y11_N6
TB1_counter_comb_bita2_adder_eqn = ( TB1_counter_reg_bit[2] ) + ( !HB1L7 ) + ( TB1L8 );
TB1_counter_comb_bita2 = SUM(TB1_counter_comb_bita2_adder_eqn);

--TB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at MLABCELL_X8_Y11_N6
TB1L12_adder_eqn = ( TB1_counter_reg_bit[2] ) + ( !HB1L7 ) + ( TB1L8 );
TB1L12 = CARRY(TB1L12_adder_eqn);


--TB1_counter_comb_bita3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3 at MLABCELL_X8_Y11_N9
TB1_counter_comb_bita3_adder_eqn = ( TB1_counter_reg_bit[3] ) + ( !HB1L7 ) + ( TB1L12 );
TB1_counter_comb_bita3 = SUM(TB1_counter_comb_bita3_adder_eqn);

--TB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT at MLABCELL_X8_Y11_N9
TB1L16_adder_eqn = ( TB1_counter_reg_bit[3] ) + ( !HB1L7 ) + ( TB1L12 );
TB1L16 = CARRY(TB1L16_adder_eqn);


--TB1_counter_comb_bita4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4 at MLABCELL_X8_Y11_N12
TB1_counter_comb_bita4_adder_eqn = ( TB1_counter_reg_bit[4] ) + ( !HB1L7 ) + ( TB1L16 );
TB1_counter_comb_bita4 = SUM(TB1_counter_comb_bita4_adder_eqn);

--TB1L20 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT at MLABCELL_X8_Y11_N12
TB1L20_adder_eqn = ( TB1_counter_reg_bit[4] ) + ( !HB1L7 ) + ( TB1L16 );
TB1L20 = CARRY(TB1L20_adder_eqn);


--VE1_sr[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X3_Y4_N17
--register power-up is low

VE1_sr[16] = DFFEAS(VE1L88, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--TB2_counter_comb_bita1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1 at LABCELL_X9_Y11_N3
TB2_counter_comb_bita1_adder_eqn = ( TB2_counter_reg_bit[1] ) + ( !HB1L4 ) + ( TB2L4 );
TB2_counter_comb_bita1 = SUM(TB2_counter_comb_bita1_adder_eqn);

--TB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT at LABCELL_X9_Y11_N3
TB2L8_adder_eqn = ( TB2_counter_reg_bit[1] ) + ( !HB1L4 ) + ( TB2L4 );
TB2L8 = CARRY(TB2L8_adder_eqn);


--TB2_counter_comb_bita2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2 at LABCELL_X9_Y11_N6
TB2_counter_comb_bita2_adder_eqn = ( TB2_counter_reg_bit[2] ) + ( !HB1L4 ) + ( TB2L8 );
TB2_counter_comb_bita2 = SUM(TB2_counter_comb_bita2_adder_eqn);

--TB2L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT at LABCELL_X9_Y11_N6
TB2L12_adder_eqn = ( TB2_counter_reg_bit[2] ) + ( !HB1L4 ) + ( TB2L8 );
TB2L12 = CARRY(TB2L12_adder_eqn);


--XB1_shiftreg_data[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15] at FF_X19_Y10_N8
--register power-up is low

XB1_shiftreg_data[15] = DFFEAS(XB1L93, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[16] at FF_X21_Y10_N43
--register power-up is low

VB1_data_out[16] = DFFEAS(ZB1L3, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5] at FF_X16_Y10_N58
--register power-up is low

T1_address_for_transfer[5] = DFFEAS(T1L22, GLOBAL(LF1L42),  ,  , T1L132,  ,  , T1L129,  );


--VE1_sr[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X3_Y4_N35
--register power-up is low

VE1_sr[24] = DFFEAS(VE1L89, A1L5,  ,  , VE1L29,  ,  , VE1L30,  );


--HE1_break_readreg[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X10_Y6_N10
--register power-up is low

HE1_break_readreg[22] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[22],  , HE1L30, VCC);


--HB1_data_in_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[1] at FF_X6_Y11_N11
--register power-up is low

HB1_data_in_shift_reg[1] = DFFEAS( , GLOBAL(LF1L42),  ,  , HB1L26, HB1_data_in_shift_reg[0],  , S1L13, VCC);


--T1_data_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[1] at FF_X17_Y10_N58
--register power-up is low

T1_data_reg[1] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L55, ZD1_d_writedata[1],  , T1_internal_reset, VCC);


--VB1_data_out[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[2] at FF_X21_Y10_N1
--register power-up is low

VB1_data_out[2] = DFFEAS(WB1L4, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--BC1_count[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X1_Y3_N35
--register power-up is low

BC1_count[3] = AMPP_FUNCTION(A1L5, BC1_count[2], !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--VE1_sr[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X1_Y4_N8
--register power-up is low

VE1_sr[8] = DFFEAS(VE1L90, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y4_N55
--register power-up is low

HE1_break_readreg[6] = DFFEAS(HE1L14, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--XB1_shiftreg_data[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[20] at FF_X17_Y11_N1
--register power-up is low

XB1_shiftreg_data[20] = DFFEAS(XB1L94, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[20] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[20] at FF_X21_Y11_N4
--register power-up is low

XB1_shiftreg_mask[20] = DFFEAS(XB1L136, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[7] at FF_X4_Y8_N14
--register power-up is low

JB1_data_out_shift_reg[7] = DFFEAS(JB1L101, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--VE1_sr[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X1_Y4_N26
--register power-up is low

VE1_sr[14] = DFFEAS(VE1L91, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--VE1_sr[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X1_Y4_N23
--register power-up is low

VE1_sr[11] = DFFEAS(VE1L94, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--VE1_sr[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X1_Y4_N53
--register power-up is low

VE1_sr[13] = DFFEAS(VE1L95, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--VE1_sr[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X1_Y4_N50
--register power-up is low

VE1_sr[12] = DFFEAS(VE1L96, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--VE1_sr[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X1_Y4_N20
--register power-up is low

VE1_sr[10] = DFFEAS(VE1L97, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--VE1_sr[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X1_Y4_N11
--register power-up is low

VE1_sr[9] = DFFEAS(VE1L98, A1L5,  ,  , VE1L26,  ,  , VE1L25,  );


--HE1_break_readreg[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X4_Y4_N38
--register power-up is low

HE1_break_readreg[15] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[15],  , HE1L30, VCC);


--XB1_shiftreg_data[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[14] at FF_X19_Y10_N50
--register power-up is low

XB1_shiftreg_data[14] = DFFEAS(XB1L95, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[15] at FF_X21_Y10_N7
--register power-up is low

VB1_data_out[15] = DFFEAS(ZB1L4, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4] at FF_X16_Y10_N55
--register power-up is low

T1_address_for_transfer[4] = DFFEAS(T1L20, GLOBAL(LF1L42),  ,  , T1L132,  ,  , T1L129,  );


--HE1_break_readreg[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N16
--register power-up is low

HE1_break_readreg[23] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[23],  , HE1L30, VCC);


--BC1_count[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X1_Y3_N28
--register power-up is low

BC1_count[2] = AMPP_FUNCTION(A1L5, BC1L7Q, !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--HE1_break_readreg[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X7_Y4_N29
--register power-up is low

HE1_break_readreg[7] = DFFEAS(HE1L16, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--XB1_shiftreg_data[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[19] at FF_X16_Y11_N49
--register power-up is low

XB1_shiftreg_data[19] = DFFEAS(XB1L96, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[19] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19] at FF_X21_Y11_N2
--register power-up is low

XB1_shiftreg_mask[19] = DFFEAS(XB1L137, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[6] at FF_X4_Y8_N58
--register power-up is low

JB1_data_out_shift_reg[6] = DFFEAS(JB1L102, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--HE1_break_readreg[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y4_N8
--register power-up is low

HE1_break_readreg[13] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[13],  , HE1L30, VCC);


--HE1_break_readreg[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X7_Y4_N55
--register power-up is low

HE1_break_readreg[14] = DFFEAS(HE1L27, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N10
--register power-up is low

HE1_break_readreg[10] = DFFEAS(HE1L22, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X7_Y4_N59
--register power-up is low

HE1_break_readreg[12] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[12],  , HE1L30, VCC);


--HE1_break_readreg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y4_N59
--register power-up is low

HE1_break_readreg[11] = DFFEAS( , GLOBAL(LF1L42),  ,  , HE1L29, UE1_jdo[11],  , HE1L30, VCC);


--HE1_break_readreg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y4_N13
--register power-up is low

HE1_break_readreg[9] = DFFEAS(HE1L20, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--HE1_break_readreg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y4_N25
--register power-up is low

HE1_break_readreg[8] = DFFEAS(HE1L18, GLOBAL(LF1L42),  ,  , HE1L29,  ,  , HE1L30,  );


--XB1_shiftreg_data[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[13] at FF_X19_Y10_N44
--register power-up is low

XB1_shiftreg_data[13] = DFFEAS(XB1L97, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[14] at FF_X19_Y11_N55
--register power-up is low

VB1_data_out[14] = DFFEAS(WB1L14, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3] at FF_X16_Y10_N40
--register power-up is low

T1_address_for_transfer[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L132, T1_address_reg[3],  , T1L129, VCC);


--XB1_shiftreg_mask[18] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[18] at FF_X21_Y11_N23
--register power-up is low

XB1_shiftreg_mask[18] = DFFEAS(XB1L138, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[5] at FF_X4_Y8_N56
--register power-up is low

JB1_data_out_shift_reg[5] = DFFEAS(JB1L103, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--XB1_shiftreg_data[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[12] at FF_X19_Y10_N38
--register power-up is low

XB1_shiftreg_data[12] = DFFEAS(XB1L98, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[13] at FF_X19_Y11_N14
--register power-up is low

VB1_data_out[13] = DFFEAS(WB1L13, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2] at FF_X16_Y10_N37
--register power-up is low

T1_address_for_transfer[2] = DFFEAS(T1L17, GLOBAL(LF1L42),  ,  , T1L132,  ,  , T1L129,  );


--XB1_shiftreg_mask[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[17] at FF_X21_Y11_N20
--register power-up is low

XB1_shiftreg_mask[17] = DFFEAS(XB1L139, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[4] at FF_X4_Y8_N53
--register power-up is low

JB1_data_out_shift_reg[4] = DFFEAS(JB1L104, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--XB1_shiftreg_data[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[11] at FF_X19_Y10_N56
--register power-up is low

XB1_shiftreg_data[11] = DFFEAS(XB1L99, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , XB1L59,  );


--VB1_data_out[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[12] at FF_X21_Y10_N37
--register power-up is low

VB1_data_out[12] = DFFEAS(WB1L12, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--T1_address_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1] at FF_X16_Y10_N52
--register power-up is low

T1_address_for_transfer[1] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L132, T1_address_reg[1],  , T1L129, VCC);


--XB1_shiftreg_mask[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[16] at FF_X21_Y11_N53
--register power-up is low

XB1_shiftreg_mask[16] = DFFEAS(XB1L140, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[3] at FF_X4_Y8_N50
--register power-up is low

JB1_data_out_shift_reg[3] = DFFEAS(JB1L105, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--VB1_data_out[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[11] at FF_X19_Y11_N31
--register power-up is low

VB1_data_out[11] = DFFEAS(WB1L11, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[15] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[15] at FF_X21_Y11_N49
--register power-up is low

XB1_shiftreg_mask[15] = DFFEAS(XB1L141, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[2] at FF_X4_Y8_N23
--register power-up is low

JB1_data_out_shift_reg[2] = DFFEAS(JB1L106, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--XB1_shiftreg_mask[14] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14] at FF_X21_Y11_N58
--register power-up is low

XB1_shiftreg_mask[14] = DFFEAS(XB1L142, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1_data_out_shift_reg[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[1] at FF_X4_Y8_N20
--register power-up is low

JB1_data_out_shift_reg[1] = DFFEAS(JB1L107, GLOBAL(LF1L42),  ,  , JB1L85,  ,  , JB1L83,  );


--XB1_shiftreg_mask[13] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[13] at FF_X21_Y11_N55
--register power-up is low

XB1_shiftreg_mask[13] = DFFEAS(XB1L143, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[12] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12] at FF_X21_Y11_N41
--register power-up is low

XB1_shiftreg_mask[12] = DFFEAS(XB1L144, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--RB3_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[0] = RB3_q_b[0]_PORT_B_data_out[0];

--RB3_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[15] = RB3_q_b[0]_PORT_B_data_out[15];

--RB3_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[14] = RB3_q_b[0]_PORT_B_data_out[14];

--RB3_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[13] = RB3_q_b[0]_PORT_B_data_out[13];

--RB3_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[12] = RB3_q_b[0]_PORT_B_data_out[12];

--RB3_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[11] = RB3_q_b[0]_PORT_B_data_out[11];

--RB3_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[10] = RB3_q_b[0]_PORT_B_data_out[10];

--RB3_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[9] = RB3_q_b[0]_PORT_B_data_out[9];

--RB3_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[8] = RB3_q_b[0]_PORT_B_data_out[8];

--RB3_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[7] = RB3_q_b[0]_PORT_B_data_out[7];

--RB3_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[6] = RB3_q_b[0]_PORT_B_data_out[6];

--RB3_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[5] = RB3_q_b[0]_PORT_B_data_out[5];

--RB3_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[4] = RB3_q_b[0]_PORT_B_data_out[4];

--RB3_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[3] = RB3_q_b[0]_PORT_B_data_out[3];

--RB3_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[2] = RB3_q_b[0]_PORT_B_data_out[2];

--RB3_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X5_Y9_N0
RB3_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB3_q_b[0]_PORT_A_data_in_reg = DFFE(RB3_q_b[0]_PORT_A_data_in, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_A_address = BUS(UB3_counter_reg_bit[0], UB3_counter_reg_bit[1], UB3_counter_reg_bit[2], UB3_counter_reg_bit[3], UB3_counter_reg_bit[4], UB3_counter_reg_bit[5], UB3_counter_reg_bit[6]);
RB3_q_b[0]_PORT_A_address_reg = DFFE(RB3_q_b[0]_PORT_A_address, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_address = BUS(PB3L24, PB3L25, PB3L26, PB3L27, PB3L28, PB3L29, PB3L30);
RB3_q_b[0]_PORT_B_address_reg = DFFE(RB3_q_b[0]_PORT_B_address, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_PORT_A_write_enable = JB1L70;
RB3_q_b[0]_PORT_A_write_enable_reg = DFFE(RB3_q_b[0]_PORT_A_write_enable, RB3_q_b[0]_clock_0, , , );
RB3_q_b[0]_PORT_B_read_enable = VCC;
RB3_q_b[0]_PORT_B_read_enable_reg = DFFE(RB3_q_b[0]_PORT_B_read_enable, RB3_q_b[0]_clock_1, , , );
RB3_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB3_q_b[0]_clock_enable_0 = JB1L70;
RB3_q_b[0]_PORT_B_data_out = MEMORY(RB3_q_b[0]_PORT_A_data_in_reg, , RB3_q_b[0]_PORT_A_address_reg, RB3_q_b[0]_PORT_B_address_reg, RB3_q_b[0]_PORT_A_write_enable_reg, , , RB3_q_b[0]_PORT_B_read_enable_reg, , , RB3_q_b[0]_clock_0, RB3_q_b[0]_clock_1, RB3_q_b[0]_clock_enable_0, , , , , );
RB3_q_b[1] = RB3_q_b[0]_PORT_B_data_out[1];


--RB4_q_b[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[0] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 40, Port B Depth: 128, Port B Width: 40
--Port A Logical Depth: 128, Port A Logical Width: 16, Port B Logical Depth: 128, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[0] = RB4_q_b[0]_PORT_B_data_out[0];

--RB4_q_b[15] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[15] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[15] = RB4_q_b[0]_PORT_B_data_out[15];

--RB4_q_b[14] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[14] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[14] = RB4_q_b[0]_PORT_B_data_out[14];

--RB4_q_b[13] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[13] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[13] = RB4_q_b[0]_PORT_B_data_out[13];

--RB4_q_b[12] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[12] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[12] = RB4_q_b[0]_PORT_B_data_out[12];

--RB4_q_b[11] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[11] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[11] = RB4_q_b[0]_PORT_B_data_out[11];

--RB4_q_b[10] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[10] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[10] = RB4_q_b[0]_PORT_B_data_out[10];

--RB4_q_b[9] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[9] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[9] = RB4_q_b[0]_PORT_B_data_out[9];

--RB4_q_b[8] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[8] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[8] = RB4_q_b[0]_PORT_B_data_out[8];

--RB4_q_b[7] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[7] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[7] = RB4_q_b[0]_PORT_B_data_out[7];

--RB4_q_b[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[6] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[6] = RB4_q_b[0]_PORT_B_data_out[6];

--RB4_q_b[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[5] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[5] = RB4_q_b[0]_PORT_B_data_out[5];

--RB4_q_b[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[4] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[4] = RB4_q_b[0]_PORT_B_data_out[4];

--RB4_q_b[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[3] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[3] = RB4_q_b[0]_PORT_B_data_out[3];

--RB4_q_b[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[2] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[2] = RB4_q_b[0]_PORT_B_data_out[2];

--RB4_q_b[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|q_b[1] at M10K_X5_Y8_N0
RB4_q_b[0]_PORT_A_data_in = BUS(ZD1_d_writedata[0], ZD1_d_writedata[1], ZD1_d_writedata[2], ZD1_d_writedata[3], ZD1_d_writedata[4], ZD1_d_writedata[5], ZD1_d_writedata[6], ZD1_d_writedata[7], ZD1L1134Q, ZD1_d_writedata[9], ZD1_d_writedata[10], ZD1_d_writedata[11], ZD1_d_writedata[12], ZD1_d_writedata[13], ZD1_d_writedata[14], ZD1_d_writedata[15], , , , , , , , , , , , , , , , , , , , , , , , );
RB4_q_b[0]_PORT_A_data_in_reg = DFFE(RB4_q_b[0]_PORT_A_data_in, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_A_address = BUS(UB4_counter_reg_bit[0], UB4_counter_reg_bit[1], UB4_counter_reg_bit[2], UB4_counter_reg_bit[3], UB4_counter_reg_bit[4], UB4_counter_reg_bit[5], UB4_counter_reg_bit[6]);
RB4_q_b[0]_PORT_A_address_reg = DFFE(RB4_q_b[0]_PORT_A_address, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_address = BUS(PB4L24, PB4L25, PB4L26, PB4L27, PB4L28, PB4L29, PB4L30);
RB4_q_b[0]_PORT_B_address_reg = DFFE(RB4_q_b[0]_PORT_B_address, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_PORT_A_write_enable = JB1L72;
RB4_q_b[0]_PORT_A_write_enable_reg = DFFE(RB4_q_b[0]_PORT_A_write_enable, RB4_q_b[0]_clock_0, , , );
RB4_q_b[0]_PORT_B_read_enable = VCC;
RB4_q_b[0]_PORT_B_read_enable_reg = DFFE(RB4_q_b[0]_PORT_B_read_enable, RB4_q_b[0]_clock_1, , , );
RB4_q_b[0]_clock_0 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_1 = GLOBAL(LF1L42);
RB4_q_b[0]_clock_enable_0 = JB1L72;
RB4_q_b[0]_PORT_B_data_out = MEMORY(RB4_q_b[0]_PORT_A_data_in_reg, , RB4_q_b[0]_PORT_A_address_reg, RB4_q_b[0]_PORT_B_address_reg, RB4_q_b[0]_PORT_A_write_enable_reg, , , RB4_q_b[0]_PORT_B_read_enable_reg, , , RB4_q_b[0]_clock_0, RB4_q_b[0]_clock_1, RB4_q_b[0]_clock_enable_0, , , , , );
RB4_q_b[1] = RB4_q_b[0]_PORT_B_data_out[1];


--XB1_shiftreg_mask[11] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[11] at FF_X21_Y11_N37
--register power-up is low

XB1_shiftreg_mask[11] = DFFEAS(XB1L145, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[10] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[10] at FF_X21_Y11_N11
--register power-up is low

XB1_shiftreg_mask[10] = DFFEAS(XB1L146, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[9] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[9] at FF_X21_Y11_N8
--register power-up is low

XB1_shiftreg_mask[9] = DFFEAS(XB1L147, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[8] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[8] at FF_X21_Y11_N29
--register power-up is low

XB1_shiftreg_mask[8] = DFFEAS(XB1L148, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[7] at FF_X21_Y11_N25
--register power-up is low

XB1_shiftreg_mask[7] = DFFEAS(XB1L149, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[6] at FF_X21_Y11_N47
--register power-up is low

XB1_shiftreg_mask[6] = DFFEAS(XB1L150, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5] at FF_X21_Y11_N43
--register power-up is low

XB1_shiftreg_mask[5] = DFFEAS(XB1L151, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4] at FF_X21_Y11_N17
--register power-up is low

XB1_shiftreg_mask[4] = DFFEAS(XB1L152, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[3] at FF_X21_Y11_N14
--register power-up is low

XB1_shiftreg_mask[3] = DFFEAS(XB1L153, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[2] at FF_X21_Y11_N35
--register power-up is low

XB1_shiftreg_mask[2] = DFFEAS(XB1L154, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--XB1_shiftreg_mask[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[1] at FF_X21_Y11_N32
--register power-up is low

XB1_shiftreg_mask[1] = DFFEAS(XB1L155, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--JB1L108 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~18 at LABCELL_X4_Y9_N48
JB1L108 = ( !JB1L124 & ( (S1L12 & ((!JB1_read_left_channel & (JB1L84 & (JB1_data_out_shift_reg[0]))) # (JB1_read_left_channel & (((RB3_q_b[0])))))) ) ) # ( JB1L124 & ( (S1L12 & ((!JB1_read_left_channel & (RB4_q_b[0])) # (JB1_read_left_channel & (((RB3_q_b[0])))))) ) );


--SE1L120 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 at MLABCELL_X8_Y5_N18
SE1L120 = ( !SE1_jtag_ram_rd_d1 & ( (!UE1_take_action_ocimem_b & (!SE1_MonAReg[4] & (!SE1_MonAReg[2] & ((SE1L41Q))))) # (UE1_take_action_ocimem_b & ((((UE1_jdo[21]))))) ) ) # ( SE1_jtag_ram_rd_d1 & ( ((!UE1_take_action_ocimem_b & (DF1_q_a[18])) # (UE1_take_action_ocimem_b & (((UE1_jdo[21]))))) ) );


--SE1L124 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 at MLABCELL_X8_Y5_N12
SE1L124 = ( !SE1_jtag_ram_rd_d1 & ( (!UE1_take_action_ocimem_b & (SE1_MonAReg[4] & (!SE1_MonAReg[2] & ((!SE1L41Q))))) # (UE1_take_action_ocimem_b & ((((UE1_jdo[32]))))) ) ) # ( SE1_jtag_ram_rd_d1 & ( ((!UE1_take_action_ocimem_b & (DF1_q_a[29])) # (UE1_take_action_ocimem_b & (((UE1_jdo[32]))))) ) );


--SE1L128 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 at MLABCELL_X8_Y5_N6
SE1L128 = ( !SE1_jtag_ram_rd_d1 & ( (!UE1_take_action_ocimem_b & (!SE1_MonAReg[4] & (!SE1_MonAReg[2] & ((!SE1L41Q))))) # (UE1_take_action_ocimem_b & ((((UE1_jdo[8]))))) ) ) # ( SE1_jtag_ram_rd_d1 & ( ((!UE1_take_action_ocimem_b & (DF1_q_a[5])) # (UE1_take_action_ocimem_b & (((UE1_jdo[8]))))) ) );


--T1L106 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~14 at LABCELL_X17_Y10_N0
T1L106 = ( !ZD1_W_alu_result[3] & ( (!ZD1_W_alu_result[2] & (((T1_control_reg[1])))) # (ZD1_W_alu_result[2] & ((((VB1_auto_init_complete & !T1_start_external_transfer))))) ) ) # ( ZD1_W_alu_result[3] & ( (!ZD1_W_alu_result[2] & (((T1_address_reg[1])))) # (ZD1_W_alu_result[2] & (XB1_shiftreg_data[2])) ) );


--ZD1L393 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3 at LABCELL_X18_Y6_N6
ZD1L393 = ( !ZD1_D_iw[7] & ( (!ZD1_D_iw[6] & (!ZD1_D_iw[10] & (ZD1_W_ipending_reg[1] & (ZD1_D_iw[8] & !ZD1_D_iw[9])))) ) ) # ( ZD1_D_iw[7] & ( (ZD1_D_iw[6] & (!ZD1_D_iw[10] & (ZD1_W_ienable_reg[1] & (!ZD1_D_iw[8] & !ZD1_D_iw[9])))) ) );


--T1L110 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~18 at MLABCELL_X15_Y10_N0
T1L110 = ( !NC2_m0_read & ( (!ZD1_W_alu_result[3] & (ZD1_W_alu_result[2] & (((VB1_auto_init_complete & !VB1_auto_init_error)) # (T1L102)))) # (ZD1_W_alu_result[3] & ((((T1L102))))) ) ) # ( NC2_m0_read & ( (((T1_readdata[8]))) ) );


--ZD1L911 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X19_Y6_N18
ZD1L911 = ( !ZD1_R_ctrl_break & ( (!ZD1L660 & ((((ZD1_W_bstatus_reg))))) # (ZD1L660 & ((!ZD1_R_ctrl_wrctl_inst & (((ZD1_W_bstatus_reg)))) # (ZD1_R_ctrl_wrctl_inst & ((!ZD1L316Q & (ZD1_E_src1[0])) # (ZD1L316Q & ((ZD1_W_bstatus_reg))))))) ) ) # ( ZD1_R_ctrl_break & ( (((ZD1L972Q))) ) );


--ZD1L1030 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~28 at LABCELL_X23_Y7_N42
ZD1L1030 = ( !EF1_address_reg_a[0] & ( ((!UC3L1 & (((QC5_av_readdata_pre[12] & UC2L1)))) # (UC3L1 & (((QC5_av_readdata_pre[12] & UC2L1)) # (EF1_ram_block1a12)))) # (ZD1L1029) ) ) # ( EF1_address_reg_a[0] & ( ((!UC3L1 & (((QC5_av_readdata_pre[12] & UC2L1)))) # (UC3L1 & (((QC5_av_readdata_pre[12] & UC2L1)) # (EF1_ram_block1a44)))) # (ZD1L1029) ) );


--ZD1L1017 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~32 at LABCELL_X17_Y8_N36
ZD1L1017 = ( !EF1_address_reg_a[0] & ( ((!QC5_av_readdata_pre[10] & (UC3L1 & (EF1_ram_block1a10))) # (QC5_av_readdata_pre[10] & (((UC3L1 & EF1_ram_block1a10)) # (UC2L1)))) # (ZD1L1016) ) ) # ( EF1_address_reg_a[0] & ( ((!QC5_av_readdata_pre[10] & (UC3L1 & (EF1_ram_block1a42))) # (QC5_av_readdata_pre[10] & (((UC3L1 & EF1_ram_block1a42)) # (UC2L1)))) # (ZD1L1016) ) );


--ZD1L1010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~36 at LABCELL_X17_Y8_N54
ZD1L1010 = ( !EF1_address_reg_a[0] & ( ((!QC5_av_readdata_pre[9] & (((EF1_ram_block1a9 & UC3L1)))) # (QC5_av_readdata_pre[9] & (((EF1_ram_block1a9 & UC3L1)) # (UC2L1)))) # (ZD1L1009) ) ) # ( EF1_address_reg_a[0] & ( ((!QC5_av_readdata_pre[9] & (((EF1_ram_block1a41 & UC3L1)))) # (QC5_av_readdata_pre[9] & (((EF1_ram_block1a41 & UC3L1)) # (UC2L1)))) # (ZD1L1009) ) );


--ZD1L1042 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~40 at LABCELL_X17_Y8_N12
ZD1L1042 = ( !EF1_address_reg_a[0] & ( ((!UC3L1 & (QC5_av_readdata_pre[14] & ((UC2L1)))) # (UC3L1 & (((QC5_av_readdata_pre[14] & UC2L1)) # (EF1_ram_block1a14)))) # (ZD1L1041) ) ) # ( EF1_address_reg_a[0] & ( ((!UC3L1 & (QC5_av_readdata_pre[14] & ((UC2L1)))) # (UC3L1 & (((QC5_av_readdata_pre[14] & UC2L1)) # (EF1_ram_block1a46)))) # (ZD1L1041) ) );


--ZD1L858 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at LABCELL_X22_Y3_N48
ZD1L858 = ( !ZD1_D_iw[14] & ( (!ZD1_D_iw[13] & (ZD1_D_iw[12] & (!ZD1_D_iw[16] & (!ZD1_D_iw[11] & ZD1L618)))) ) ) # ( ZD1_D_iw[14] & ( (!ZD1_D_iw[13] & (ZD1_D_iw[12] & (ZD1_D_iw[15] & (!ZD1_D_iw[11] & ZD1L618)))) ) );


--BC1L56 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at LABCELL_X1_Y3_N0
BC1L56 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[3], !A1L6, !BC1_state, !Q1_state[4], !N1_irf_reg[1][0]);


--ZD1L932 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X18_Y5_N36
ZD1L932 = ( !ZD1_R_ctrl_rd_ctl_reg & ( (!ZD1_R_ctrl_ld & (((!ZD1_R_ctrl_br_cmp & ((ZD1_W_alu_result[0]))) # (ZD1_R_ctrl_br_cmp & (ZD1_W_cmp_result))))) # (ZD1_R_ctrl_ld & (((ZD1_av_ld_byte0_data[0])))) ) ) # ( ZD1_R_ctrl_rd_ctl_reg & ( (!ZD1_R_ctrl_ld & (((!ZD1_R_ctrl_br_cmp & ((ZD1_W_control_rd_data[0]))) # (ZD1_R_ctrl_br_cmp & (ZD1_W_cmp_result))))) # (ZD1_R_ctrl_ld & (((ZD1_av_ld_byte0_data[0])))) ) );


--X1L111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~2 at LABCELL_X30_Y2_N12
X1L111 = ( !X1_refresh_request & ( ((!X1_m_state.000000001 & ((!X1_init_done) # ((X1_m_state.100000000 & X1L345)))) # (X1_m_state.000000001 & (X1_m_state.100000000 & (X1L345)))) # (X1_m_state.010000000) ) ) # ( X1_refresh_request & ( (!X1_m_state.000000001) # ((((X1_m_state.010000000)) # (X1L109)) # (X1_m_state.100000000)) ) );


--NC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~0 at MLABCELL_X28_Y6_N48
NC8L4 = ( !YC2_use_reg & ( (YD1_entries[1] & (!YD1_entries[0] & (((ZD1_d_byteenable[0])) # (ZD1_d_byteenable[1])))) ) ) # ( YC2_use_reg & ( ((YD1_entries[1] & (!YD1_entries[0] & ((YC2_byteen_reg[1]) # (YC2_byteen_reg[0]))))) ) );


--TC1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at MLABCELL_X28_Y9_N48
TC1L6 = ( !BD1L3 & ( (YC2_count[0] & (!BD1L16 & (NC8L8 & (!BD1L17)))) ) ) # ( BD1L3 & ( ((!BD1L16 & (TC1L16 & (!BD1L17 & ND2L2)))) ) );


--NC8L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|cp_ready~4 at MLABCELL_X28_Y6_N36
NC8L8 = ( !YC2_use_reg & ( (!PC8L88Q & ((!YD1L1) # ((!ZD1_d_byteenable[0] & (!ZD1_d_byteenable[1]))))) ) ) # ( YC2_use_reg & ( (!PC8L88Q & ((!YD1L1) # ((!YC2_byteen_reg[0] & ((!YC2_byteen_reg[1])))))) ) );


--X1L381 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~9 at MLABCELL_X28_Y4_N36
X1L381 = ( !YD1_rd_address & ( (X1L375 & (X1L373 & (X1L376 & (!X1_active_addr[24] $ (YD1_entry_0[42]))))) ) ) # ( YD1_rd_address & ( (X1L375 & (X1L373 & (X1L376 & (!X1_active_addr[24] $ (YD1_entry_1[42]))))) ) );


--A1L161 is GPIO_0[4]~output at IOOBUF_X54_Y0_N53
A1L161 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L164 is GPIO_0[5]~output at IOOBUF_X58_Y0_N59
A1L164 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L167 is GPIO_0[6]~output at IOOBUF_X60_Y0_N53
A1L167 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L170 is GPIO_0[7]~output at IOOBUF_X60_Y0_N36
A1L170 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L173 is GPIO_0[8]~output at IOOBUF_X58_Y0_N42
A1L173 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L176 is GPIO_0[9]~output at IOOBUF_X54_Y0_N36
A1L176 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L179 is GPIO_0[10]~output at IOOBUF_X56_Y0_N53
A1L179 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L182 is GPIO_0[11]~output at IOOBUF_X56_Y0_N36
A1L182 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L185 is GPIO_0[12]~output at IOOBUF_X50_Y0_N76
A1L185 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L188 is GPIO_0[13]~output at IOOBUF_X52_Y0_N36
A1L188 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L191 is GPIO_0[14]~output at IOOBUF_X52_Y0_N53
A1L191 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L194 is GPIO_0[15]~output at IOOBUF_X50_Y0_N93
A1L194 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L197 is GPIO_0[16]~output at IOOBUF_X68_Y0_N19
A1L197 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L200 is GPIO_0[17]~output at IOOBUF_X72_Y0_N19
A1L200 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L203 is GPIO_0[18]~output at IOOBUF_X50_Y0_N42
A1L203 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L206 is GPIO_0[19]~output at IOOBUF_X76_Y0_N2
A1L206 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L209 is GPIO_0[20]~output at IOOBUF_X58_Y0_N93
A1L209 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L212 is GPIO_0[21]~output at IOOBUF_X62_Y0_N36
A1L212 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L215 is GPIO_0[22]~output at IOOBUF_X54_Y0_N19
A1L215 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L218 is GPIO_0[23]~output at IOOBUF_X68_Y0_N36
A1L218 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L221 is GPIO_0[24]~output at IOOBUF_X76_Y0_N19
A1L221 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L224 is GPIO_0[25]~output at IOOBUF_X82_Y0_N42
A1L224 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L227 is GPIO_0[26]~output at IOOBUF_X66_Y0_N42
A1L227 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L230 is GPIO_0[27]~output at IOOBUF_X66_Y0_N59
A1L230 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L233 is GPIO_0[28]~output at IOOBUF_X70_Y0_N2
A1L233 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L236 is GPIO_0[29]~output at IOOBUF_X70_Y0_N19
A1L236 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L239 is GPIO_0[30]~output at IOOBUF_X62_Y0_N2
A1L239 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L242 is GPIO_0[31]~output at IOOBUF_X54_Y0_N2
A1L242 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L245 is GPIO_0[32]~output at IOOBUF_X50_Y0_N59
A1L245 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L248 is GPIO_0[33]~output at IOOBUF_X62_Y0_N19
A1L248 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L251 is GPIO_0[34]~output at IOOBUF_X58_Y0_N76
A1L251 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L254 is GPIO_0[35]~output at IOOBUF_X62_Y0_N53
A1L254 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L87 is DRAM_DQ[0]~output at IOOBUF_X24_Y0_N53
A1L87 = OUTPUT_BUFFER.O(.I(X1_m_data[0]), .OE(!X1_oe), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L90 is DRAM_DQ[1]~output at IOOBUF_X26_Y0_N93
A1L90 = OUTPUT_BUFFER.O(.I(X1_m_data[1]), .OE(!X1L357Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L93 is DRAM_DQ[2]~output at IOOBUF_X28_Y0_N36
A1L93 = OUTPUT_BUFFER.O(.I(X1_m_data[2]), .OE(!X1L358Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L96 is DRAM_DQ[3]~output at IOOBUF_X28_Y0_N53
A1L96 = OUTPUT_BUFFER.O(.I(X1_m_data[3]), .OE(!X1L359Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L99 is DRAM_DQ[4]~output at IOOBUF_X30_Y0_N53
A1L99 = OUTPUT_BUFFER.O(.I(X1_m_data[4]), .OE(!X1L360Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L102 is DRAM_DQ[5]~output at IOOBUF_X18_Y0_N76
A1L102 = OUTPUT_BUFFER.O(.I(X1_m_data[5]), .OE(!X1L361Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L105 is DRAM_DQ[6]~output at IOOBUF_X34_Y0_N59
A1L105 = OUTPUT_BUFFER.O(.I(X1_m_data[6]), .OE(!X1L362Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L108 is DRAM_DQ[7]~output at IOOBUF_X34_Y0_N42
A1L108 = OUTPUT_BUFFER.O(.I(X1_m_data[7]), .OE(!X1L363Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L111 is DRAM_DQ[8]~output at IOOBUF_X34_Y0_N76
A1L111 = OUTPUT_BUFFER.O(.I(X1_m_data[8]), .OE(!X1L364Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L114 is DRAM_DQ[9]~output at IOOBUF_X34_Y0_N93
A1L114 = OUTPUT_BUFFER.O(.I(X1_m_data[9]), .OE(!X1L365Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L117 is DRAM_DQ[10]~output at IOOBUF_X30_Y0_N36
A1L117 = OUTPUT_BUFFER.O(.I(X1_m_data[10]), .OE(!X1L366Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L120 is DRAM_DQ[11]~output at IOOBUF_X18_Y0_N93
A1L120 = OUTPUT_BUFFER.O(.I(X1_m_data[11]), .OE(!X1L367Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L123 is DRAM_DQ[12]~output at IOOBUF_X32_Y0_N53
A1L123 = OUTPUT_BUFFER.O(.I(X1_m_data[12]), .OE(!X1L368Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L126 is DRAM_DQ[13]~output at IOOBUF_X32_Y0_N36
A1L126 = OUTPUT_BUFFER.O(.I(X1_m_data[13]), .OE(!X1L369Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L129 is DRAM_DQ[14]~output at IOOBUF_X26_Y0_N76
A1L129 = OUTPUT_BUFFER.O(.I(X1_m_data[14]), .OE(!X1L370Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L132 is DRAM_DQ[15]~output at IOOBUF_X24_Y0_N36
A1L132 = OUTPUT_BUFFER.O(.I(X1_m_data[15]), .OE(!X1L371Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L23 is AUD_ADCLRCK~output at IOOBUF_X8_Y81_N19
A1L23 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L26 is AUD_BCLK~output at IOOBUF_X16_Y81_N19
A1L26 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L31 is AUD_DACLRCK~output at IOOBUF_X24_Y81_N2
A1L31 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L145 is FPGA_I2C_SDAT~output at IOOBUF_X12_Y81_N2
A1L145 = OUTPUT_BUFFER.O(.I(XB1L34), .OE(XB1L35), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L149 is GPIO_0[0]~output at IOOBUF_X64_Y0_N2
A1L149 = OUTPUT_BUFFER.O(.I(A1L25), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L152 is GPIO_0[1]~output at IOOBUF_X68_Y0_N2
A1L152 = OUTPUT_BUFFER.O(.I(JB1_serial_audio_out_data), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L155 is GPIO_0[2]~output at IOOBUF_X64_Y0_N19
A1L155 = OUTPUT_BUFFER.O(.I(A1L30), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--A1L158 is GPIO_0[3]~output at IOOBUF_X72_Y0_N2
A1L158 = OUTPUT_BUFFER.O(.I(AB1_data_out), .OE(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--X1_m_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4] at DDIOOUTCELL_X28_Y0_N10
--register power-up is low

X1_m_addr[4] = DFFEAS(X1L141, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284,  ,  ,  ,  );


--X1_m_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5] at DDIOOUTCELL_X28_Y0_N27
--register power-up is low

X1_m_addr[5] = DFFEAS(X1L139, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284,  ,  ,  ,  );


--X1_m_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10] at DDIOOUTCELL_X26_Y0_N50
--register power-up is low

X1_m_addr[10] = DFFEAS(X1L134, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284,  ,  ,  ,  );


--X1_m_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11] at DDIOOUTCELL_X30_Y0_N10
--register power-up is low

X1_m_addr[11] = DFFEAS(X1L133, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284,  ,  ,  ,  );


--X1_m_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[12] at DDIOOUTCELL_X40_Y0_N44
--register power-up is low

X1_m_addr[12] = DFFEAS(X1L132, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L284,  ,  ,  ,  );


--X1_m_bank[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0] at DDIOOUTCELL_X22_Y0_N27
--register power-up is low

X1_m_bank[0] = DFFEAS(X1L147, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L169,  ,  ,  ,  );


--X1_m_bank[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1] at DDIOOUTCELL_X38_Y0_N61
--register power-up is low

X1_m_bank[1] = DFFEAS(X1L146, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L169,  ,  ,  ,  );


--X1_m_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3] at DDIOOUTCELL_X18_Y0_N67
--register power-up is high

X1_m_cmd[3] = DFFEAS(!X1L79, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  ,  );


--X1L296Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1 at FF_X30_Y1_N50
--register power-up is low

X1L296Q = DFFEAS(X1L81, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L298Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1 at FF_X30_Y1_N58
--register power-up is low

X1L298Q = DFFEAS(X1L80, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L294Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1 at FF_X29_Y1_N25
--register power-up is low

X1L294Q = DFFEAS(X1L82, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1] at DDIOOUTCELL_X36_Y0_N44
--register power-up is low

X1_m_dqm[1] = DFFEAS(X1L164, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L169,  ,  ,  ,  );


--X1_m_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0] at DDIOOUTCELL_X20_Y0_N27
--register power-up is low

X1_m_dqm[0] = DFFEAS(X1L165, GLOBAL(LF1L42), !CB1_r_sync_rst,  , X1L169,  ,  ,  ,  );


--count[1] is count[1] at FF_X24_Y74_N52
--register power-up is low

count[1] = DFFEAS(A1L43, GLOBAL(A1L38), A1L318,  ,  ,  ,  ,  ,  );


--XB1_s_serial_protocol.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE at FF_X15_Y11_N25
--register power-up is low

XB1_s_serial_protocol.STATE_0_IDLE = DFFEAS(XB1L31, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--XB1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_clk~0 at LABCELL_X16_Y11_N39
XB1L33 = ( XB1_s_serial_protocol.STATE_0_IDLE & ( AC1_new_clk ) ) # ( !XB1_s_serial_protocol.STATE_0_IDLE );


--BC1_adapted_tdo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y5_N26
--register power-up is low

BC1_adapted_tdo = AMPP_FUNCTION(!A1L5, BC1_td_shift[0], !N1_clr_reg, GND);


--VE1_sr[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X2_Y4_N50
--register power-up is low

VE1_sr[0] = DFFEAS(VE1L57, A1L5,  ,  ,  ,  ,  ,  ,  );


--VE1_ir_out[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X2_Y4_N34
--register power-up is low

VE1_ir_out[0] = DFFEAS( , A1L5,  ,  ,  , XE3_dreg[0],  ,  , VCC);


--VE1_ir_out[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X2_Y4_N5
--register power-up is low

VE1_ir_out[1] = DFFEAS( , A1L5,  ,  ,  , XE2_dreg[0],  ,  , VCC);


--X1_active_addr[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[0] at FF_X30_Y5_N16
--register power-up is low

X1_active_addr[0] = DFFEAS(YD1L133, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1_active_addr[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[11] at FF_X28_Y4_N22
--register power-up is low

X1_active_addr[11] = DFFEAS(YD1L144, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1_m_state.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000001000 at FF_X28_Y2_N37
--register power-up is low

X1_m_state.000001000 = DFFEAS(X1L95, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000 at FF_X28_Y2_N46
--register power-up is low

X1_m_state.000010000 = DFFEAS(X1L98, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L168 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr9~0 at MLABCELL_X28_Y2_N15
X1L168 = ( !X1_m_state.000010000 & ( !X1_m_state.000001000 ) );


--X1_f_pop is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop at FF_X31_Y3_N26
--register power-up is low

X1_f_pop = DFFEAS(X1L131, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_rd_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address at FF_X30_Y4_N28
--register power-up is low

YD1_rd_address = DFFEAS(YD1L114, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_active_addr[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[13] at FF_X30_Y5_N32
--register power-up is low

X1_active_addr[13] = DFFEAS(YD1L146, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[31] at FF_X30_Y5_N41
--register power-up is low

YD1_entry_1[31] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L98,  ,  , VCC);


--YD1_entry_0[31] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[31] at FF_X30_Y5_N20
--register power-up is low

YD1_entry_0[31] = DFFEAS(YC2L98, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1L56 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~0 at LABCELL_X30_Y5_N39
X1L56 = ( YD1_entry_1[31] & ( YD1_entry_0[31] & ( !X1_active_addr[13] ) ) ) # ( !YD1_entry_1[31] & ( YD1_entry_0[31] & ( !YD1_rd_address $ (X1_active_addr[13]) ) ) ) # ( YD1_entry_1[31] & ( !YD1_entry_0[31] & ( !YD1_rd_address $ (!X1_active_addr[13]) ) ) ) # ( !YD1_entry_1[31] & ( !YD1_entry_0[31] & ( X1_active_addr[13] ) ) );


--YD1_entries[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1] at FF_X31_Y3_N31
--register power-up is low

YD1_entries[1] = DFFEAS(YD1L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_entries[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0] at FF_X31_Y3_N37
--register power-up is low

YD1_entries[0] = DFFEAS(YD1L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L2 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal1~0 at LABCELL_X31_Y3_N57
YD1L2 = ( !YD1_entries[1] & ( !YD1_entries[0] ) );


--X1_active_addr[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20] at FF_X30_Y3_N37
--register power-up is low

X1_active_addr[20] = DFFEAS(YD1L153, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[38] at FF_X30_Y3_N35
--register power-up is low

YD1_entry_1[38] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L105,  ,  , VCC);


--YD1_entry_0[38] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[38] at FF_X30_Y3_N2
--register power-up is low

YD1_entry_0[38] = DFFEAS(YC2L105, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[38]~0 at LABCELL_X30_Y3_N36
YD1L153 = ( YD1_entry_1[38] & ( (YD1_entry_0[38]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[38] & ( (!YD1_rd_address & YD1_entry_0[38]) ) );


--X1_active_addr[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[21] at FF_X30_Y3_N7
--register power-up is low

X1_active_addr[21] = DFFEAS(YD1L154, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[39] at FF_X30_Y3_N50
--register power-up is low

YD1_entry_1[39] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L106,  ,  , VCC);


--YD1_entry_0[39] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[39] at FF_X30_Y3_N47
--register power-up is low

YD1_entry_0[39] = DFFEAS(YC2L106, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[39]~1 at LABCELL_X30_Y3_N6
YD1L154 = ( YD1_entry_1[39] & ( (YD1_entry_0[39]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[39] & ( (!YD1_rd_address & YD1_entry_0[39]) ) );


--X1_active_addr[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22] at FF_X30_Y3_N11
--register power-up is low

X1_active_addr[22] = DFFEAS(YD1L155, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[40] at FF_X30_Y3_N14
--register power-up is low

YD1_entry_1[40] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L107,  ,  , VCC);


--YD1_entry_0[40] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[40] at FF_X30_Y3_N5
--register power-up is low

YD1_entry_0[40] = DFFEAS(YC2L107, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23] at FF_X30_Y3_N41
--register power-up is low

X1_active_addr[23] = DFFEAS(YD1L156, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[41] at FF_X30_Y3_N31
--register power-up is low

YD1_entry_1[41] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L108,  ,  , VCC);


--YD1_entry_0[41] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[41] at FF_X30_Y3_N44
--register power-up is low

YD1_entry_0[41] = DFFEAS(YC2L108, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1L372 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~0 at LABCELL_X30_Y3_N12
X1L372 = ( YD1_entry_1[40] & ( X1_active_addr[22] & ( (X1L379 & (X1L380 & ((YD1_rd_address) # (YD1_entry_0[40])))) ) ) ) # ( !YD1_entry_1[40] & ( X1_active_addr[22] & ( (YD1_entry_0[40] & (X1L379 & (!YD1_rd_address & X1L380))) ) ) ) # ( YD1_entry_1[40] & ( !X1_active_addr[22] & ( (!YD1_entry_0[40] & (X1L379 & (!YD1_rd_address & X1L380))) ) ) ) # ( !YD1_entry_1[40] & ( !X1_active_addr[22] & ( (X1L379 & (X1L380 & ((!YD1_entry_0[40]) # (YD1_rd_address)))) ) ) );


--X1_active_addr[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[10] at FF_X28_Y4_N14
--register power-up is low

X1_active_addr[10] = DFFEAS(YD1L143, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[28] at FF_X28_Y4_N56
--register power-up is low

YD1_entry_1[28] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L95,  ,  , VCC);


--YD1_entry_0[28] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[28] at FF_X28_Y4_N50
--register power-up is low

YD1_entry_0[28] = DFFEAS(YC2L95, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[28]~2 at MLABCELL_X28_Y4_N12
YD1L143 = ( YD1_entry_0[28] & ( (!YD1_rd_address) # (YD1_entry_1[28]) ) ) # ( !YD1_entry_0[28] & ( (YD1_entry_1[28] & YD1_rd_address) ) );


--X1_active_addr[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[24] at FF_X28_Y4_N32
--register power-up is low

X1_active_addr[24] = DFFEAS(YD1L157, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[42] at FF_X28_Y4_N38
--register power-up is low

YD1_entry_1[42] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L109,  ,  , VCC);


--YD1_entry_0[42] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[42] at FF_X28_Y4_N53
--register power-up is low

YD1_entry_0[42] = DFFEAS(YC2L109, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1_entry_1[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[29] at FF_X28_Y4_N25
--register power-up is low

YD1_entry_1[29] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L96,  ,  , VCC);


--YD1_entry_0[29] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[29] at FF_X28_Y4_N11
--register power-up is low

YD1_entry_0[29] = DFFEAS(YC2L96, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12] at FF_X28_Y4_N20
--register power-up is low

X1_active_addr[12] = DFFEAS(YD1L145, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[30] at FF_X28_Y4_N1
--register power-up is low

YD1_entry_1[30] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L97,  ,  , VCC);


--YD1_entry_0[30] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[30] at FF_X28_Y4_N8
--register power-up is low

YD1_entry_0[30] = DFFEAS(YC2L97, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_rnw is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw at FF_X28_Y2_N7
--register power-up is low

X1_active_rnw = DFFEAS(X1L230, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43] at FF_X28_Y2_N53
--register power-up is low

YD1_entry_1[43] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, NC8L13,  ,  , VCC);


--YD1_entry_0[43] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43] at FF_X28_Y6_N7
--register power-up is low

YD1_entry_0[43] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L55, NC8L13,  ,  , VCC);


--X1_active_cs_n is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n at FF_X31_Y3_N49
--register power-up is low

X1_active_cs_n = DFFEAS(X1L204, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--X1L373 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~1 at MLABCELL_X28_Y2_N51
X1L373 = ( !X1_active_cs_n & ( !X1L229Q $ (((!YD1_rd_address & (YD1_entry_0[43])) # (YD1_rd_address & ((YD1_entry_1[43]))))) ) );


--X1_active_addr[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[14] at FF_X29_Y3_N41
--register power-up is low

X1_active_addr[14] = DFFEAS(YD1L147, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[32] at FF_X29_Y3_N22
--register power-up is low

YD1_entry_1[32] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L99,  ,  , VCC);


--YD1_entry_0[32] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[32] at FF_X29_Y3_N28
--register power-up is low

YD1_entry_0[32] = DFFEAS(YC2L99, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[15] at FF_X29_Y3_N56
--register power-up is low

X1_active_addr[15] = DFFEAS(YD1L148, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[33] at FF_X29_Y3_N53
--register power-up is low

YD1_entry_1[33] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L100,  ,  , VCC);


--YD1_entry_0[33] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[33] at FF_X29_Y3_N8
--register power-up is low

YD1_entry_0[33] = DFFEAS(YC2L100, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16] at FF_X29_Y3_N38
--register power-up is low

X1_active_addr[16] = DFFEAS(YD1L149, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[34] at FF_X29_Y3_N49
--register power-up is low

YD1_entry_1[34] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L101,  ,  , VCC);


--YD1_entry_0[34] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[34] at FF_X29_Y3_N17
--register power-up is low

YD1_entry_0[34] = DFFEAS(YC2L101, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[17] at FF_X29_Y3_N58
--register power-up is low

X1_active_addr[17] = DFFEAS(YD1L150, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[35] at FF_X29_Y3_N43
--register power-up is low

YD1_entry_1[35] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L102,  ,  , VCC);


--YD1_entry_0[35] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[35] at FF_X29_Y3_N14
--register power-up is low

YD1_entry_0[35] = DFFEAS(YC2L102, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1_active_addr[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[18] at FF_X29_Y3_N1
--register power-up is low

X1_active_addr[18] = DFFEAS(YD1L151, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[36] at FF_X29_Y3_N31
--register power-up is low

YD1_entry_1[36] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L103,  ,  , VCC);


--YD1_entry_0[36] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[36] at FF_X29_Y3_N11
--register power-up is low

YD1_entry_0[36] = DFFEAS(YC2L103, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1L57 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~1 at LABCELL_X29_Y3_N30
X1L57 = ( YD1_entry_0[36] & ( !X1_active_addr[18] $ (((YD1_rd_address & !YD1_entry_1[36]))) ) ) # ( !YD1_entry_0[36] & ( !X1_active_addr[18] $ (((!YD1_rd_address) # (!YD1_entry_1[36]))) ) );


--X1_active_addr[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[19] at FF_X29_Y3_N4
--register power-up is low

X1_active_addr[19] = DFFEAS(YD1L152, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[37] at FF_X29_Y3_N34
--register power-up is low

YD1_entry_1[37] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L104,  ,  , VCC);


--YD1_entry_0[37] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[37] at FF_X29_Y3_N26
--register power-up is low

YD1_entry_0[37] = DFFEAS(YC2L104, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--X1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal3~2 at LABCELL_X29_Y3_N33
X1L58 = !X1_active_addr[19] $ (((!YD1_rd_address & (!YD1_entry_0[37])) # (YD1_rd_address & ((!YD1_entry_1[37])))));


--X1L374 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~2 at LABCELL_X29_Y3_N18
X1L374 = ( YD1L147 & ( !X1L57 & ( (X1L378 & (X1L377 & (!X1L58 & X1_active_addr[14]))) ) ) ) # ( !YD1L147 & ( !X1L57 & ( (X1L378 & (X1L377 & (!X1L58 & !X1_active_addr[14]))) ) ) );


--X1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~0 at LABCELL_X31_Y3_N21
X1L130 = ( !X1L56 & ( (X1L372 & (X1L381 & (!YD1L2 & X1L374))) ) );


--X1_m_state.000000010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000010 at FF_X31_Y3_N17
--register power-up is low

X1_m_state.000000010 = DFFEAS(X1L88, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L282 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~0 at LABCELL_X31_Y3_N27
X1L282 = ( X1_m_state.000000010 & ( ((X1L130 & X1L235Q)) # (X1L168) ) ) # ( !X1_m_state.000000010 & ( (X1L130 & (X1L235Q & !X1L168)) ) );


--YD1_entry_1[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18] at FF_X29_Y6_N10
--register power-up is low

YD1_entry_1[18] = DFFEAS(YD1L85, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[18] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18] at FF_X29_Y6_N28
--register power-up is low

YD1_entry_0[18] = DFFEAS(YD1L29, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[18]~3 at LABCELL_X30_Y5_N15
YD1L133 = ( YD1_entry_1[18] & ( (YD1_entry_0[18]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[18] & ( (!YD1_rd_address & YD1_entry_0[18]) ) );


--X1_i_addr[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_addr[12] at FF_X29_Y1_N46
--register power-up is low

X1_i_addr[12] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , X1_i_state.111,  ,  , VCC);


--X1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector98~0 at LABCELL_X30_Y5_N48
X1L145 = ( X1L282 & ( X1_active_addr[0] & ( (!X1L168 & ((YD1L133))) # (X1L168 & (X1_active_addr[11])) ) ) ) # ( !X1L282 & ( X1_active_addr[0] & ( (!X1L168) # (!X1_i_addr[12]) ) ) ) # ( X1L282 & ( !X1_active_addr[0] & ( (!X1L168 & ((YD1L133))) # (X1L168 & (X1_active_addr[11])) ) ) ) # ( !X1L282 & ( !X1_active_addr[0] & ( (X1L168 & !X1_i_addr[12]) ) ) );


--CB1_r_sync_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst at FF_X9_Y2_N17
--register power-up is low

CB1_r_sync_rst = DFFEAS(CB1L1, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--X1_m_state.001000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000 at FF_X33_Y2_N2
--register power-up is low

X1_m_state.001000000 = DFFEAS(X1L101, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.010000000 at FF_X30_Y1_N40
--register power-up is low

X1_m_state.010000000 = DFFEAS(X1L102, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.100000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.100000000 at FF_X31_Y3_N13
--register power-up is low

X1_m_state.100000000 = DFFEAS(X1L103, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_init_done is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done at FF_X30_Y1_N19
--register power-up is low

X1_init_done = DFFEAS(X1L270, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000001 at FF_X30_Y1_N13
--register power-up is low

X1_m_state.000000001 = DFFEAS(X1L87, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.000000100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000000100 at FF_X33_Y2_N7
--register power-up is low

X1_m_state.000000100 = DFFEAS(X1L89, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_state.000100000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000 at FF_X33_Y2_N40
--register power-up is low

X1_m_state.000100000 = DFFEAS(X1L99, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L283 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~1 at LABCELL_X33_Y2_N42
X1L283 = ( !X1_m_state.000100000 & ( (!X1_m_state.000000100 & ((!X1_init_done) # (X1_m_state.000000001))) ) );


--X1L284 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]~2 at LABCELL_X30_Y1_N30
X1L284 = ( X1L283 & ( (!X1_m_state.010000000 & !X1_m_state.100000000) ) );


--X1_active_addr[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[1] at FF_X30_Y5_N55
--register power-up is low

X1_active_addr[1] = DFFEAS(YD1L134, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[19] at FF_X30_Y5_N29
--register power-up is low

YD1_entry_1[19] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L86,  ,  , VCC);


--YD1_entry_0[19] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[19] at FF_X30_Y5_N23
--register power-up is low

YD1_entry_0[19] = DFFEAS(YC2L86, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[19]~4 at LABCELL_X30_Y5_N54
YD1L134 = (!YD1_rd_address & (YD1_entry_0[19])) # (YD1_rd_address & ((YD1_entry_1[19])));


--X1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector97~0 at LABCELL_X30_Y5_N24
X1L144 = ( X1_active_addr[1] & ( X1L168 & ( (!X1L282 & (!X1_i_addr[12])) # (X1L282 & ((X1L186Q))) ) ) ) # ( !X1_active_addr[1] & ( X1L168 & ( (!X1L282 & (!X1_i_addr[12])) # (X1L282 & ((X1L186Q))) ) ) ) # ( X1_active_addr[1] & ( !X1L168 & ( (!X1L282) # (YD1L134) ) ) ) # ( !X1_active_addr[1] & ( !X1L168 & ( (X1L282 & YD1L134) ) ) );


--X1_active_addr[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[2] at FF_X30_Y5_N34
--register power-up is low

X1_active_addr[2] = DFFEAS(YD1L135, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[20] at FF_X30_Y5_N47
--register power-up is low

YD1_entry_1[20] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L87,  ,  , VCC);


--YD1_entry_0[20] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[20] at FF_X29_Y5_N46
--register power-up is low

YD1_entry_0[20] = DFFEAS(YC2L87, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[20]~5 at LABCELL_X30_Y5_N33
YD1L135 = ( YD1_entry_0[20] & ( (!YD1_rd_address) # (YD1_entry_1[20]) ) ) # ( !YD1_entry_0[20] & ( (YD1_rd_address & YD1_entry_1[20]) ) );


--X1L143 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector96~0 at LABCELL_X30_Y5_N42
X1L143 = ( X1_active_addr[2] & ( X1L168 & ( (!X1L282 & ((!X1_i_addr[12]))) # (X1L282 & (X1_active_addr[13])) ) ) ) # ( !X1_active_addr[2] & ( X1L168 & ( (!X1L282 & ((!X1_i_addr[12]))) # (X1L282 & (X1_active_addr[13])) ) ) ) # ( X1_active_addr[2] & ( !X1L168 & ( (!X1L282) # (YD1L135) ) ) ) # ( !X1_active_addr[2] & ( !X1L168 & ( (X1L282 & YD1L135) ) ) );


--X1_active_addr[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[3] at FF_X30_Y5_N58
--register power-up is low

X1_active_addr[3] = DFFEAS(YD1L136, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[21] at FF_X30_Y5_N5
--register power-up is low

YD1_entry_1[21] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L88,  ,  , VCC);


--YD1_entry_0[21] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[21] at FF_X30_Y6_N40
--register power-up is low

YD1_entry_0[21] = DFFEAS(YC2L88, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[21]~6 at LABCELL_X30_Y5_N57
YD1L136 = ( YD1_entry_0[21] & ( (!YD1_rd_address) # (YD1_entry_1[21]) ) ) # ( !YD1_entry_0[21] & ( (YD1_rd_address & YD1_entry_1[21]) ) );


--X1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector95~0 at LABCELL_X30_Y5_N0
X1L142 = ( X1L282 & ( X1_active_addr[14] & ( (YD1L136) # (X1L168) ) ) ) # ( !X1L282 & ( X1_active_addr[14] & ( (!X1L168 & ((X1_active_addr[3]))) # (X1L168 & (!X1_i_addr[12])) ) ) ) # ( X1L282 & ( !X1_active_addr[14] & ( (!X1L168 & YD1L136) ) ) ) # ( !X1L282 & ( !X1_active_addr[14] & ( (!X1L168 & ((X1_active_addr[3]))) # (X1L168 & (!X1_i_addr[12])) ) ) );


--X1_active_addr[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[4] at FF_X28_Y3_N25
--register power-up is low

X1_active_addr[4] = DFFEAS(YD1L137, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~0 at LABCELL_X31_Y3_N54
X1L140 = ( X1_m_state.000000010 & ( (X1L130 & (X1L235Q & !X1L168)) ) ) # ( !X1_m_state.000000010 & ( ((X1L130 & X1L235Q)) # (X1L168) ) );


--YD1_entry_1[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[22] at FF_X28_Y3_N44
--register power-up is low

YD1_entry_1[22] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L89,  ,  , VCC);


--YD1_entry_0[22] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[22] at FF_X28_Y3_N1
--register power-up is low

YD1_entry_0[22] = DFFEAS(YC2L89, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[22]~7 at MLABCELL_X28_Y3_N24
YD1L137 = ( YD1_entry_0[22] & ( YD1_entry_1[22] ) ) # ( !YD1_entry_0[22] & ( YD1_entry_1[22] & ( YD1_rd_address ) ) ) # ( YD1_entry_0[22] & ( !YD1_entry_1[22] & ( !YD1_rd_address ) ) );


--X1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector94~1 at MLABCELL_X28_Y3_N45
X1L141 = ( X1L140 & ( X1L353Q ) ) # ( !X1L140 & ( X1L353Q ) ) # ( X1L140 & ( !X1L353Q & ( (!X1L282) # (YD1L137) ) ) ) # ( !X1L140 & ( !X1L353Q & ( (!X1L282 & (X1_active_addr[4])) # (X1L282 & ((X1_active_addr[15]))) ) ) );


--X1_active_addr[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[5] at FF_X28_Y3_N22
--register power-up is low

X1_active_addr[5] = DFFEAS(YD1L138, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[23] at FF_X28_Y3_N53
--register power-up is low

YD1_entry_1[23] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L90,  ,  , VCC);


--YD1_entry_0[23] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[23] at FF_X28_Y3_N58
--register power-up is low

YD1_entry_0[23] = DFFEAS(YC2L90, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[23]~8 at MLABCELL_X28_Y3_N21
YD1L138 = ( YD1_entry_1[23] & ( (YD1_rd_address) # (YD1_entry_0[23]) ) ) # ( !YD1_entry_1[23] & ( (YD1_entry_0[23] & !YD1_rd_address) ) );


--X1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector93~0 at MLABCELL_X28_Y3_N48
X1L139 = ( YD1L138 & ( X1L353Q ) ) # ( !YD1L138 & ( X1L353Q ) ) # ( YD1L138 & ( !X1L353Q & ( ((!X1L282 & ((X1_active_addr[5]))) # (X1L282 & (X1L191Q))) # (X1L140) ) ) ) # ( !YD1L138 & ( !X1L353Q & ( (!X1L282 & (((X1L140) # (X1_active_addr[5])))) # (X1L282 & (X1L191Q & ((!X1L140)))) ) ) );


--X1_active_addr[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[6] at FF_X30_Y5_N13
--register power-up is low

X1_active_addr[6] = DFFEAS(YD1L139, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[24] at FF_X30_Y5_N11
--register power-up is low

YD1_entry_1[24] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L91,  ,  , VCC);


--YD1_entry_0[24] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[24] at FF_X25_Y5_N43
--register power-up is low

YD1_entry_0[24] = DFFEAS(YC2L91, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L139 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[24]~9 at LABCELL_X30_Y5_N12
YD1L139 = ( YD1_entry_1[24] & ( (YD1_entry_0[24]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[24] & ( (!YD1_rd_address & YD1_entry_0[24]) ) );


--X1L138 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector92~0 at LABCELL_X30_Y5_N6
X1L138 = ( X1_active_addr[17] & ( X1L168 & ( (!X1_i_addr[12]) # (X1L282) ) ) ) # ( !X1_active_addr[17] & ( X1L168 & ( (!X1L282 & !X1_i_addr[12]) ) ) ) # ( X1_active_addr[17] & ( !X1L168 & ( (!X1L282 & (X1_active_addr[6])) # (X1L282 & ((YD1L139))) ) ) ) # ( !X1_active_addr[17] & ( !X1L168 & ( (!X1L282 & (X1_active_addr[6])) # (X1L282 & ((YD1L139))) ) ) );


--X1_active_addr[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[7] at FF_X30_Y3_N22
--register power-up is low

X1_active_addr[7] = DFFEAS(YD1L140, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[25] at FF_X30_Y3_N28
--register power-up is low

YD1_entry_1[25] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L92,  ,  , VCC);


--YD1_entry_0[25] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[25] at FF_X25_Y5_N46
--register power-up is low

YD1_entry_0[25] = DFFEAS(YC2L92, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L140 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[25]~10 at LABCELL_X30_Y3_N21
YD1L140 = ( YD1_entry_1[25] & ( (YD1_entry_0[25]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[25] & ( (!YD1_rd_address & YD1_entry_0[25]) ) );


--X1L137 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector91~0 at LABCELL_X30_Y3_N24
X1L137 = ( X1_i_addr[12] & ( X1_active_addr[7] & ( (!X1L282 & (((!X1L168)))) # (X1L282 & ((!X1L168 & (YD1L140)) # (X1L168 & ((X1_active_addr[18]))))) ) ) ) # ( !X1_i_addr[12] & ( X1_active_addr[7] & ( (!X1L282) # ((!X1L168 & (YD1L140)) # (X1L168 & ((X1_active_addr[18])))) ) ) ) # ( X1_i_addr[12] & ( !X1_active_addr[7] & ( (X1L282 & ((!X1L168 & (YD1L140)) # (X1L168 & ((X1_active_addr[18]))))) ) ) ) # ( !X1_i_addr[12] & ( !X1_active_addr[7] & ( (!X1L282 & (((X1L168)))) # (X1L282 & ((!X1L168 & (YD1L140)) # (X1L168 & ((X1_active_addr[18]))))) ) ) );


--X1_active_addr[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[8] at FF_X29_Y4_N37
--register power-up is low

X1_active_addr[8] = DFFEAS(YD1L141, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26] at FF_X25_Y3_N40
--register power-up is low

YD1_entry_1[26] = DFFEAS(YD1L94, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[26] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[26] at FF_X25_Y5_N25
--register power-up is low

YD1_entry_0[26] = DFFEAS(YC2L93, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L141 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[26]~11 at LABCELL_X29_Y4_N36
YD1L141 = ( YD1_entry_1[26] & ( YD1_rd_address ) ) # ( YD1_entry_1[26] & ( !YD1_rd_address & ( YD1_entry_0[26] ) ) ) # ( !YD1_entry_1[26] & ( !YD1_rd_address & ( YD1_entry_0[26] ) ) );


--X1L136 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector90~0 at LABCELL_X29_Y4_N30
X1L136 = ( X1_i_addr[12] & ( X1L282 & ( (!X1L168 & (YD1L141)) # (X1L168 & ((X1_active_addr[19]))) ) ) ) # ( !X1_i_addr[12] & ( X1L282 & ( (!X1L168 & (YD1L141)) # (X1L168 & ((X1_active_addr[19]))) ) ) ) # ( X1_i_addr[12] & ( !X1L282 & ( (!X1L168 & X1_active_addr[8]) ) ) ) # ( !X1_i_addr[12] & ( !X1L282 & ( (X1_active_addr[8]) # (X1L168) ) ) );


--X1_active_addr[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[9] at FF_X30_Y3_N19
--register power-up is low

X1_active_addr[9] = DFFEAS(YD1L142, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--YD1_entry_1[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[27] at FF_X30_Y3_N53
--register power-up is low

YD1_entry_1[27] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L94,  ,  , VCC);


--YD1_entry_0[27] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[27] at FF_X25_Y5_N28
--register power-up is low

YD1_entry_0[27] = DFFEAS(YC2L94, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L142 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[27]~12 at LABCELL_X30_Y3_N18
YD1L142 = ( YD1_entry_1[27] & ( (YD1_entry_0[27]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[27] & ( (!YD1_rd_address & YD1_entry_0[27]) ) );


--X1L135 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector89~0 at LABCELL_X30_Y3_N54
X1L135 = ( X1L196Q & ( YD1L142 & ( ((!X1L168 & (X1_active_addr[9])) # (X1L168 & ((!X1_i_addr[12])))) # (X1L282) ) ) ) # ( !X1L196Q & ( YD1L142 & ( (!X1L168 & (((X1L282)) # (X1_active_addr[9]))) # (X1L168 & (((!X1L282 & !X1_i_addr[12])))) ) ) ) # ( X1L196Q & ( !YD1L142 & ( (!X1L168 & (X1_active_addr[9] & (!X1L282))) # (X1L168 & (((!X1_i_addr[12]) # (X1L282)))) ) ) ) # ( !X1L196Q & ( !YD1L142 & ( (!X1L282 & ((!X1L168 & (X1_active_addr[9])) # (X1L168 & ((!X1_i_addr[12]))))) ) ) );


--X1L134 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector88~0 at LABCELL_X31_Y2_N24
X1L134 = ( X1_i_addr[12] & ( X1_active_addr[21] & ( ((X1L168 & X1_m_state.000000010)) # (X1L353Q) ) ) ) # ( !X1_i_addr[12] & ( X1_active_addr[21] & ( (X1L353Q) # (X1L168) ) ) ) # ( X1_i_addr[12] & ( !X1_active_addr[21] & ( X1L353Q ) ) ) # ( !X1_i_addr[12] & ( !X1_active_addr[21] & ( ((X1L168 & !X1_m_state.000000010)) # (X1L353Q) ) ) );


--X1L133 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector87~0 at LABCELL_X31_Y2_N57
X1L133 = ( X1_i_addr[12] & ( X1L199Q & ( ((X1L168 & X1_m_state.000000010)) # (X1L353Q) ) ) ) # ( !X1_i_addr[12] & ( X1L199Q & ( (X1L353Q) # (X1L168) ) ) ) # ( X1_i_addr[12] & ( !X1L199Q & ( X1L353Q ) ) ) # ( !X1_i_addr[12] & ( !X1L199Q & ( ((X1L168 & !X1_m_state.000000010)) # (X1L353Q) ) ) );


--X1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector86~0 at LABCELL_X31_Y2_N36
X1L132 = ( X1_i_addr[12] & ( X1L168 & ( ((X1L201Q & X1_m_state.000000010)) # (X1L353Q) ) ) ) # ( !X1_i_addr[12] & ( X1L168 & ( ((!X1_m_state.000000010) # (X1L353Q)) # (X1L201Q) ) ) ) # ( X1_i_addr[12] & ( !X1L168 & ( X1L353Q ) ) ) # ( !X1_i_addr[12] & ( !X1L168 & ( X1L353Q ) ) );


--X1L291 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]~0 at LABCELL_X30_Y4_N54
X1L291 = ( !X1_m_state.000000010 & ( X1L130 & ( X1L235Q ) ) );


--X1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector100~0 at MLABCELL_X28_Y4_N15
X1L147 = ( X1L291 & ( YD1L143 ) ) # ( !X1L291 & ( X1_active_addr[10] ) );


--X1L169 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr16~0 at MLABCELL_X28_Y3_N15
X1L169 = ( X1_m_state.000000010 ) # ( !X1_m_state.000000010 & ( !X1L168 ) );


--YD1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[42]~13 at MLABCELL_X28_Y4_N30
YD1L157 = ( YD1_entry_0[42] & ( (!YD1_rd_address) # (YD1_entry_1[42]) ) ) # ( !YD1_entry_0[42] & ( (YD1_rd_address & YD1_entry_1[42]) ) );


--X1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector99~0 at MLABCELL_X28_Y4_N57
X1L146 = ( X1_active_addr[24] & ( (!X1L291) # (YD1L157) ) ) # ( !X1_active_addr[24] & ( (X1L291 & YD1L157) ) );


--X1_i_cmd[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3] at FF_X29_Y1_N37
--register power-up is low

X1_i_cmd[3] = DFFEAS(X1L60, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request at FF_X30_Y1_N1
--register power-up is low

X1_refresh_request = DFFEAS(X1L415, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_next.010000000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000 at FF_X33_Y2_N5
--register power-up is low

X1_m_next.010000000 = DFFEAS(X1L119, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~0 at LABCELL_X30_Y1_N42
X1L78 = ( X1_refresh_request & ( X1_m_state.000000001 & ( (!X1_m_state.000000100 & (!X1L353Q & ((!X1_m_state.010000000)))) # (X1_m_state.000000100 & (((!X1L344Q)))) ) ) ) # ( !X1_refresh_request & ( X1_m_state.000000001 & ( ((!X1_m_state.000000100 & ((!X1_m_state.010000000))) # (X1_m_state.000000100 & (!X1L344Q))) # (X1L353Q) ) ) ) # ( X1_refresh_request & ( !X1_m_state.000000001 & ( (!X1L344Q & X1_m_state.000000100) ) ) ) # ( !X1_refresh_request & ( !X1_m_state.000000001 & ( ((!X1L344Q & X1_m_state.000000100)) # (X1L353Q) ) ) );


--X1L79 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector19~1 at MLABCELL_X28_Y1_N24
X1L79 = ( X1_init_done & ( X1_active_cs_n & ( (!X1L78 & ((X1_m_state.000000001) # (X1_refresh_request))) ) ) ) # ( !X1_init_done & ( X1_active_cs_n & ( (!X1L78 & ((X1_m_state.000000001) # (X1_i_cmd[3]))) ) ) ) # ( X1_init_done & ( !X1_active_cs_n & ( (X1_m_state.000000001) # (X1_refresh_request) ) ) ) # ( !X1_init_done & ( !X1_active_cs_n & ( (X1_m_state.000000001) # (X1_i_cmd[3]) ) ) );


--X1L231 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|always5~0 at LABCELL_X31_Y3_N42
X1L231 = ( X1L374 & ( X1L381 & ( (!X1L235Q) # ((X1L372 & (!YD1L2 & !X1L56))) ) ) ) # ( !X1L374 & ( X1L381 & ( !X1L235Q ) ) ) # ( X1L374 & ( !X1L381 & ( !X1L235Q ) ) ) # ( !X1L374 & ( !X1L381 & ( !X1L235Q ) ) );


--X1_i_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1] at FF_X29_Y1_N55
--register power-up is low

X1_i_cmd[1] = DFFEAS(X1L62, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector21~0 at LABCELL_X30_Y1_N48
X1L81 = ( X1_m_state.010000000 & ( X1L168 & ( ((X1_i_cmd[1] & !X1_init_done)) # (X1_m_state.000000001) ) ) ) # ( !X1_m_state.010000000 & ( X1L168 & ( (X1_i_cmd[1] & (!X1_m_state.000000001 & !X1_init_done)) ) ) ) # ( X1_m_state.010000000 & ( !X1L168 & ( (X1L231 & (((X1_i_cmd[1] & !X1_init_done)) # (X1_m_state.000000001))) ) ) ) # ( !X1_m_state.010000000 & ( !X1L168 & ( (X1L231 & (((X1_i_cmd[1] & !X1_init_done)) # (X1_m_state.000000001))) ) ) );


--X1L167 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr8~0 at LABCELL_X30_Y1_N24
X1L167 = ( !X1L353Q & ( (!X1_m_state.010000000 & !X1_m_state.000000010) ) );


--X1_i_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2] at FF_X30_Y1_N23
--register power-up is low

X1_i_cmd[2] = DFFEAS(X1L61, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L80 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector20~0 at LABCELL_X30_Y1_N57
X1L80 = ( X1_init_done & ( (!X1L167 & X1_m_state.000000001) ) ) # ( !X1_init_done & ( (!X1_m_state.000000001 & ((X1_i_cmd[2]))) # (X1_m_state.000000001 & (!X1L167)) ) );


--X1_i_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0] at FF_X29_Y1_N2
--register power-up is low

X1_i_cmd[0] = DFFEAS(X1L63, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L82 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector22~0 at LABCELL_X29_Y1_N24
X1L82 = ( X1L231 & ( X1L353Q & ( ((X1_i_cmd[0] & !X1_init_done)) # (X1_m_state.000000001) ) ) ) # ( !X1L231 & ( X1L353Q & ( (!X1_m_state.000010000 & (((X1_i_cmd[0] & !X1_init_done)) # (X1_m_state.000000001))) ) ) ) # ( X1L231 & ( !X1L353Q & ( (!X1_m_state.000000001 & (X1_i_cmd[0] & (!X1_init_done))) # (X1_m_state.000000001 & (((X1_m_state.000010000)))) ) ) ) # ( !X1L231 & ( !X1L353Q & ( (X1_i_cmd[0] & (!X1_m_state.000000001 & (!X1_init_done & !X1_m_state.000010000))) ) ) );


--YD1_entry_1[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[17] at FF_X29_Y4_N17
--register power-up is low

YD1_entry_1[17] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, X1L232,  ,  , VCC);


--YD1_entry_0[17] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[17] at FF_X28_Y6_N16
--register power-up is low

YD1_entry_0[17] = DFFEAS(X1L232, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L132 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[17]~14 at LABCELL_X29_Y4_N54
YD1L132 = ( YD1_rd_address & ( YD1_entry_1[17] ) ) # ( !YD1_rd_address & ( YD1_entry_0[17] ) );


--X1_active_dqm[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1] at FF_X29_Y4_N55
--register power-up is low

X1_active_dqm[1] = DFFEAS(YD1L132, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L164 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector117~0 at LABCELL_X29_Y4_N57
X1L164 = ( X1L291 & ( YD1L132 ) ) # ( !X1L291 & ( X1_active_dqm[1] ) );


--YD1_entry_1[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[16] at FF_X17_Y6_N52
--register power-up is low

YD1_entry_1[16] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, X1L233,  ,  , VCC);


--YD1_entry_0[16] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[16] at FF_X28_Y6_N14
--register power-up is low

YD1_entry_0[16] = DFFEAS(X1L233, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[16]~15 at LABCELL_X29_Y4_N0
YD1L131 = ( YD1_rd_address & ( YD1_entry_1[16] ) ) # ( !YD1_rd_address & ( YD1_entry_0[16] ) );


--X1_active_dqm[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0] at FF_X29_Y4_N1
--register power-up is low

X1_active_dqm[0] = DFFEAS(YD1L131, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L165 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector118~0 at LABCELL_X29_Y4_N3
X1L165 = ( X1L291 & ( YD1L131 ) ) # ( !X1L291 & ( X1_active_dqm[0] ) );


--S1_clear_write_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos at FF_X10_Y9_N32
--register power-up is low

S1_clear_write_fifos = DFFEAS(S1L10, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--S1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~0 at LABCELL_X10_Y9_N33
S1L12 = ( !S1_clear_write_fifos & ( !CB1_r_sync_rst ) );


--count[0] is count[0] at FF_X24_Y74_N50
--register power-up is low

count[0] = DFFEAS(A1L41, GLOBAL(A1L38), A1L318,  ,  ,  ,  ,  ,  );


--A1L43 is count[1]~0 at LABCELL_X24_Y74_N51
A1L43 = ( count[0] & ( !count[1] ) ) # ( !count[0] & ( count[1] ) );


--BD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~0 at LABCELL_X27_Y4_N12
BD1L1 = ( !ZD1_W_alu_result[19] & ( !ZD1_W_alu_result[22] & ( (!ZD1_W_alu_result[21] & (!ZD1_W_alu_result[25] & (!ZD1_W_alu_result[20] & !ZD1_W_alu_result[18]))) ) ) );


--BD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~1 at MLABCELL_X25_Y4_N45
BD1L2 = ( !ZD1_W_alu_result[23] & ( (ZD1_W_alu_result[26] & !ZD1_W_alu_result[24]) ) );


--BD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at MLABCELL_X28_Y5_N36
BD1L4 = ( ZD1_W_alu_result[17] & ( (!ZD1_W_alu_result[14] & (!ZD1L885Q & (!ZD1_W_alu_result[16] & !ZD1_W_alu_result[13]))) ) );


--BD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0 at MLABCELL_X25_Y5_N54
BD1L7 = ( !ZD1_W_alu_result[7] & ( !ZD1_W_alu_result[9] & ( (!ZD1_W_alu_result[10] & (ZD1_W_alu_result[12] & (!ZD1_W_alu_result[8] & !ZD1_W_alu_result[11]))) ) ) );


--BD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at MLABCELL_X15_Y6_N12
BD1L10 = ( ZD1L873Q & ( BD1L1 & ( (!ZD1_W_alu_result[5] & (BD1L7 & (BD1L4 & BD1L2))) ) ) );


--ZD1_d_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X24_Y7_N34
--register power-up is low

ZD1_d_write = DFFEAS(ZD1_E_st_stall, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_write_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X18_Y7_N49
--register power-up is low

AD1_write_accepted = DFFEAS(AD1L15, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_write~0 at LABCELL_X18_Y7_N21
AD1L13 = (ZD1_d_write & !AD1_write_accepted);


--PC2_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y11_N31
--register power-up is low

PC2_mem_used[1] = DFFEAS(PC2L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_rst1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X16_Y6_N14
--register power-up is low

BC1_rst1 = AMPP_FUNCTION(LF1L42, BC1L47, !CB1_r_sync_rst);


--ZD1_d_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X18_Y7_N13
--register power-up is low

ZD1_d_read = DFFEAS(ZD1_d_read_nxt, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X18_Y7_N43
--register power-up is low

AD1_read_accepted = DFFEAS(AD1L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L40 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~0 at LABCELL_X18_Y7_N36
T1L40 = ( AD1_write_accepted & ( !PC2_mem_used[1] & ( (BC1_rst1 & (ZD1L1120Q & !AD1_read_accepted)) ) ) ) # ( !AD1_write_accepted & ( !PC2_mem_used[1] & ( (BC1_rst1 & (((ZD1L1120Q & !AD1_read_accepted)) # (ZD1_d_write))) ) ) );


--ZD1_d_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X35_Y6_N53
--register power-up is low

ZD1_d_writedata[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[0],  ,  , VCC);


--ZD1_d_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X28_Y6_N23
--register power-up is low

ZD1_d_byteenable[0] = DFFEAS(ZD1L435, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset~0 at LABCELL_X10_Y11_N39
T1L79 = ( !ZD1_W_alu_result[2] & ( (ZD1L1113Q & (!ZD1_W_alu_result[3] & ZD1_d_writedata[0])) ) );


--T1_internal_reset is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|internal_reset at MLABCELL_X15_Y9_N54
T1_internal_reset = ( BD1L10 & ( T1L40 & ( ((AD1L13 & (!ZD1_W_alu_result[4] & T1L79))) # (CB1_r_sync_rst) ) ) ) # ( !BD1L10 & ( T1L40 & ( CB1_r_sync_rst ) ) ) # ( BD1L10 & ( !T1L40 & ( CB1_r_sync_rst ) ) ) # ( !BD1L10 & ( !T1L40 & ( CB1_r_sync_rst ) ) );


--T1_start_external_transfer is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer at FF_X16_Y10_N46
--register power-up is low

T1_start_external_transfer = DFFEAS(T1L131, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--XB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~0 at LABCELL_X18_Y10_N57
XB1L8 = ( T1_start_external_transfer & ( (AC1L63Q & (!XB1_transfer_complete & ((VB1_auto_init_complete) # (VB1_transfer_data)))) ) ) # ( !T1_start_external_transfer & ( (VB1_transfer_data & (AC1L63Q & (!VB1_auto_init_complete & !XB1_transfer_complete))) ) );


--XB1L31 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~11 at MLABCELL_X15_Y11_N24
XB1L31 = ( AC1_middle_of_high_level & ( (!XB1_s_serial_protocol.STATE_5_STOP_BIT & (!T1_internal_reset & ((XB1_s_serial_protocol.STATE_0_IDLE) # (XB1L8)))) ) ) # ( !AC1_middle_of_high_level & ( (!T1_internal_reset & ((XB1_s_serial_protocol.STATE_0_IDLE) # (XB1L8))) ) );


--TE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y3_N36
TE1L3 = (H1_splitter_nodes_receive_1[3] & (!N1_virtual_ir_scan_reg & Q1_state[4]));


--VE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at LABCELL_X2_Y4_N6
VE1L55 = ( Q1_state[3] & ( (VE1_sr[0] & ((!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg))) ) ) # ( !Q1_state[3] & ( VE1_sr[0] ) );


--XE3_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X2_Y4_N29
--register power-up is low

XE3_dreg[0] = DFFEAS( , A1L5,  ,  ,  , XE3_din_s1,  ,  , VCC);


--VE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at LABCELL_X2_Y4_N33
VE1L56 = ( Q1_state[3] & ( XE3_dreg[0] & ( (!N1_irf_reg[2][0] & (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][1] & !N1_virtual_ir_scan_reg))) ) ) );


--VE1_DRsize.000 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X2_Y4_N43
--register power-up is low

VE1_DRsize.000 = DFFEAS(VE1L2, A1L5,  ,  , TE1_virtual_state_uir,  ,  ,  ,  );


--VE1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at LABCELL_X2_Y4_N48
VE1L57 = ( VE1_sr[1] & ( VE1L56 & ( (!TE1L3) # ((VE1_DRsize.000) # (A1L6)) ) ) ) # ( !VE1_sr[1] & ( VE1L56 & ( (!TE1L3) # ((A1L6 & !VE1_DRsize.000)) ) ) ) # ( VE1_sr[1] & ( !VE1L56 & ( (!TE1L3 & (VE1L55)) # (TE1L3 & (((VE1_DRsize.000) # (A1L6)))) ) ) ) # ( !VE1_sr[1] & ( !VE1L56 & ( (!TE1L3 & (VE1L55)) # (TE1L3 & (((A1L6 & !VE1_DRsize.000)))) ) ) );


--XE2_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X2_Y4_N11
--register power-up is low

XE2_dreg[0] = DFFEAS( , A1L5,  ,  ,  , XE2_din_s1,  ,  , VCC);


--X1L226 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~0 at LABCELL_X30_Y1_N33
X1L226 = ( X1_init_done & ( (YD1_entries[0]) # (YD1_entries[1]) ) );


--X1L227 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~1 at LABCELL_X30_Y2_N9
X1L227 = ( !CB1_r_sync_rst & ( !X1_refresh_request ) );


--X1L228 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~2 at LABCELL_X30_Y2_N24
X1L228 = ( X1L130 & ( X1L227 & ( ((!X1_m_state.000000001 & (X1L226)) # (X1_m_state.000000001 & ((!X1L168)))) # (X1_m_state.100000000) ) ) ) # ( !X1L130 & ( X1L227 & ( (!X1_m_state.000000001 & X1L226) ) ) );


--YD1L144 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[29]~16 at MLABCELL_X28_Y4_N21
YD1L144 = ( YD1_entry_1[29] & ( (YD1_entry_0[29]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[29] & ( (!YD1_rd_address & YD1_entry_0[29]) ) );


--YD1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[43]~17 at MLABCELL_X28_Y2_N48
YD1L158 = ( YD1_entry_1[43] & ( (YD1_entry_0[43]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[43] & ( (!YD1_rd_address & YD1_entry_0[43]) ) );


--X1_m_next.000001000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000 at FF_X28_Y2_N41
--register power-up is low

X1_m_next.000001000 = DFFEAS(X1L110, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L90 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~0 at LABCELL_X30_Y2_N57
X1L90 = ( YD1L2 & ( (X1_refresh_request & X1_m_state.100000000) ) ) # ( !YD1L2 & ( X1_m_state.100000000 ) );


--X1L91 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~1 at LABCELL_X31_Y3_N0
X1L91 = ( X1L372 & ( X1L56 & ( X1L90 ) ) ) # ( !X1L372 & ( X1L56 & ( X1L90 ) ) ) # ( X1L372 & ( !X1L56 & ( (X1L90 & (((!X1L374) # (!X1L381)) # (X1_refresh_request))) ) ) ) # ( !X1L372 & ( !X1L56 & ( X1L90 ) ) );


--X1_m_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[1] at FF_X33_Y2_N25
--register power-up is low

X1_m_count[1] = DFFEAS(X1L124, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L84 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~0 at LABCELL_X33_Y2_N33
X1L84 = ( !X1_m_count[1] & ( X1_m_state.000000100 ) );


--X1L92 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~2 at LABCELL_X30_Y2_N39
X1L92 = ( X1L84 & ( !X1L91 ) ) # ( !X1L84 & ( (!X1L91 & X1L90) ) );


--X1L93 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~3 at LABCELL_X30_Y2_N45
X1L93 = ( X1L167 & ( (X1L130) # (X1L168) ) );


--X1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~4 at LABCELL_X30_Y2_N48
X1L94 = ( X1L90 & ( !X1L84 & ( !X1L91 ) ) ) # ( !X1L90 & ( !X1L84 & ( (!X1L91 & (!X1L97 $ (((!X1L96) # (!X1L93))))) ) ) );


--X1L95 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~5 at MLABCELL_X28_Y2_N36
X1L95 = ( X1L92 & ( (!X1L94 & ((X1_m_next.000001000))) # (X1L94 & (YD1L158)) ) ) # ( !X1L92 & ( (X1L94 & X1_m_state.000001000) ) );


--X1_m_next.000010000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000 at FF_X28_Y2_N44
--register power-up is low

X1_m_next.000010000 = DFFEAS(X1L115, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L98 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector28~0 at MLABCELL_X28_Y2_N45
X1L98 = ( X1L92 & ( (!X1L94 & ((X1_m_next.000010000))) # (X1L94 & (!YD1L158)) ) ) # ( !X1L92 & ( (X1L94 & X1_m_state.000010000) ) );


--X1L100 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~0 at LABCELL_X30_Y1_N3
X1L100 = (X1_init_done & !X1_m_state.000000001);


--X1L88 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector25~0 at LABCELL_X31_Y3_N15
X1L88 = (!X1_refresh_request & (!YD1L2 & X1L100));


--X1L131 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector41~1 at LABCELL_X31_Y3_N24
X1L131 = ( X1_m_state.100000000 & ( ((X1L130 & !X1_refresh_request)) # (X1L88) ) ) # ( !X1_m_state.100000000 & ( ((X1L130 & (!X1L168 & !X1_refresh_request))) # (X1L88) ) );


--YD1L114 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address~0 at LABCELL_X30_Y4_N27
YD1L114 = ( X1L130 & ( !X1L235Q $ (!YD1_rd_address) ) ) # ( !X1L130 & ( YD1_rd_address ) );


--YD1L146 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[31]~18 at LABCELL_X30_Y5_N30
YD1L146 = ( YD1_entry_1[31] & ( (YD1_entry_0[31]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[31] & ( (!YD1_rd_address & YD1_entry_0[31]) ) );


--YC2_use_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg at FF_X28_Y9_N20
--register power-up is low

YC2_use_reg = DFFEAS(YC2L112, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2_address_reg[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14] at FF_X28_Y5_N7
--register power-up is low

YC2_address_reg[14] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[14],  ,  , VCC);


--YC2L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~0 at LABCELL_X30_Y5_N18
YC2L98 = (!YC2_use_reg & (ZD1L883Q)) # (YC2_use_reg & ((YC2_address_reg[14])));


--ZC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|cp_valid~0 at LABCELL_X18_Y7_N51
ZC1L2 = ( ZD1L1120Q & ( (BC1_rst1 & ((!AD1_read_accepted) # ((ZD1_d_write & !AD1_write_accepted)))) ) ) # ( !ZD1L1120Q & ( (ZD1_d_write & (BC1_rst1 & !AD1_write_accepted)) ) );


--BD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal0~2 at MLABCELL_X25_Y6_N51
BD1L3 = ( ZD1L887Q & ( (BD1L2 & (!ZD1L889Q & BD1L1)) ) );


--BD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~1 at MLABCELL_X15_Y6_N54
BD1L8 = ( !ZD1L873Q & ( BD1L1 & ( (!ZD1_W_alu_result[5] & (BD1L7 & (BD1L4 & BD1L2))) ) ) );


--BD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~0 at MLABCELL_X15_Y6_N24
BD1L12 = ( ZD1L873Q & ( !ZD1_W_alu_result[4] ) );


--BD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal8~1 at MLABCELL_X15_Y6_N45
BD1L13 = ( BD1L2 & ( BD1L1 & ( (ZD1_W_alu_result[5] & (BD1L7 & (BD1L4 & BD1L12))) ) ) );


--BD1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at LABCELL_X18_Y5_N54
BD1L5 = ( ZD1_W_alu_result[11] & ( !ZD1_W_alu_result[12] ) );


--BD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~2 at MLABCELL_X15_Y6_N51
BD1L6 = ( BD1L2 & ( BD1L5 & ( (BD1L1 & BD1L4) ) ) );


--BD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~0 at MLABCELL_X15_Y7_N12
BD1L16 = ( ZD1L1120Q & ( BD1L13 & ( (((!AD1_read_accepted) # (BD1L8)) # (BD1L6)) # (ZD1_W_alu_result[3]) ) ) ) # ( !ZD1L1120Q & ( BD1L13 & ( ((BD1L8) # (BD1L6)) # (ZD1_W_alu_result[3]) ) ) ) # ( ZD1L1120Q & ( !BD1L13 & ( (BD1L8) # (BD1L6) ) ) ) # ( !ZD1L1120Q & ( !BD1L13 & ( (BD1L8) # (BD1L6) ) ) );


--BD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at MLABCELL_X15_Y6_N9
BD1L9 = ( !ZD1L873Q & ( BD1L1 & ( (ZD1_W_alu_result[5] & (BD1L7 & (BD1L2 & BD1L4))) ) ) );


--BD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~1 at MLABCELL_X15_Y6_N0
BD1L17 = ( ZD1L873Q & ( BD1L1 & ( (!ZD1_W_alu_result[5] & (BD1L7 & (BD1L4 & BD1L2))) ) ) ) # ( !ZD1L873Q & ( BD1L1 & ( (ZD1_W_alu_result[5] & (BD1L7 & (BD1L4 & BD1L2))) ) ) );


--PC8_mem_used[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7] at FF_X29_Y9_N50
--register power-up is low

PC8_mem_used[7] = DFFEAS(PC8L87, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_d_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X28_Y6_N1
--register power-up is low

ZD1_d_byteenable[1] = DFFEAS(ZD1L432, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~0 at MLABCELL_X28_Y6_N27
NC8L12 = ( !PC8L88Q & ( YC2_byteen_reg[1] & ( ((YC2_use_reg) # (ZD1_d_byteenable[1])) # (ZD1_d_byteenable[0]) ) ) ) # ( !PC8L88Q & ( !YC2_byteen_reg[1] & ( (!YC2_use_reg & (((ZD1_d_byteenable[1])) # (ZD1_d_byteenable[0]))) # (YC2_use_reg & (((YC2_byteen_reg[0])))) ) ) );


--NC8L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|m0_write~1 at MLABCELL_X28_Y6_N9
NC8L13 = ( NC8L12 & ( BD1L3 ) ) # ( !NC8L12 & ( BD1L3 ) ) # ( NC8L12 & ( !BD1L3 & ( ((!ZC1L2) # ((!AD1L13) # (BD1L16))) # (BD1L17) ) ) ) # ( !NC8L12 & ( !BD1L3 ) );


--YD1_wr_address is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address at FF_X28_Y6_N58
--register power-up is low

YD1_wr_address = DFFEAS(YD1L160, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1L1 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|Equal0~0 at MLABCELL_X28_Y6_N45
YD1L1 = (YD1_entries[1] & !YD1_entries[0]);


--AD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at MLABCELL_X15_Y7_N45
AD1L12 = (ZD1L1120Q & !AD1_read_accepted);


--YD1L3 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|always2~0 at MLABCELL_X28_Y6_N30
YD1L3 = ( NC8L12 & ( !BD1L3 & ( (!BD1L16 & (AD1L12 & (!BD1L17 & ZC1L2))) ) ) );


--YD1L112 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[43]~0 at MLABCELL_X28_Y3_N30
YD1L112 = ( YD1L3 & ( (YD1_wr_address & !YD1L1) ) ) # ( !YD1L3 & ( (!NC8L13 & (YD1_wr_address & !YD1L1)) ) );


--YD1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[43]~0 at MLABCELL_X28_Y3_N39
YD1L55 = ( NC8L13 & ( (!YD1L1 & (YD1L3 & !YD1_wr_address)) ) ) # ( !NC8L13 & ( (!YD1L1 & !YD1_wr_address) ) );


--YD1L8 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]~0 at LABCELL_X31_Y3_N30
YD1L8 = ( YD1_entries[1] & ( YD1L3 & ( !YD1_entries[0] $ (((X1_f_pop & X1L130))) ) ) ) # ( !YD1_entries[1] & ( YD1L3 & ( (YD1_entries[0] & ((!X1_f_pop) # (!X1L130))) ) ) ) # ( YD1_entries[1] & ( !YD1L3 & ( (!YD1_entries[0] & ((!X1_f_pop) # ((!X1L130)))) # (YD1_entries[0] & (((X1_f_pop & X1L130)) # (NC8L13))) ) ) ) # ( !YD1_entries[1] & ( !YD1L3 & ( (!YD1_entries[0] & (X1_f_pop & (X1L130 & NC8L13))) # (YD1_entries[0] & (!NC8L13 & ((!X1_f_pop) # (!X1L130)))) ) ) );


--YD1L6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]~1 at LABCELL_X31_Y3_N36
YD1L6 = ( YD1_entries[0] & ( NC8L13 & ( !YD1L3 $ (((X1L235Q & X1L130))) ) ) ) # ( !YD1_entries[0] & ( NC8L13 & ( (!YD1_entries[1] & (!YD1L3 $ (((!X1L235Q) # (!X1L130))))) # (YD1_entries[1] & (X1L235Q & (X1L130))) ) ) ) # ( YD1_entries[0] & ( !NC8L13 & ( (X1L235Q & X1L130) ) ) ) # ( !YD1_entries[0] & ( !NC8L13 & ( !YD1_entries[1] $ (((X1L235Q & X1L130))) ) ) );


--YC2_address_reg[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21] at FF_X29_Y7_N55
--register power-up is low

YC2_address_reg[21] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L896Q,  ,  , VCC);


--YC2L105 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~1 at LABCELL_X30_Y3_N0
YC2L105 = (!YC2_use_reg & ((ZD1L896Q))) # (YC2_use_reg & (YC2_address_reg[21]));


--YC2_address_reg[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22] at FF_X29_Y5_N49
--register power-up is low

YC2_address_reg[22] = DFFEAS(YC2L28, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L106 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~2 at LABCELL_X30_Y3_N45
YC2L106 = (!YC2_use_reg & ((ZD1_W_alu_result[22]))) # (YC2_use_reg & (YC2_address_reg[22]));


--YD1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[40]~19 at LABCELL_X30_Y3_N9
YD1L155 = ( YD1_entry_1[40] & ( (YD1_entry_0[40]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[40] & ( (!YD1_rd_address & YD1_entry_0[40]) ) );


--YC2_address_reg[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23] at FF_X25_Y4_N40
--register power-up is low

YC2_address_reg[23] = DFFEAS(YC2L30, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L107 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~3 at LABCELL_X30_Y3_N3
YC2L107 = ( ZD1L899Q & ( (!YC2_use_reg) # (YC2_address_reg[23]) ) ) # ( !ZD1L899Q & ( (YC2_use_reg & YC2_address_reg[23]) ) );


--YD1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[41]~20 at LABCELL_X30_Y3_N39
YD1L156 = ( YD1_entry_1[41] & ( (YD1_entry_0[41]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[41] & ( (!YD1_rd_address & YD1_entry_0[41]) ) );


--YC2_address_reg[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24] at FF_X31_Y3_N47
--register power-up is low

YC2_address_reg[24] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L901Q,  ,  , VCC);


--YC2L108 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~4 at LABCELL_X30_Y3_N42
YC2L108 = ( ZD1L901Q & ( (!YC2_use_reg) # (YC2_address_reg[24]) ) ) # ( !ZD1L901Q & ( (YC2_use_reg & YC2_address_reg[24]) ) );


--YC2_address_reg[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11] at FF_X27_Y4_N31
--register power-up is low

YC2_address_reg[11] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[11],  ,  , VCC);


--YC2L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~5 at MLABCELL_X28_Y4_N48
YC2L95 = ( YC2_address_reg[11] & ( (ZD1_W_alu_result[11]) # (YC2_use_reg) ) ) # ( !YC2_address_reg[11] & ( (!YC2_use_reg & ZD1_W_alu_result[11]) ) );


--YC2_address_reg[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25] at FF_X27_Y4_N25
--register power-up is low

YC2_address_reg[25] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[25],  ,  , VCC);


--YC2L109 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~6 at MLABCELL_X28_Y4_N51
YC2L109 = ( ZD1L903Q & ( (!YC2_use_reg) # (YC2_address_reg[25]) ) ) # ( !ZD1L903Q & ( (YC2_use_reg & YC2_address_reg[25]) ) );


--YC2_address_reg[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12] at FF_X27_Y4_N55
--register power-up is low

YC2_address_reg[12] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[12],  ,  , VCC);


--YC2L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~7 at MLABCELL_X28_Y4_N9
YC2L96 = ( YC2_address_reg[12] & ( (ZD1_W_alu_result[12]) # (YC2_use_reg) ) ) # ( !YC2_address_reg[12] & ( (!YC2_use_reg & ZD1_W_alu_result[12]) ) );


--YD1L145 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[30]~21 at MLABCELL_X28_Y4_N18
YD1L145 = ( YD1_entry_0[30] & ( (!YD1_rd_address) # (YD1_entry_1[30]) ) ) # ( !YD1_entry_0[30] & ( (YD1_rd_address & YD1_entry_1[30]) ) );


--YC2_address_reg[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13] at FF_X30_Y6_N55
--register power-up is low

YC2_address_reg[13] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L881Q,  ,  , VCC);


--YC2L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~8 at MLABCELL_X28_Y4_N6
YC2L97 = ( YC2_address_reg[13] & ( (ZD1L881Q) # (YC2_use_reg) ) ) # ( !YC2_address_reg[13] & ( (!YC2_use_reg & ZD1L881Q) ) );


--X1L204 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_cs_n~0 at LABCELL_X31_Y3_N48
X1L204 = ( X1_active_cs_n & ( CB1_r_sync_rst ) ) # ( X1_active_cs_n & ( !CB1_r_sync_rst & ( (!X1L100) # ((X1_refresh_request) # (YD1L2)) ) ) ) # ( !X1_active_cs_n & ( !CB1_r_sync_rst & ( (X1L100 & X1_refresh_request) ) ) );


--YD1L147 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[32]~22 at LABCELL_X29_Y3_N39
YD1L147 = ( YD1_entry_1[32] & ( (YD1_entry_0[32]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[32] & ( (!YD1_rd_address & YD1_entry_0[32]) ) );


--YC2_address_reg[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15] at FF_X28_Y5_N10
--register power-up is low

YC2_address_reg[15] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L885Q,  ,  , VCC);


--YC2L99 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~9 at LABCELL_X29_Y3_N27
YC2L99 = (!YC2_use_reg & (ZD1L885Q)) # (YC2_use_reg & ((YC2_address_reg[15])));


--YD1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[33]~23 at LABCELL_X29_Y3_N54
YD1L148 = ( YD1_entry_0[33] & ( (!YD1_rd_address) # (YD1_entry_1[33]) ) ) # ( !YD1_entry_0[33] & ( (YD1_rd_address & YD1_entry_1[33]) ) );


--YC2_address_reg[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16] at FF_X29_Y5_N10
--register power-up is low

YC2_address_reg[16] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L887Q,  ,  , VCC);


--YC2L100 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~10 at LABCELL_X29_Y3_N6
YC2L100 = ( YC2_address_reg[16] & ( (ZD1L887Q) # (YC2_use_reg) ) ) # ( !YC2_address_reg[16] & ( (!YC2_use_reg & ZD1L887Q) ) );


--YD1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[34]~24 at LABCELL_X29_Y3_N36
YD1L149 = ( YD1_entry_0[34] & ( (!YD1_rd_address) # (YD1_entry_1[34]) ) ) # ( !YD1_entry_0[34] & ( (YD1_rd_address & YD1_entry_1[34]) ) );


--YC2_address_reg[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17] at FF_X29_Y5_N25
--register power-up is low

YC2_address_reg[17] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L889Q,  ,  , VCC);


--YC2L101 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~11 at LABCELL_X29_Y3_N15
YC2L101 = ( YC2_address_reg[17] & ( (ZD1L889Q) # (YC2_use_reg) ) ) # ( !YC2_address_reg[17] & ( (!YC2_use_reg & ZD1L889Q) ) );


--YD1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[35]~25 at LABCELL_X29_Y3_N57
YD1L150 = ( YD1_entry_0[35] & ( (!YD1_rd_address) # (YD1_entry_1[35]) ) ) # ( !YD1_entry_0[35] & ( (YD1_rd_address & YD1_entry_1[35]) ) );


--YC2_address_reg[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18] at FF_X27_Y4_N16
--register power-up is low

YC2_address_reg[18] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[18],  ,  , VCC);


--YC2L102 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~12 at LABCELL_X29_Y3_N12
YC2L102 = ( ZD1_W_alu_result[18] & ( (!YC2_use_reg) # (YC2_address_reg[18]) ) ) # ( !ZD1_W_alu_result[18] & ( (YC2_use_reg & YC2_address_reg[18]) ) );


--YD1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[36]~26 at LABCELL_X29_Y3_N0
YD1L151 = ( YD1_entry_0[36] & ( (!YD1_rd_address) # (YD1_entry_1[36]) ) ) # ( !YD1_entry_0[36] & ( (YD1_rd_address & YD1_entry_1[36]) ) );


--YC2_address_reg[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19] at FF_X27_Y4_N49
--register power-up is low

YC2_address_reg[19] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[19],  ,  , VCC);


--YC2L103 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~13 at LABCELL_X29_Y3_N9
YC2L103 = ( ZD1L892Q & ( (!YC2_use_reg) # (YC2_address_reg[19]) ) ) # ( !ZD1L892Q & ( (YC2_use_reg & YC2_address_reg[19]) ) );


--YD1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[37]~27 at LABCELL_X29_Y3_N3
YD1L152 = ( YD1_entry_1[37] & ( (YD1_rd_address) # (YD1_entry_0[37]) ) ) # ( !YD1_entry_1[37] & ( (YD1_entry_0[37] & !YD1_rd_address) ) );


--YC2_address_reg[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20] at FF_X29_Y5_N19
--register power-up is low

YC2_address_reg[20] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1L894Q,  ,  , VCC);


--YC2L104 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~14 at LABCELL_X29_Y3_N24
YC2L104 = (!YC2_use_reg & (ZD1L894Q)) # (YC2_use_reg & ((YC2_address_reg[20])));


--YC2L85 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15 at LABCELL_X29_Y6_N15
YC2L85 = ( YC2_address_reg[1] & ( YC2_use_reg ) );


--X1_i_state.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.111 at FF_X29_Y1_N11
--register power-up is low

X1_i_state.111 = DFFEAS(X1L71, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CB1_altera_reset_synchronizer_int_chain[4] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X9_Y2_N14
--register power-up is low

CB1_altera_reset_synchronizer_int_chain[4] = DFFEAS(CB1L12, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CB1_r_sync_rst_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X9_Y2_N8
--register power-up is low

CB1_r_sync_rst_chain[1] = DFFEAS(CB1L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CB1L1 is nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X9_Y2_N15
CB1L1 = ( CB1_r_sync_rst_chain[1] & ( CB1_altera_reset_synchronizer_int_chain[4] ) ) # ( !CB1_r_sync_rst_chain[1] & ( (CB1_r_sync_rst) # (CB1_altera_reset_synchronizer_int_chain[4]) ) );


--X1L101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector30~1 at LABCELL_X33_Y2_N0
X1L101 = ( X1_m_count[1] & ( (X1_refresh_request & X1L100) ) ) # ( !X1_m_count[1] & ( ((X1_refresh_request & X1L100)) # (X1_m_state.000100000) ) );


--X1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~0 at LABCELL_X31_Y3_N6
X1L120 = ( X1L374 & ( !X1L56 & ( (X1L372 & (X1L381 & (X1_refresh_request & !YD1L2))) ) ) );


--X1L104 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~0 at LABCELL_X31_Y2_N42
X1L104 = ( X1L120 & ( !X1L168 ) );


--X1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~1 at LABCELL_X30_Y2_N18
X1L85 = ( X1_refresh_request & ( (X1_m_state.000000001 & !X1_m_state.100000000) ) ) # ( !X1_refresh_request & ( (!X1_m_state.000000001 & (YD1L2 & ((X1_init_done)))) # (X1_m_state.000000001 & (((!X1_m_state.100000000)) # (YD1L2))) ) );


--X1L86 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~2 at LABCELL_X30_Y2_N42
X1L86 = ( X1_m_state.000100000 & ( !X1_m_count[1] $ (((X1L85 & (X1L93 & !X1L104)))) ) ) # ( !X1_m_state.000100000 & ( (X1L85 & (X1L93 & !X1L104)) ) );


--X1L102 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector31~0 at LABCELL_X30_Y1_N39
X1L102 = ( X1L84 & ( (X1L344Q & X1L86) ) );


--X1L103 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector32~0 at LABCELL_X31_Y3_N12
X1L103 = ( X1L168 & ( (!X1_refresh_request & (YD1L2 & X1_m_state.100000000)) ) ) # ( !X1L168 & ( (!X1L130) # ((!X1_refresh_request & X1_m_state.100000000)) ) );


--X1_i_state.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101 at FF_X29_Y1_N50
--register power-up is low

X1_i_state.101 = DFFEAS(X1L266, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L270 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done~0 at LABCELL_X30_Y1_N18
X1L270 = (X1_init_done) # (X1L267Q);


--X1_m_next.000000001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000000001 at FF_X30_Y1_N38
--register power-up is low

X1_m_next.000000001 = DFFEAS(X1L108, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L87 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector24~3 at LABCELL_X30_Y1_N12
X1L87 = ( X1_m_state.000000001 & ( X1L167 & ( ((!X1L86) # (!X1L84)) # (X1_m_next.000000001) ) ) ) # ( !X1_m_state.000000001 & ( X1L167 & ( (!X1L86 & (((X1_init_done)))) # (X1L86 & (X1_m_next.000000001 & ((X1L84)))) ) ) ) # ( X1_m_state.000000001 & ( !X1L167 & ( ((!X1L86) # (!X1L84)) # (X1_m_next.000000001) ) ) ) # ( !X1_m_state.000000001 & ( !X1L167 & ( (!X1L86) # ((X1_m_next.000000001 & X1L84)) ) ) );


--X1L109 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~0 at LABCELL_X30_Y2_N3
X1L109 = ( !X1L168 & ( X1L130 ) );


--X1L89 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector26~0 at LABCELL_X33_Y2_N6
X1L89 = ( X1_m_state.000000100 & ( X1L109 ) ) # ( !X1_m_state.000000100 & ( X1L109 & ( (!X1L167) # (X1_refresh_request) ) ) ) # ( X1_m_state.000000100 & ( !X1L109 & ( ((!X1L167) # ((X1_m_state.100000000 & X1_refresh_request))) # (X1_m_count[1]) ) ) ) # ( !X1_m_state.000000100 & ( !X1L109 & ( (!X1L167) # ((X1_m_state.100000000 & X1_refresh_request)) ) ) );


--X1L345 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next~17 at LABCELL_X31_Y3_N18
X1L345 = ( X1L56 & ( !YD1L2 ) ) # ( !X1L56 & ( (!YD1L2 & ((!X1L372) # ((!X1L381) # (!X1L374)))) ) );


--X1L99 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector29~0 at LABCELL_X33_Y2_N39
X1L99 = ( X1_m_state.100000000 & ( (!X1_refresh_request & (((X1_m_count[1] & X1_m_state.000100000)) # (X1L345))) # (X1_refresh_request & (((X1_m_count[1] & X1_m_state.000100000)))) ) ) # ( !X1_m_state.100000000 & ( (X1_m_count[1] & X1_m_state.000100000) ) );


--YC2_address_reg[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2] at FF_X29_Y7_N4
--register power-up is low

YC2_address_reg[2] = DFFEAS(YC2L4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L86 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16 at LABCELL_X30_Y5_N21
YC2L86 = ( YC2_address_reg[2] & ( (ZD1_W_alu_result[2]) # (YC2_use_reg) ) ) # ( !YC2_address_reg[2] & ( (!YC2_use_reg & ZD1_W_alu_result[2]) ) );


--YC2_address_reg[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3] at FF_X29_Y5_N41
--register power-up is low

YC2_address_reg[3] = DFFEAS(YC2L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17 at LABCELL_X29_Y5_N45
YC2L87 = ( YC2_use_reg & ( YC2_address_reg[3] ) ) # ( !YC2_use_reg & ( YC2_address_reg[3] & ( ZD1_W_alu_result[3] ) ) ) # ( !YC2_use_reg & ( !YC2_address_reg[3] & ( ZD1_W_alu_result[3] ) ) );


--YC2_address_reg[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4] at FF_X30_Y6_N50
--register power-up is low

YC2_address_reg[4] = DFFEAS(YC2L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L88 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18 at LABCELL_X30_Y6_N39
YC2L88 = ( YC2_use_reg & ( YC2_address_reg[4] ) ) # ( !YC2_use_reg & ( ZD1_W_alu_result[4] ) );


--YC2_address_reg[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5] at FF_X27_Y3_N4
--register power-up is low

YC2_address_reg[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[5],  ,  , VCC);


--YC2L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19 at MLABCELL_X28_Y3_N0
YC2L89 = ( YC2_use_reg & ( YC2_address_reg[5] ) ) # ( !YC2_use_reg & ( YC2_address_reg[5] & ( ZD1_W_alu_result[5] ) ) ) # ( !YC2_use_reg & ( !YC2_address_reg[5] & ( ZD1_W_alu_result[5] ) ) );


--YC2_address_reg[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6] at FF_X27_Y3_N31
--register power-up is low

YC2_address_reg[6] = DFFEAS(YC2L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48,  ,  ,  ,  );


--YC2L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20 at MLABCELL_X28_Y3_N57
YC2L90 = ( YC2_use_reg & ( YC2_address_reg[6] ) ) # ( !YC2_use_reg & ( YC2_address_reg[6] & ( ZD1L873Q ) ) ) # ( !YC2_use_reg & ( !YC2_address_reg[6] & ( ZD1L873Q ) ) );


--YC2_address_reg[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7] at FF_X25_Y5_N59
--register power-up is low

YC2_address_reg[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[7],  ,  , VCC);


--YC2L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21 at MLABCELL_X25_Y5_N42
YC2L91 = (!YC2_use_reg & (ZD1_W_alu_result[7])) # (YC2_use_reg & ((YC2_address_reg[7])));


--YC2_address_reg[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8] at FF_X25_Y5_N14
--register power-up is low

YC2_address_reg[8] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[8],  ,  , VCC);


--YC2L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22 at MLABCELL_X25_Y5_N45
YC2L92 = ( YC2_address_reg[8] & ( (ZD1_W_alu_result[8]) # (YC2_use_reg) ) ) # ( !YC2_address_reg[8] & ( (!YC2_use_reg & ZD1_W_alu_result[8]) ) );


--YC2_address_reg[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9] at FF_X25_Y5_N20
--register power-up is low

YC2_address_reg[9] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[9],  ,  , VCC);


--YC2L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23 at MLABCELL_X25_Y5_N24
YC2L93 = ( ZD1_W_alu_result[9] & ( (!YC2_use_reg) # (YC2_address_reg[9]) ) ) # ( !ZD1_W_alu_result[9] & ( (YC2_use_reg & YC2_address_reg[9]) ) );


--YC2_address_reg[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10] at FF_X25_Y5_N53
--register power-up is low

YC2_address_reg[10] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , YC2L48, ZD1_W_alu_result[10],  ,  , VCC);


--YC2L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24 at MLABCELL_X25_Y5_N27
YC2L94 = ( YC2_address_reg[10] & ( (ZD1_W_alu_result[10]) # (YC2_use_reg) ) ) # ( !YC2_address_reg[10] & ( (!YC2_use_reg & ZD1_W_alu_result[10]) ) );


--X1_i_state.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000 at FF_X28_Y1_N7
--register power-up is low

X1_i_state.000 = DFFEAS(X1L67, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector0~0 at LABCELL_X29_Y1_N36
X1L60 = ( X1_i_state.101 & ( (X1_i_state.000 & X1_i_cmd[3]) ) ) # ( !X1_i_state.101 & ( X1_i_state.000 ) );


--X1_ack_refresh_request is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|ack_refresh_request at FF_X30_Y1_N29
--register power-up is low

X1_ack_refresh_request = DFFEAS(X1L83, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7] at FF_X27_Y1_N47
--register power-up is low

X1_refresh_counter[7] = DFFEAS(X1L398, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[1] at FF_X27_Y1_N5
--register power-up is low

X1_refresh_counter[1] = DFFEAS(X1L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[0] at FF_X27_Y1_N53
--register power-up is low

X1_refresh_counter[0] = DFFEAS(X1L405, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12] at FF_X28_Y1_N41
--register power-up is low

X1_refresh_counter[12] = DFFEAS(X1L406, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11] at FF_X28_Y1_N32
--register power-up is low

X1_refresh_counter[11] = DFFEAS(X1L407, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10] at FF_X28_Y1_N35
--register power-up is low

X1_refresh_counter[10] = DFFEAS(X1L408, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9] at FF_X28_Y1_N53
--register power-up is low

X1_refresh_counter[9] = DFFEAS(X1L409, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8] at FF_X27_Y1_N59
--register power-up is low

X1_refresh_counter[8] = DFFEAS(X1L400, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L53 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~0 at LABCELL_X27_Y1_N48
X1L53 = ( !X1_refresh_counter[11] & ( (!X1_refresh_counter[10] & (X1_refresh_counter[8] & (X1_refresh_counter[12] & X1_refresh_counter[9]))) ) );


--X1_refresh_counter[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6] at FF_X28_Y1_N49
--register power-up is low

X1_refresh_counter[6] = DFFEAS(X1L410, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[5] at FF_X28_Y1_N47
--register power-up is low

X1_refresh_counter[5] = DFFEAS(X1L411, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4] at FF_X28_Y1_N2
--register power-up is low

X1_refresh_counter[4] = DFFEAS(X1L412, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3] at FF_X28_Y1_N38
--register power-up is low

X1_refresh_counter[3] = DFFEAS(X1L413, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_refresh_counter[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2] at FF_X27_Y1_N8
--register power-up is low

X1_refresh_counter[2] = DFFEAS(X1L50, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L54 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~1 at LABCELL_X27_Y1_N54
X1L54 = ( !X1_refresh_counter[5] & ( (!X1_refresh_counter[6] & (!X1_refresh_counter[2] & (!X1_refresh_counter[4] & X1_refresh_counter[3]))) ) );


--X1L55 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal0~2 at LABCELL_X27_Y1_N42
X1L55 = ( !X1_refresh_counter[0] & ( (X1L54 & (X1_refresh_counter[7] & (X1L53 & !X1_refresh_counter[1]))) ) );


--X1L415 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_request~0 at LABCELL_X30_Y1_N0
X1L415 = ( X1L55 & ( (X1_init_done & !X1_ack_refresh_request) ) ) # ( !X1L55 & ( (X1_init_done & (!X1_ack_refresh_request & X1_refresh_request)) ) );


--X1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~0 at LABCELL_X33_Y2_N15
X1L116 = ( X1_m_state.100000000 & ( (!X1L345 & !X1_refresh_request) ) );


--X1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~1 at LABCELL_X33_Y2_N36
X1L117 = ( X1_m_state.100000000 & ( (!X1_m_state.001000000 & ((X1_refresh_request) # (X1L345))) ) ) # ( !X1_m_state.100000000 & ( !X1_m_state.001000000 ) );


--X1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~2 at LABCELL_X33_Y2_N12
X1L118 = ( X1L283 & ( (X1_m_next.010000000 & ((!X1L117) # ((!X1L168 & !X1L120)))) ) ) # ( !X1L283 & ( X1_m_next.010000000 ) );


--X1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector36~3 at LABCELL_X33_Y2_N3
X1L119 = ( X1L118 ) # ( !X1L118 & ( (X1_refresh_request & X1L100) ) );


--X1_i_state.001 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.001 at FF_X29_Y1_N20
--register power-up is low

X1_i_state.001 = DFFEAS(X1L68, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_i_state.011 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.011 at FF_X29_Y1_N43
--register power-up is low

X1_i_state.011 = DFFEAS(X1L70, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector2~0 at LABCELL_X29_Y1_N54
X1L62 = ( X1_i_state.101 & ( (X1_i_state.000 & (!X1_i_state.011 & (!X1_i_state.001 & X1_i_cmd[1]))) ) ) # ( !X1_i_state.101 & ( (X1_i_state.000 & (!X1_i_state.011 & !X1_i_state.001)) ) );


--X1L61 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector1~0 at LABCELL_X30_Y1_N21
X1L61 = ( X1_i_state.000 & ( (!X1_i_state.011 & ((!X1L267Q) # (X1_i_cmd[2]))) ) );


--X1_i_state.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010 at FF_X29_Y1_N59
--register power-up is low

X1_i_state.010 = DFFEAS(X1L69, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L63 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector3~0 at LABCELL_X29_Y1_N0
X1L63 = ( !X1L263Q & ( (!X1_i_state.011 & (X1_i_state.000 & ((!X1_i_state.101) # (X1_i_cmd[0])))) ) );


--X1L232 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~0 at MLABCELL_X28_Y6_N15
X1L232 = ( YC2_byteen_reg[1] & ( (!NC8L13 & (!YC2_use_reg & !ZD1_d_byteenable[1])) ) ) # ( !YC2_byteen_reg[1] & ( (!NC8L13 & ((!ZD1_d_byteenable[1]) # (YC2_use_reg))) ) );


--X1L233 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|comb~1 at MLABCELL_X28_Y6_N12
X1L233 = ( ZD1L1113Q & ( (YC2_use_reg & (!NC8L13 & !YC2_byteen_reg[0])) ) ) # ( !ZD1L1113Q & ( (!NC8L13 & ((!YC2_use_reg) # (!YC2_byteen_reg[0]))) ) );


--GB3_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|cur_test_clk at FF_X7_Y8_N41
--register power-up is low

GB3_cur_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , A1L30,  ,  , VCC);


--PB3_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X7_Y8_N8
--register power-up is low

PB3_empty_dff = DFFEAS(PB3L3, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X8_Y8_N31
--register power-up is low

PB4_empty_dff = DFFEAS(PB4L3, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GB3_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges|last_test_clk at FF_X7_Y8_N28
--register power-up is low

GB3_last_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , GB3_cur_test_clk,  ,  , VCC);


--JB1_read_left_channel is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_left_channel at LABCELL_X7_Y8_N33
JB1_read_left_channel = ( GB3_cur_test_clk & ( (S1_done_dac_channel_sync & (!GB3_last_test_clk & (PB3_empty_dff & PB4_empty_dff))) ) );


--JB1_left_channel_was_read is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read at FF_X7_Y8_N38
--register power-up is low

JB1_left_channel_was_read = DFFEAS(JB1L122, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--JB1L124 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|read_right_channel~0 at LABCELL_X7_Y8_N0
JB1L124 = ( GB3_last_test_clk & ( (JB1_left_channel_was_read & (!GB3_cur_test_clk & S1_done_dac_channel_sync)) ) );


--JB1L93 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~0 at LABCELL_X4_Y8_N15
JB1L93 = ( RB3_q_b[15] & ( ((!JB1L124 & (JB1_data_out_shift_reg[14])) # (JB1L124 & ((RB4_q_b[15])))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[15] & ( (!JB1_read_left_channel & ((!JB1L124 & (JB1_data_out_shift_reg[14])) # (JB1L124 & ((RB4_q_b[15]))))) ) );


--JB1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|always4~0 at LABCELL_X7_Y8_N30
JB1L67 = ( GB3_cur_test_clk & ( (S1_done_dac_channel_sync & !GB3_last_test_clk) ) ) # ( !GB3_cur_test_clk & ( (S1_done_dac_channel_sync & GB3_last_test_clk) ) );


--JB1L83 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~1 at LABCELL_X4_Y8_N24
JB1L83 = ( JB1L124 & ( !S1L12 ) ) # ( !JB1L124 & ( (!S1L12) # ((!JB1_read_left_channel & JB1L67)) ) );


--GB1_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk at FF_X7_Y11_N29
--register power-up is low

GB1_last_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , GB1_cur_test_clk,  ,  , VCC);


--GB1_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|cur_test_clk at FF_X7_Y11_N11
--register power-up is low

GB1_cur_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , A1L25,  ,  , VCC);


--JB1L84 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~2 at LABCELL_X7_Y11_N36
JB1L84 = ( GB1_cur_test_clk & ( !JB1L67 ) ) # ( !GB1_cur_test_clk & ( (!GB1_last_test_clk & !JB1L67) ) );


--JB1L85 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[8]~3 at LABCELL_X4_Y9_N9
JB1L85 = (!S1L12) # (!JB1L84);


--ZD1_d_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X35_Y6_N44
--register power-up is low

ZD1_d_writedata[3] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[3],  ,  , VCC);


--S1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~0 at LABCELL_X10_Y9_N30
S1L10 = ( ZD1_d_writedata[3] & ( !CB1_r_sync_rst ) );


--S1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|Equal0~0 at LABCELL_X10_Y11_N45
S1L6 = ( !ZD1_W_alu_result[3] & ( !ZD1_W_alu_result[2] ) );


--PC1_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y9_N55
--register power-up is low

PC1_mem_used[1] = DFFEAS(PC1L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JB1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~0 at LABCELL_X10_Y9_N48
JB1L68 = ( BD1L10 & ( BC1_rst1 & ( (!PC1_mem_used[1] & ZD1_W_alu_result[4]) ) ) );


--S1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~0 at LABCELL_X10_Y9_N21
S1L21 = ( S1L6 & ( JB1L68 & ( (AD1L13) # (CB1_r_sync_rst) ) ) ) # ( !S1L6 & ( JB1L68 & ( CB1_r_sync_rst ) ) ) # ( S1L6 & ( !JB1L68 & ( CB1_r_sync_rst ) ) ) # ( !S1L6 & ( !JB1L68 & ( CB1_r_sync_rst ) ) );


--ZD1_R_ctrl_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X19_Y5_N25
--register power-up is low

ZD1_R_ctrl_shift_rot = DFFEAS(ZD1L290, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_logic is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X19_Y2_N37
--register power-up is low

ZD1_R_ctrl_logic = DFFEAS(ZD1L275, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_logic_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X23_Y3_N41
--register power-up is low

ZD1_R_logic_op[1] = DFFEAS(ZD1L345, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_logic_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X23_Y3_N55
--register power-up is low

ZD1_R_logic_op[0] = DFFEAS(ZD1L344, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src1[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X21_Y5_N1
--register power-up is low

ZD1_E_src1[4] = DFFEAS(ZD1L803, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src2[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X24_Y6_N19
--register power-up is low

ZD1_E_src2[4] = DFFEAS(ZD1L854, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L404 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~0 at LABCELL_X22_Y5_N39
ZD1L404 = ( ZD1L798Q & ( (!ZD1_E_src2[4] & (ZD1_E_src1[4])) # (ZD1_E_src2[4] & ((!ZD1_E_src1[4]) # (!ZD1_R_logic_op[0]))) ) ) # ( !ZD1L798Q & ( (!ZD1_E_src2[4] & (!ZD1_E_src1[4] & !ZD1_R_logic_op[0])) # (ZD1_E_src2[4] & (ZD1_E_src1[4] & ZD1_R_logic_op[0])) ) );


--ZD1L358 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~0 at LABCELL_X19_Y5_N15
ZD1L358 = ( ZD1_R_ctrl_logic & ( ZD1L102 & ( (!ZD1_R_ctrl_shift_rot & ((ZD1L404))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[4])) ) ) ) # ( !ZD1_R_ctrl_logic & ( ZD1L102 & ( (!ZD1_R_ctrl_shift_rot) # (ZD1_E_shift_rot_result[4]) ) ) ) # ( ZD1_R_ctrl_logic & ( !ZD1L102 & ( (!ZD1_R_ctrl_shift_rot & ((ZD1L404))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[4])) ) ) ) # ( !ZD1_R_ctrl_logic & ( !ZD1L102 & ( (ZD1_E_shift_rot_result[4] & ZD1_R_ctrl_shift_rot) ) ) );


--ZD1_R_ctrl_rd_ctl_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X18_Y5_N52
--register power-up is low

ZD1_R_ctrl_rd_ctl_reg = DFFEAS(ZD1_D_op_rdctl, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_br_cmp is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X21_Y3_N25
--register power-up is low

ZD1_R_ctrl_br_cmp = DFFEAS(ZD1L251, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L386 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X18_Y5_N30
ZD1L386 = ( ZD1_R_ctrl_rd_ctl_reg & ( ZD1_R_ctrl_br_cmp ) ) # ( !ZD1_R_ctrl_rd_ctl_reg & ( ZD1_R_ctrl_br_cmp ) ) # ( ZD1_R_ctrl_rd_ctl_reg & ( !ZD1_R_ctrl_br_cmp ) );


--ZD1_E_src1[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X21_Y5_N34
--register power-up is low

ZD1_E_src1[6] = DFFEAS(ZD1L805, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L406 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~1 at LABCELL_X24_Y5_N45
ZD1L406 = (!ZD1_E_src2[6] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[6])) # (ZD1L798Q & ((ZD1_E_src1[6]))))) # (ZD1_E_src2[6] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[6])))));


--ZD1L360 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~2 at MLABCELL_X28_Y5_N3
ZD1L360 = ( ZD1L455Q & ( ZD1L106 & ( ((!ZD1_R_ctrl_logic) # (ZD1L406)) # (ZD1_R_ctrl_shift_rot) ) ) ) # ( !ZD1L455Q & ( ZD1L106 & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic) # (ZD1L406))) ) ) ) # ( ZD1L455Q & ( !ZD1L106 & ( ((ZD1_R_ctrl_logic & ZD1L406)) # (ZD1_R_ctrl_shift_rot) ) ) ) # ( !ZD1L455Q & ( !ZD1L106 & ( (!ZD1_R_ctrl_shift_rot & (ZD1_R_ctrl_logic & ZD1L406)) ) ) );


--ZD1_E_src1[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X19_Y5_N34
--register power-up is low

ZD1_E_src1[5] = DFFEAS(ZD1L804, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L405 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2 at LABCELL_X24_Y5_N42
ZD1L405 = ( ZD1_E_src2[5] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[5]))) ) ) # ( !ZD1_E_src2[5] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[5])) # (ZD1L798Q & ((ZD1_E_src1[5]))) ) );


--ZD1L359 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3 at LABCELL_X19_Y5_N54
ZD1L359 = ( ZD1L110 & ( ZD1_R_ctrl_shift_rot & ( ZD1_E_shift_rot_result[5] ) ) ) # ( !ZD1L110 & ( ZD1_R_ctrl_shift_rot & ( ZD1_E_shift_rot_result[5] ) ) ) # ( ZD1L110 & ( !ZD1_R_ctrl_shift_rot & ( (!ZD1_R_ctrl_logic) # (ZD1L405) ) ) ) # ( !ZD1L110 & ( !ZD1_R_ctrl_shift_rot & ( (ZD1L405 & ZD1_R_ctrl_logic) ) ) );


--ZD1_E_src1[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X21_Y4_N55
--register power-up is low

ZD1_E_src1[20] = DFFEAS(ZD1L819, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L420 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~3 at LABCELL_X23_Y4_N57
ZD1L420 = ( ZD1_E_src2[20] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[20]))) ) ) # ( !ZD1_E_src2[20] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[20])) # (ZD1L798Q & ((ZD1_E_src1[20]))) ) );


--ZD1L374 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~4 at LABCELL_X27_Y4_N0
ZD1L374 = ( ZD1L474Q & ( ((!ZD1_R_ctrl_logic & ((ZD1L114))) # (ZD1_R_ctrl_logic & (ZD1L420))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1L474Q & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L114))) # (ZD1_R_ctrl_logic & (ZD1L420)))) ) );


--ZD1_E_src1[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X22_Y4_N49
--register power-up is low

ZD1_E_src1[25] = DFFEAS(ZD1L824, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L425 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~4 at LABCELL_X23_Y4_N48
ZD1L425 = (!ZD1_E_src2[25] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[25])) # (ZD1L798Q & ((ZD1_E_src1[25]))))) # (ZD1_E_src2[25] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[25])))));


--ZD1L379 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~5 at LABCELL_X27_Y4_N45
ZD1L379 = ( ZD1L425 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L118)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[25])))) ) ) # ( !ZD1L425 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & ((ZD1L118)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[25])))) ) );


--ZD1_E_src1[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X21_Y4_N37
--register power-up is low

ZD1_E_src1[21] = DFFEAS(ZD1L820, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L421 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~5 at LABCELL_X24_Y4_N48
ZD1L421 = ( ZD1_R_logic_op[0] & ( ZD1_E_src2[21] & ( !ZD1L798Q $ (!ZD1_E_src1[21]) ) ) ) # ( !ZD1_R_logic_op[0] & ( ZD1_E_src2[21] & ( ZD1L798Q ) ) ) # ( ZD1_R_logic_op[0] & ( !ZD1_E_src2[21] & ( (ZD1L798Q & ZD1_E_src1[21]) ) ) ) # ( !ZD1_R_logic_op[0] & ( !ZD1_E_src2[21] & ( !ZD1L798Q $ (ZD1_E_src1[21]) ) ) );


--ZD1L375 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~6 at LABCELL_X27_Y4_N3
ZD1L375 = ( ZD1_E_shift_rot_result[21] & ( ((!ZD1_R_ctrl_logic & ((ZD1L122))) # (ZD1_R_ctrl_logic & (ZD1L421))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[21] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L122))) # (ZD1_R_ctrl_logic & (ZD1L421)))) ) );


--ZD1_E_src1[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X21_Y5_N28
--register power-up is low

ZD1_E_src1[18] = DFFEAS(ZD1L817, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L418 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~6 at LABCELL_X27_Y5_N0
ZD1L418 = ( ZD1_E_src1[18] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[18]))) ) ) # ( !ZD1_E_src1[18] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[18])) # (ZD1L798Q & ((ZD1_E_src2[18]))) ) );


--ZD1L372 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~7 at LABCELL_X27_Y4_N36
ZD1L372 = ( ZD1_E_shift_rot_result[18] & ( ZD1_R_ctrl_logic & ( (ZD1L418) # (ZD1_R_ctrl_shift_rot) ) ) ) # ( !ZD1_E_shift_rot_result[18] & ( ZD1_R_ctrl_logic & ( (!ZD1_R_ctrl_shift_rot & ZD1L418) ) ) ) # ( ZD1_E_shift_rot_result[18] & ( !ZD1_R_ctrl_logic & ( (ZD1_R_ctrl_shift_rot) # (ZD1L126) ) ) ) # ( !ZD1_E_shift_rot_result[18] & ( !ZD1_R_ctrl_logic & ( (ZD1L126 & !ZD1_R_ctrl_shift_rot) ) ) );


--ZD1_E_src1[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X22_Y4_N55
--register power-up is low

ZD1_E_src1[19] = DFFEAS(ZD1L818, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L419 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~7 at LABCELL_X27_Y5_N33
ZD1L419 = ( ZD1L545Q & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[19]))) ) ) # ( !ZD1L545Q & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[19])) # (ZD1L798Q & ((ZD1_E_src2[19]))) ) );


--ZD1L373 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~8 at LABCELL_X27_Y4_N21
ZD1L373 = ( ZD1_E_shift_rot_result[19] & ( ((!ZD1_R_ctrl_logic & ((ZD1L130))) # (ZD1_R_ctrl_logic & (ZD1L419))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[19] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L130))) # (ZD1_R_ctrl_logic & (ZD1L419)))) ) );


--ZD1_E_src1[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X21_Y4_N46
--register power-up is low

ZD1_E_src1[22] = DFFEAS(ZD1L821, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L422 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~8 at LABCELL_X24_Y4_N6
ZD1L422 = ( ZD1_E_src2[22] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[22]))) ) ) # ( !ZD1_E_src2[22] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[22])) # (ZD1L798Q & ((ZD1_E_src1[22]))) ) );


--ZD1L376 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~9 at LABCELL_X27_Y4_N18
ZD1L376 = ( ZD1L422 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L134)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1L477Q)))) ) ) # ( !ZD1L422 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & (ZD1L134))) # (ZD1_R_ctrl_shift_rot & (((ZD1L477Q)))) ) );


--ZD1_E_src1[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X22_Y4_N40
--register power-up is low

ZD1_E_src1[23] = DFFEAS(ZD1L822, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L423 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~9 at LABCELL_X23_Y4_N51
ZD1L423 = ( ZD1_E_src2[23] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[23]))) ) ) # ( !ZD1_E_src2[23] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[23])) # (ZD1L798Q & ((ZD1_E_src1[23]))) ) );


--ZD1L377 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~10 at MLABCELL_X25_Y4_N24
ZD1L377 = ( ZD1L479Q & ( ((!ZD1_R_ctrl_logic & ((ZD1L138))) # (ZD1_R_ctrl_logic & (ZD1L423))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1L479Q & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L138))) # (ZD1_R_ctrl_logic & (ZD1L423)))) ) );


--ZD1_E_src1[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X21_Y4_N28
--register power-up is low

ZD1_E_src1[26] = DFFEAS(ZD1L825, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L426 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~10 at LABCELL_X24_Y4_N3
ZD1L426 = ( ZD1_E_src2[26] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[26]))) ) ) # ( !ZD1_E_src2[26] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[26])) # (ZD1L798Q & ((ZD1_E_src1[26]))) ) );


--ZD1L380 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~11 at MLABCELL_X25_Y4_N42
ZD1L380 = ( ZD1L426 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1_R_ctrl_logic)) # (ZD1L142))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[26])))) ) ) # ( !ZD1L426 & ( (!ZD1_R_ctrl_shift_rot & (ZD1L142 & ((!ZD1_R_ctrl_logic)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[26])))) ) );


--ZD1_E_src1[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X22_Y4_N58
--register power-up is low

ZD1_E_src1[24] = DFFEAS(ZD1L823, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L424 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~11 at MLABCELL_X25_Y4_N6
ZD1L424 = ( ZD1_E_src2[24] & ( !ZD1L798Q $ (((!ZD1_E_src1[24]) # (!ZD1_R_logic_op[0]))) ) ) # ( !ZD1_E_src2[24] & ( (!ZD1_E_src1[24] & (!ZD1L798Q & !ZD1_R_logic_op[0])) # (ZD1_E_src1[24] & (ZD1L798Q)) ) );


--ZD1L378 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~12 at MLABCELL_X25_Y4_N27
ZD1L378 = ( ZD1L424 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L146)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1L481Q)))) ) ) # ( !ZD1L424 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & ((ZD1L146)))) # (ZD1_R_ctrl_shift_rot & (((ZD1L481Q)))) ) );


--ZD1_E_src1[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X22_Y5_N49
--register power-up is low

ZD1_E_src1[13] = DFFEAS(ZD1L812, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L413 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~12 at LABCELL_X27_Y5_N51
ZD1L413 = ( ZD1_E_src2[13] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[13]))) ) ) # ( !ZD1_E_src2[13] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[13])) # (ZD1L798Q & ((ZD1_E_src1[13]))) ) );


--ZD1L367 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~13 at MLABCELL_X28_Y5_N45
ZD1L367 = ( ZD1_R_ctrl_shift_rot & ( ZD1L413 & ( ZD1_E_shift_rot_result[13] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( ZD1L413 & ( (ZD1_R_ctrl_logic) # (ZD1L150) ) ) ) # ( ZD1_R_ctrl_shift_rot & ( !ZD1L413 & ( ZD1_E_shift_rot_result[13] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( !ZD1L413 & ( (ZD1L150 & !ZD1_R_ctrl_logic) ) ) );


--ZD1_E_src1[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X21_Y5_N10
--register power-up is low

ZD1_E_src1[14] = DFFEAS(ZD1L813, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L414 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~13 at LABCELL_X27_Y5_N48
ZD1L414 = ( ZD1_E_src1[14] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[14]))) ) ) # ( !ZD1_E_src1[14] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[14])) # (ZD1L798Q & ((ZD1_E_src2[14]))) ) );


--ZD1L368 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~14 at MLABCELL_X28_Y5_N51
ZD1L368 = ( ZD1L154 & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic) # ((ZD1L414)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[14])))) ) ) # ( !ZD1L154 & ( (!ZD1_R_ctrl_shift_rot & (ZD1_R_ctrl_logic & ((ZD1L414)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[14])))) ) );


--ZD1_E_src1[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X21_Y5_N37
--register power-up is low

ZD1_E_src1[15] = DFFEAS(ZD1L814, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L415 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~14 at LABCELL_X27_Y5_N3
ZD1L415 = (!ZD1_E_src1[15] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[15])) # (ZD1L798Q & ((ZD1_E_src2[15]))))) # (ZD1_E_src1[15] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[15])))));


--ZD1L369 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~15 at MLABCELL_X28_Y5_N18
ZD1L369 = ( ZD1_R_ctrl_shift_rot & ( ZD1L158 & ( ZD1_E_shift_rot_result[15] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( ZD1L158 & ( (!ZD1_R_ctrl_logic) # (ZD1L415) ) ) ) # ( ZD1_R_ctrl_shift_rot & ( !ZD1L158 & ( ZD1_E_shift_rot_result[15] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( !ZD1L158 & ( (ZD1L415 & ZD1_R_ctrl_logic) ) ) );


--ZD1_E_src1[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X21_Y5_N58
--register power-up is low

ZD1_E_src1[17] = DFFEAS(ZD1L816, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L417 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~15 at LABCELL_X27_Y5_N30
ZD1L417 = (!ZD1_E_src1[17] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[17])) # (ZD1L798Q & ((ZD1_E_src2[17]))))) # (ZD1_E_src1[17] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[17])))));


--ZD1L371 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~16 at MLABCELL_X28_Y5_N12
ZD1L371 = ( ZD1_R_ctrl_shift_rot & ( ZD1L162 & ( ZD1_E_shift_rot_result[17] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( ZD1L162 & ( (!ZD1_R_ctrl_logic) # (ZD1L417) ) ) ) # ( ZD1_R_ctrl_shift_rot & ( !ZD1L162 & ( ZD1_E_shift_rot_result[17] ) ) ) # ( !ZD1_R_ctrl_shift_rot & ( !ZD1L162 & ( (ZD1L417 & ZD1_R_ctrl_logic) ) ) );


--ZD1_E_src1[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X22_Y4_N31
--register power-up is low

ZD1_E_src1[16] = DFFEAS(ZD1L815, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L416 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~16 at LABCELL_X23_Y3_N24
ZD1L416 = ( ZD1_R_logic_op[1] & ( (!ZD1_E_src2[16] & ((ZD1_E_src1[16]))) # (ZD1_E_src2[16] & ((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[16]))) ) ) # ( !ZD1_R_logic_op[1] & ( (!ZD1_R_logic_op[0] & (!ZD1_E_src2[16] & !ZD1_E_src1[16])) # (ZD1_R_logic_op[0] & (ZD1_E_src2[16] & ZD1_E_src1[16])) ) );


--ZD1L370 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at MLABCELL_X28_Y5_N48
ZD1L370 = ( ZD1_E_shift_rot_result[16] & ( ((!ZD1_R_ctrl_logic & (ZD1L166)) # (ZD1_R_ctrl_logic & ((ZD1L416)))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[16] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & (ZD1L166)) # (ZD1_R_ctrl_logic & ((ZD1L416))))) ) );


--ZD1_E_src1[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X21_Y5_N16
--register power-up is low

ZD1_E_src1[7] = DFFEAS(ZD1L806, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L407 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~17 at LABCELL_X24_Y5_N3
ZD1L407 = ( ZD1_R_logic_op[0] & ( ZD1L798Q & ( !ZD1_E_src2[7] $ (!ZD1_E_src1[7]) ) ) ) # ( !ZD1_R_logic_op[0] & ( ZD1L798Q & ( (ZD1_E_src1[7]) # (ZD1_E_src2[7]) ) ) ) # ( ZD1_R_logic_op[0] & ( !ZD1L798Q & ( (ZD1_E_src2[7] & ZD1_E_src1[7]) ) ) ) # ( !ZD1_R_logic_op[0] & ( !ZD1L798Q & ( (!ZD1_E_src2[7] & !ZD1_E_src1[7]) ) ) );


--ZD1L361 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~18 at MLABCELL_X25_Y5_N0
ZD1L361 = ( ZD1L407 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L170)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[7])))) ) ) # ( !ZD1L407 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & (ZD1L170))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[7])))) ) );


--ZD1_E_src1[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X21_Y5_N44
--register power-up is low

ZD1_E_src1[8] = DFFEAS(ZD1L807, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L408 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~18 at LABCELL_X24_Y5_N12
ZD1L408 = ( ZD1_E_src2[8] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[8]))) ) ) # ( !ZD1_E_src2[8] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[8])) # (ZD1L798Q & ((ZD1_E_src1[8]))) ) );


--ZD1L362 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~19 at MLABCELL_X25_Y5_N3
ZD1L362 = ( ZD1L174 & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic) # ((ZD1L408)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[8])))) ) ) # ( !ZD1L174 & ( (!ZD1_R_ctrl_shift_rot & (ZD1_R_ctrl_logic & ((ZD1L408)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[8])))) ) );


--ZD1_E_src1[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X16_Y5_N23
--register power-up is low

ZD1_E_src1[9] = DFFEAS(ZD1L808, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L409 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~19 at LABCELL_X24_Y5_N54
ZD1L409 = (!ZD1_E_src1[9] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[9])) # (ZD1L798Q & ((ZD1_E_src2[9]))))) # (ZD1_E_src1[9] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[9])))));


--ZD1L363 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~20 at MLABCELL_X25_Y5_N6
ZD1L363 = ( ZD1L409 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L178)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[9])))) ) ) # ( !ZD1L409 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & (ZD1L178))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[9])))) ) );


--ZD1_E_src1[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X21_Y5_N13
--register power-up is low

ZD1_E_src1[10] = DFFEAS(ZD1L809, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L410 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~20 at LABCELL_X24_Y5_N57
ZD1L410 = ( ZD1_E_src2[10] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[10]))) ) ) # ( !ZD1_E_src2[10] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[10])) # (ZD1L798Q & ((ZD1_E_src1[10]))) ) );


--ZD1L364 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~21 at MLABCELL_X25_Y5_N9
ZD1L364 = ( ZD1_E_shift_rot_result[10] & ( ((!ZD1_R_ctrl_logic & ((ZD1L182))) # (ZD1_R_ctrl_logic & (ZD1L410))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[10] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L182))) # (ZD1_R_ctrl_logic & (ZD1L410)))) ) );


--ZD1_E_src1[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X21_Y5_N49
--register power-up is low

ZD1_E_src1[11] = DFFEAS(ZD1L810, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L411 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~21 at LABCELL_X24_Y5_N21
ZD1L411 = ( ZD1_E_src2[11] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[11]))) ) ) # ( !ZD1_E_src2[11] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[11])) # (ZD1L798Q & ((ZD1_E_src1[11]))) ) );


--ZD1L365 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~22 at LABCELL_X19_Y5_N48
ZD1L365 = ( ZD1_R_ctrl_logic & ( ZD1L411 & ( (!ZD1_R_ctrl_shift_rot) # (ZD1_E_shift_rot_result[11]) ) ) ) # ( !ZD1_R_ctrl_logic & ( ZD1L411 & ( (!ZD1_R_ctrl_shift_rot & ((ZD1L186))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[11])) ) ) ) # ( ZD1_R_ctrl_logic & ( !ZD1L411 & ( (ZD1_E_shift_rot_result[11] & ZD1_R_ctrl_shift_rot) ) ) ) # ( !ZD1_R_ctrl_logic & ( !ZD1L411 & ( (!ZD1_R_ctrl_shift_rot & ((ZD1L186))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[11])) ) ) );


--ZD1_E_src1[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X16_Y5_N16
--register power-up is low

ZD1_E_src1[12] = DFFEAS(ZD1L811, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L412 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~22 at LABCELL_X24_Y5_N24
ZD1L412 = ( ZD1_E_src1[12] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[12]))) ) ) # ( !ZD1_E_src1[12] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[12])) # (ZD1L798Q & ((ZD1_E_src2[12]))) ) );


--ZD1L366 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~23 at MLABCELL_X25_Y5_N36
ZD1L366 = ( ZD1L412 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1_R_ctrl_logic)) # (ZD1L190))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[12])))) ) ) # ( !ZD1L412 & ( (!ZD1_R_ctrl_shift_rot & (ZD1L190 & ((!ZD1_R_ctrl_logic)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[12])))) ) );


--ZD1_E_new_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X21_Y4_N35
--register power-up is low

ZD1_E_new_inst = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L863Q,  ,  , VCC);


--ZD1L1122 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at LABCELL_X24_Y7_N27
ZD1L1122 = ( ZD1_R_ctrl_st & ( ZD1_E_new_inst ) );


--AD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X18_Y7_N54
AD1L1 = ( !ZD1L1120Q & ( !AD1_write_accepted ) );


--QC10_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[0] at FF_X13_Y6_N17
--register power-up is low

QC10_wait_latency_counter[0] = DFFEAS(QC10L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC11_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y6_N8
--register power-up is low

PC11_mem_used[1] = DFFEAS(PC11L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC10L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~0 at LABCELL_X13_Y6_N39
NC10L1 = ( BD1L9 & ( (!ZD1_W_alu_result[4] & !PC11_mem_used[1]) ) );


--QC10_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1] at FF_X13_Y6_N43
--register power-up is low

QC10_wait_latency_counter[1] = DFFEAS(QC10L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X13_Y6_N0
TC1L10 = ( BC1_rst1 & ( NC10L1 & ( (!QC10_wait_latency_counter[1] & (!QC10_wait_latency_counter[0] $ (((!AD1L13) # (!ZC1L2))))) ) ) );


--BD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~1 at LABCELL_X16_Y9_N9
BD1L11 = ( !ZD1_W_alu_result[4] & ( BD1L10 ) );


--T1_s_serial_transfer.STATE_1_PRE_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE at FF_X15_Y10_N44
--register power-up is low

T1_s_serial_transfer.STATE_1_PRE_WRITE = DFFEAS(T1L122, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--T1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~0 at MLABCELL_X15_Y10_N30
T1L3 = ( ZD1_W_alu_result[2] & ( ZD1_W_alu_result[3] ) );


--T1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~0 at MLABCELL_X15_Y9_N0
T1L133 = ( !T1L116Q & ( AD1L13 & ( (BD1L10 & (T1L40 & (T1L3 & !ZD1_W_alu_result[4]))) ) ) );


--T1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~1 at MLABCELL_X15_Y9_N3
T1L134 = ( !T1_s_serial_transfer.STATE_6_POST_READ & ( AD1L12 & ( (BD1L10 & (T1L40 & (!ZD1_W_alu_result[4] & T1L3))) ) ) );


--NC10L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pin_s1_agent|m0_write~1 at LABCELL_X13_Y7_N15
NC10L2 = ( ZC1L2 & ( AD1L13 ) );


--QC7_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0] at FF_X12_Y6_N37
--register power-up is low

QC7_wait_latency_counter[0] = DFFEAS(QC7L18, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1] at FF_X12_Y6_N47
--register power-up is low

PC7_mem_used[1] = DFFEAS(PC7L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC7_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1] at FF_X12_Y6_N41
--register power-up is low

QC7_wait_latency_counter[1] = DFFEAS(QC7L19, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC7L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X12_Y6_N24
QC7L12 = ( !PC7_mem_used[1] & ( ZD1_W_alu_result[4] & ( (BD1L9 & (!QC7_wait_latency_counter[1] & (!QC7L16Q $ (!NC10L2)))) ) ) );


--TC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at MLABCELL_X15_Y11_N0
TC1L2 = ( BD1L11 & ( T1L134 & ( (QC7L12 & BC1_rst1) ) ) ) # ( !BD1L11 & ( T1L134 & ( (QC7L12 & BC1_rst1) ) ) ) # ( BD1L11 & ( !T1L134 & ( (!PC2_mem_used[1] & ((!T1L133) # ((QC7L12 & BC1_rst1)))) # (PC2_mem_used[1] & (QC7L12 & (BC1_rst1))) ) ) ) # ( !BD1L11 & ( !T1L134 & ( (QC7L12 & BC1_rst1) ) ) );


--PC4_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1] at FF_X15_Y7_N50
--register power-up is low

PC4_mem_used[1] = DFFEAS(PC4L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at MLABCELL_X15_Y7_N30
BD1L14 = ( !AD1_read_accepted & ( (ZD1L1120Q & !ZD1_W_alu_result[3]) ) );


--QC4_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1] at FF_X15_Y7_N2
--register power-up is low

QC4_wait_latency_counter[1] = DFFEAS(QC4L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC4_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] at FF_X15_Y7_N35
--register power-up is low

QC4_wait_latency_counter[0] = DFFEAS(QC4L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_waitrequest_generated~0 at MLABCELL_X15_Y7_N18
QC4L5 = ( !QC4_wait_latency_counter[1] & ( QC4_wait_latency_counter[0] & ( ((!BD1L14) # ((!NC10L2) # (!BD1L13))) # (PC4_mem_used[1]) ) ) ) # ( !QC4_wait_latency_counter[1] & ( !QC4_wait_latency_counter[0] & ( (!PC4_mem_used[1] & (BD1L14 & (NC10L2 & BD1L13))) ) ) );


--TC1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at MLABCELL_X15_Y7_N39
TC1L11 = ( BD1L13 & ( (ZD1L1120Q & (!AD1_read_accepted & (BC1_rst1 & !ZD1_W_alu_result[3]))) ) );


--PC3_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X12_Y6_N32
--register power-up is low

PC3_mem_used[1] = DFFEAS(PC3L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_av_waitrequest is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X12_Y7_N38
--register power-up is low

V1_av_waitrequest = DFFEAS(V1L69, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X12_Y7_N57
TC1L12 = ( V1_av_waitrequest & ( ZD1_W_alu_result[3] & ( (BD1L13 & !PC3L6Q) ) ) );


--QC9_wait_latency_counter[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0] at FF_X13_Y7_N47
--register power-up is low

QC9_wait_latency_counter[0] = DFFEAS(QC9L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC10_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y7_N26
--register power-up is low

PC10_mem_used[1] = DFFEAS(PC10L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC9_wait_latency_counter[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1] at FF_X13_Y7_N23
--register power-up is low

QC9_wait_latency_counter[1] = DFFEAS(QC9L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X13_Y7_N36
TC1L13 = ( !QC9_wait_latency_counter[1] & ( BC1_rst1 & ( (BD1L8 & (!PC10_mem_used[1] & (!QC9_wait_latency_counter[0] $ (!NC10L2)))) ) ) );


--ND1_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X10_Y6_N26
--register power-up is low

ND1_top_priority_reg[0] = DFFEAS(ND1L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X10_Y6_N56
--register power-up is low

ND1_top_priority_reg[1] = DFFEAS(ND1L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CD1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X17_Y4_N18
CD1L1 = ( !ZD1_F_pc[12] & ( (!ZD1_F_pc[10] & (!ZD1_F_pc[23] & ZD1_F_pc[9])) ) );


--ZD1_F_pc[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[24] at FF_X17_Y4_N56
--register power-up is low

ZD1_F_pc[24] = DFFEAS(ZD1L753, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  ,  ,  );


--ZD1_F_pc[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[14] at FF_X17_Y4_N59
--register power-up is low

ZD1_F_pc[14] = DFFEAS(ZD1L743, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  ,  ,  );


--CD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~1 at LABCELL_X16_Y4_N51
CD1L2 = ( ZD1_F_pc[14] & ( !ZD1_F_pc[21] & ( (!ZD1_F_pc[19] & (!ZD1_F_pc[20] & (!ZD1_F_pc[24] & !ZD1_F_pc[22]))) ) ) );


--CD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~2 at LABCELL_X16_Y4_N54
CD1L3 = ( !ZD1_F_pc[13] & ( !ZD1_F_pc[18] & ( (!ZD1_F_pc[17] & (ZD1_F_pc[15] & (!ZD1L716Q & !ZD1_F_pc[16]))) ) ) );


--ZD1_i_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X19_Y7_N23
--register power-up is low

ZD1_i_read = DFFEAS(ZD1L1180, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD2_read_accepted is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X16_Y6_N20
--register power-up is low

AD2_read_accepted = DFFEAS(AD2L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~0 at LABCELL_X16_Y6_N36
WC1L16 = ( BC1_rst1 & ( (!ZD1L1181Q & !AD2_read_accepted) ) );


--ND1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X10_Y6_N6
ND1L2 = ( ND1_top_priority_reg[1] & ( CD1L3 & ( (ND1_top_priority_reg[0] & (WC1L16 & (CD1L1 & CD1L2))) ) ) ) # ( !ND1_top_priority_reg[1] & ( CD1L3 & ( ND1_top_priority_reg[0] ) ) ) # ( !ND1_top_priority_reg[1] & ( !CD1L3 & ( ND1_top_priority_reg[0] ) ) );


--ZC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|always2~0 at LABCELL_X18_Y7_N18
ZC1L1 = ( ZD1L1120Q & ( (!AD1_read_accepted) # ((ZD1_d_write & !AD1_write_accepted)) ) ) # ( !ZD1L1120Q & ( (ZD1_d_write & !AD1_write_accepted) ) );


--SE1_waitrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X11_Y5_N32
--register power-up is low

SE1_waitrequest = DFFEAS(SE1L194, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PC5_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y5_N49
--register power-up is low

PC5_mem_used[1] = DFFEAS(PC5L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TC1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X10_Y6_N3
TC1L14 = ( !SE1L195Q & ( (!PC5_mem_used[1] & BC1_rst1) ) );


--TC1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at MLABCELL_X15_Y6_N30
TC1L15 = ( BD1L2 & ( BD1L5 & ( (TC1L14 & (BD1L1 & (ZC1L1 & BD1L4))) ) ) );


--TC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X10_Y6_N18
TC1L3 = ( ZD1_W_alu_result[4] & ( ND1L2 & ( (!PC1_mem_used[1] & (BD1L10 & BC1_rst1)) ) ) ) # ( ZD1_W_alu_result[4] & ( !ND1L2 & ( ((!PC1_mem_used[1] & (BD1L10 & BC1_rst1))) # (TC1L15) ) ) ) # ( !ZD1_W_alu_result[4] & ( !ND1L2 & ( TC1L15 ) ) );


--TC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at MLABCELL_X15_Y7_N54
TC1L4 = ( !TC1L13 & ( PC4_mem_used[1] & ( (!TC1L12 & !TC1L3) ) ) ) # ( !TC1L13 & ( !PC4_mem_used[1] & ( (!TC1L12 & (!TC1L3 & ((!QC4L5) # (!TC1L11)))) ) ) );


--YC2_count[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0] at FF_X29_Y9_N11
--register power-up is low

YC2_count[0] = DFFEAS(YC2L39, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND2_top_priority_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X17_Y6_N7
--register power-up is low

ND2_top_priority_reg[0] = DFFEAS(ND2L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND2_top_priority_reg[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X17_Y6_N10
--register power-up is low

ND2_top_priority_reg[1] = DFFEAS(ND2L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X10_Y6_N36
ND2L2 = ( ND2_top_priority_reg[1] & ( ND2L5Q & ( (!WC1L16) # ((CD1L3 & (CD1L1 & CD1L2))) ) ) ) # ( ND2_top_priority_reg[1] & ( !ND2L5Q ) ) # ( !ND2_top_priority_reg[1] & ( !ND2L5Q ) );


--PC6_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1] at FF_X16_Y6_N8
--register power-up is low

PC6_mem_used[1] = DFFEAS(PC6L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC6L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0 at LABCELL_X16_Y6_N51
QC6L3 = ( BC1_rst1 & ( !PC6_mem_used[1] ) );


--TC1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X16_Y6_N33
TC1L16 = ( ZC1L1 & ( QC6L3 ) );


--PC9_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|out_valid at FF_X27_Y8_N44
--register power-up is low

PC9_out_valid = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC9_internal_out_ready, PC9L10Q,  ,  , VCC);


--PC8_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0] at FF_X27_Y8_N38
--register power-up is low

PC8_mem_used[0] = DFFEAS(PC8L77, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NC8_rp_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rp_valid at LABCELL_X27_Y8_N18
NC8_rp_valid = ( PC9_out_valid ) # ( !PC9_out_valid & ( (PC8L78Q & PC8_mem[0][87]) ) );


--KD8L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0 at LABCELL_X27_Y8_N0
KD8L15 = ( PC8_mem[0][87] & ( PC9_out_valid & ( (!PC8L78Q & (!KD8_burst_uncompress_address_offset[1] & ((!KD8_burst_uncompress_address_base[1])))) # (PC8L78Q & (((!PC8_mem[0][19])))) ) ) ) # ( !PC8_mem[0][87] & ( PC9_out_valid & ( (!PC8L78Q & (!KD8_burst_uncompress_address_offset[1] & ((!KD8_burst_uncompress_address_base[1])))) # (PC8L78Q & (((!PC8_mem[0][19])))) ) ) ) # ( PC8_mem[0][87] & ( !PC9_out_valid & ( (!PC8L78Q & (!KD8_burst_uncompress_address_offset[1] & ((!KD8_burst_uncompress_address_base[1])))) # (PC8L78Q & (((!PC8_mem[0][19])))) ) ) ) # ( !PC8_mem[0][87] & ( !PC9_out_valid & ( (!KD8_burst_uncompress_address_offset[1] & !KD8_burst_uncompress_address_base[1]) ) ) );


--PC8_mem[0][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52] at FF_X28_Y10_N11
--register power-up is low

PC8_mem[0][52] = DFFEAS(PC8L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~0 at LABCELL_X27_Y8_N12
YC1L1 = ( PC8_mem[0][52] & ( !PC8_mem[0][88] ) );


--QC6_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0] at FF_X17_Y6_N26
--register power-up is low

QC6_read_latency_shift_reg[0] = DFFEAS(QC6L4, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][84] at FF_X16_Y6_N26
--register power-up is low

PC6_mem[0][84] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC6L12, PC6L14,  ,  , VCC);


--PC6_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][66] at FF_X16_Y6_N41
--register power-up is low

PC6_mem[0][66] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC6L12, PC6L15,  ,  , VCC);


--UC3L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src0_valid~0 at LABCELL_X16_Y6_N24
UC3L1 = ( PC6_mem[0][66] & ( (QC6_read_latency_shift_reg[0] & !PC6_mem[0][84]) ) ) # ( !PC6_mem[0][66] & ( QC6_read_latency_shift_reg[0] ) );


--QC2_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg[0] at FF_X15_Y11_N58
--register power-up is low

QC2_read_latency_shift_reg[0] = DFFEAS(QC2L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC1_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg[0] at FF_X12_Y10_N43
--register power-up is low

QC1_read_latency_shift_reg[0] = DFFEAS(QC1L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC3_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X12_Y7_N52
--register power-up is low

QC3_read_latency_shift_reg[0] = DFFEAS(QC3L35, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC4_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0] at FF_X15_Y7_N26
--register power-up is low

QC4_read_latency_shift_reg[0] = DFFEAS(TC1L17, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC7_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg[0] at FF_X13_Y7_N58
--register power-up is low

QC7_read_latency_shift_reg[0] = DFFEAS(QC7L13, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC9_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0] at FF_X13_Y7_N49
--register power-up is low

QC9_read_latency_shift_reg[0] = DFFEAS(QC9L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X16_Y7_N48
HD1L2 = ( !QC1_read_latency_shift_reg[0] & ( !QC7_read_latency_shift_reg[0] & ( (!QC9_read_latency_shift_reg[0] & (!QC3_read_latency_shift_reg[0] & (!QC4_read_latency_shift_reg[0] & !QC2_read_latency_shift_reg[0]))) ) ) );


--QC10_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg[0] at FF_X13_Y6_N46
--register power-up is low

QC10_read_latency_shift_reg[0] = DFFEAS(QC10L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5_read_latency_shift_reg[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X13_Y5_N8
--register power-up is low

QC5_read_latency_shift_reg[0] = DFFEAS(QC5L49, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5_mem[0][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84] at FF_X13_Y5_N14
--register power-up is low

PC5_mem[0][84] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC5L12, PC5L13,  ,  , VCC);


--PC5_mem[0][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66] at FF_X13_Y5_N17
--register power-up is low

PC5_mem[0][66] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC5L12, PC5L14,  ,  , VCC);


--UC2L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X13_Y5_N12
UC2L1 = ( PC5_mem[0][66] & ( (QC5_read_latency_shift_reg[0] & !PC5_mem[0][84]) ) ) # ( !PC5_mem[0][66] & ( QC5_read_latency_shift_reg[0] ) );


--HD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1 at MLABCELL_X15_Y5_N54
HD1L3 = ( !UC2L1 & ( !QC10_read_latency_shift_reg[0] ) );


--HD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~2 at LABCELL_X18_Y9_N27
HD1L4 = ( HD1L2 & ( (!UC3L1 & HD1L3) ) );


--AD1_end_begintransfer is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X18_Y7_N1
--register power-up is low

AD1_end_begintransfer = DFFEAS(AD1L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X18_Y7_N57
AD1L2 = ( ZD1_d_write & ( (!AD1_write_accepted & (!ZD1L1120Q & ((!BC1_rst1) # (!AD1_end_begintransfer)))) ) ) # ( !ZD1_d_write & ( !ZD1L1120Q ) );


--AD1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X18_Y9_N42
AD1L3 = ( HD1L4 & ( YC1L1 & ( (!AD1L2 & ((!ZD1L1120Q) # ((NC8_rp_valid & !KD8L15)))) ) ) ) # ( !HD1L4 & ( YC1L1 & ( !AD1L2 ) ) ) # ( HD1L4 & ( !YC1L1 & ( (!AD1L2 & ((!ZD1L1120Q) # (NC8_rp_valid))) ) ) ) # ( !HD1L4 & ( !YC1L1 & ( !AD1L2 ) ) );


--AD1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3 at LABCELL_X18_Y7_N30
AD1L4 = ( AD1L1 & ( AD1L3 & ( (!TC1L4) # (((TC1L10) # (TC1L6)) # (TC1L2)) ) ) ) # ( !AD1L1 & ( AD1L3 ) );


--ZD1_E_st_stall is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X24_Y7_N33
ZD1_E_st_stall = ( AD1L4 & ( ZD1L1122 ) ) # ( !AD1L4 & ( (ZD1_d_write) # (ZD1L1122) ) );


--TC1_WideOr0 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0 at LABCELL_X18_Y7_N24
TC1_WideOr0 = ( !TC1L2 & ( (!TC1L6 & (!TC1L10 & TC1L4)) ) );


--AD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X18_Y7_N48
AD1L15 = ( !AD1L4 & ( ((ZD1_d_write & (BC1_rst1 & !TC1_WideOr0))) # (AD1_write_accepted) ) );


--PC2_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0] at FF_X15_Y11_N37
--register power-up is low

PC2_mem_used[0] = DFFEAS(PC2L4, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y11_N45
PC2L6 = ( PC2_mem_used[1] & ( (!QC2_read_latency_shift_reg[0]) # (!PC2_mem_used[0]) ) );


--QC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y7_N42
QC1L3 = (ZD1L1120Q & (!AD1_read_accepted & BC1_rst1));


--PC2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~1 at MLABCELL_X15_Y11_N33
PC2L7 = ( !QC2_read_latency_shift_reg[0] & ( (QC1L3 & PC2_mem_used[0]) ) );


--PC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[1]~2 at MLABCELL_X15_Y11_N30
PC2L8 = ( T1L133 & ( PC2L6 ) ) # ( !T1L133 & ( ((PC2L7 & (!T1L134 & BD1L11))) # (PC2L6) ) );


--HD1_WideOr1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X18_Y9_N12
HD1_WideOr1 = ( HD1L3 & ( HD1L2 & ( (!UC3L1 & ((!NC8_rp_valid) # ((KD8L15 & YC1L1)))) ) ) );


--AD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X18_Y7_N6
AD1L9 = ( HD1_WideOr1 & ( ZD1L1120Q ) );


--ZD1_R_ctrl_ld is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X21_Y3_N44
--register power-up is low

ZD1_R_ctrl_ld = DFFEAS(ZD1L273, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_d_read_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X18_Y7_N12
ZD1_d_read_nxt = ( AD1L9 ) # ( !AD1L9 & ( (ZD1_R_ctrl_ld & ZD1_E_new_inst) ) );


--BD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at MLABCELL_X15_Y7_N36
BD1L15 = ( BD1L13 & ( (ZD1L1120Q & (!AD1_read_accepted & !ZD1_W_alu_result[3])) ) );


--TC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at MLABCELL_X15_Y7_N24
TC1L17 = ( !QC4_wait_latency_counter[1] & ( QC4_wait_latency_counter[0] & ( (BD1L15 & (BC1_rst1 & (!PC4_mem_used[1] & !NC10L2))) ) ) ) # ( !QC4_wait_latency_counter[1] & ( !QC4_wait_latency_counter[0] & ( (BD1L15 & (BC1_rst1 & (!PC4_mem_used[1] & NC10L2))) ) ) );


--BD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~2 at MLABCELL_X28_Y9_N12
BD1L18 = ( !BD1L17 & ( !NC8L4 & ( (!PC8L88Q & (!BD1L16 & (YC2_count[0] & !BD1L3))) ) ) );


--TC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~8 at MLABCELL_X28_Y9_N57
TC1L18 = ( TC1L16 & ( (BD1L3 & (!BD1L17 & (ND2L2 & !BD1L16))) ) );


--TC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at MLABCELL_X15_Y7_N6
TC1L5 = ( !BD1L18 & ( !TC1L18 & ( (!TC1L12 & (!TC1L13 & (!TC1L17 & !TC1L3))) ) ) );


--AD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1 at LABCELL_X18_Y7_N15
AD1L10 = ( HD1_WideOr1 & ( AD1_read_accepted ) );


--AD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2 at LABCELL_X18_Y7_N42
AD1L11 = ( TC1L5 & ( AD1L10 ) ) # ( !TC1L5 & ( AD1L10 ) ) # ( TC1L5 & ( !AD1L10 & ( (BC1_rst1 & (AD1L9 & ((TC1L10) # (TC1L2)))) ) ) ) # ( !TC1L5 & ( !AD1L10 & ( (BC1_rst1 & AD1L9) ) ) );


--ZD1_D_iw[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X21_Y8_N55
--register power-up is low

ZD1_D_iw[4] = DFFEAS(ZD1L665, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1_D_iw[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X21_Y7_N1
--register power-up is low

ZD1_D_iw[1] = DFFEAS(ZD1L662, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1_D_iw[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X21_Y9_N17
--register power-up is low

ZD1_D_iw[3] = DFFEAS(ZD1L664, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L277 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X24_Y6_N51
ZD1L277 = ( ZD1_D_iw[1] & ( (ZD1_D_iw[0] & !ZD1_D_iw[3]) ) ) # ( !ZD1_D_iw[1] & ( (ZD1_D_iw[0] & (!ZD1_D_iw[3] & ZD1_D_iw[2])) ) );


--ZD1L278 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X24_Y6_N48
ZD1L278 = ( ZD1L277 & ( ZD1_D_iw[4] ) ) # ( !ZD1L277 );


--ZD1L279 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X24_Y7_N21
ZD1L279 = (ZD1_D_iw[3] & (ZD1_D_iw[0] & ((ZD1_D_iw[1]) # (ZD1_D_iw[2]))));


--ZD1L280 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X23_Y7_N12
ZD1L280 = ( ZD1L279 & ( !ZD1_D_iw[4] ) );


--ZD1L435 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at MLABCELL_X28_Y6_N21
ZD1L435 = ( ZD1L198 & ( !ZD1L278 $ (!ZD1L280) ) ) # ( !ZD1L198 & ( ((!ZD1L194) # (ZD1L280)) # (ZD1L278) ) );


--ZD1_E_src1[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X16_Y5_N19
--register power-up is low

ZD1_E_src1[2] = DFFEAS(ZD1L801, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src2[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X24_Y6_N22
--register power-up is low

ZD1_E_src2[2] = DFFEAS(ZD1L852, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L402 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~23 at LABCELL_X22_Y5_N33
ZD1L402 = ( ZD1_E_src2[2] & ( !ZD1L798Q $ (((!ZD1_E_src1[2]) # (!ZD1_R_logic_op[0]))) ) ) # ( !ZD1_E_src2[2] & ( (!ZD1L798Q & (!ZD1_E_src1[2] & !ZD1_R_logic_op[0])) # (ZD1L798Q & (ZD1_E_src1[2])) ) );


--ZD1L356 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~24 at LABCELL_X19_Y5_N42
ZD1L356 = ( ZD1L202 & ( (!ZD1_R_ctrl_shift_rot & (((!ZD1_R_ctrl_logic) # (ZD1L402)))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[2])) ) ) # ( !ZD1L202 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L402 & ZD1_R_ctrl_logic)))) # (ZD1_R_ctrl_shift_rot & (ZD1_E_shift_rot_result[2])) ) );


--ZD1_E_src1[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X21_Y5_N56
--register power-up is low

ZD1_E_src1[3] = DFFEAS(ZD1L802, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src2[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X23_Y6_N19
--register power-up is low

ZD1_E_src2[3] = DFFEAS(ZD1L853, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L403 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~24 at LABCELL_X22_Y5_N15
ZD1L403 = ( ZD1L528Q & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[3]))) ) ) # ( !ZD1L528Q & ( (!ZD1_E_src2[3] & (!ZD1_R_logic_op[0] & !ZD1L798Q)) # (ZD1_E_src2[3] & ((ZD1L798Q))) ) );


--ZD1L357 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~25 at LABCELL_X19_Y5_N39
ZD1L357 = ( ZD1_R_ctrl_logic & ( ZD1_R_ctrl_shift_rot & ( ZD1_E_shift_rot_result[3] ) ) ) # ( !ZD1_R_ctrl_logic & ( ZD1_R_ctrl_shift_rot & ( ZD1_E_shift_rot_result[3] ) ) ) # ( ZD1_R_ctrl_logic & ( !ZD1_R_ctrl_shift_rot & ( ZD1L403 ) ) ) # ( !ZD1_R_ctrl_logic & ( !ZD1_R_ctrl_shift_rot & ( ZD1L206 ) ) );


--AC1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~0 at LABCELL_X16_Y11_N57
AC1L59 = ( AC1_clk_counter[6] & ( (AC1_clk_counter[2] & (AC1_clk_counter[3] & AC1_clk_counter[4])) ) );


--AC1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~1 at LABCELL_X16_Y11_N54
AC1L60 = ( AC1_clk_counter[9] & ( (AC1_clk_counter[7] & (AC1_clk_counter[8] & !AC1_clk_counter[10])) ) );


--AC1L61 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~2 at LABCELL_X16_Y11_N42
AC1L61 = ( AC1_clk_counter[5] & ( (AC1_clk_counter[1] & (AC1L59 & AC1L60)) ) );


--AC1L62 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~3 at LABCELL_X16_Y11_N45
AC1L62 = ( AC1_clk_counter[11] & ( AC1L61 ) );


--XB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always1~1 at LABCELL_X18_Y11_N30
XB1L9 = ( !XB1L13Q & ( XB1_counter[1] & ( (XB1_counter[4] & (!XB1_counter[2] & (XB1_counter[3] & AC1_middle_of_low_level))) ) ) );


--XB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector4~0 at LABCELL_X18_Y11_N0
XB1L6 = ( XB1L9 & ( ((!AC1L63Q & XB1_s_serial_protocol.STATE_5_STOP_BIT)) # (XB1_s_serial_protocol.STATE_4_TRANSFER) ) ) # ( !XB1L9 & ( (!AC1L63Q & XB1_s_serial_protocol.STATE_5_STOP_BIT) ) );


--XB1L158 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|transfer_complete~0 at LABCELL_X18_Y10_N0
XB1L158 = ( T1_start_external_transfer & ( ((XB1_transfer_complete & ((VB1_transfer_data) # (VB1_auto_init_complete)))) # (XB1_s_serial_protocol.STATE_5_STOP_BIT) ) ) # ( !T1_start_external_transfer & ( ((!VB1_auto_init_complete & (VB1_transfer_data & XB1_transfer_complete))) # (XB1_s_serial_protocol.STATE_5_STOP_BIT) ) );


--T1_s_serial_transfer.STATE_4_PRE_READ is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ at FF_X15_Y10_N25
--register power-up is low

T1_s_serial_transfer.STATE_4_PRE_READ = DFFEAS(T1L124, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--T1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~0 at LABCELL_X16_Y10_N45
T1L131 = ( T1_s_serial_transfer.STATE_4_PRE_READ & ( (!XB1_transfer_complete & !T1_internal_reset) ) ) # ( !T1_s_serial_transfer.STATE_4_PRE_READ & ( (!XB1_transfer_complete & (!T1_internal_reset & ((T1_start_external_transfer) # (T1L116Q)))) ) );


--VB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~0 at LABCELL_X17_Y10_N57
VB1L7 = ( VB1_transfer_data & ( XB1_transfer_complete ) );


--YB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM|Decoder0~0 at LABCELL_X18_Y10_N54
YB1L1 = ( !VB1_rom_address[1] & ( !VB1_rom_address[2] ) );


--VB1_rom_address[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0] at FF_X15_Y11_N44
--register power-up is low

VB1_rom_address[0] = DFFEAS(VB1L45, GLOBAL(LF1L42),  ,  , VB1L39,  ,  ,  ,  );


--VB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always3~1 at LABCELL_X18_Y10_N21
VB1L8 = ( !VB1L35Q & ( (VB1L42Q & VB1L44Q) ) );


--VB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete~0 at LABCELL_X18_Y10_N18
VB1L10 = ( VB1L7 & ( ((VB1L8 & (VB1L40Q & YB1L1))) # (VB1_auto_init_complete) ) ) # ( !VB1L7 & ( VB1_auto_init_complete ) );


--VB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|always1~0 at LABCELL_X18_Y10_N3
VB1L6 = (!VB1_auto_init_complete & !XB1_transfer_complete);


--BC1_state is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X1_Y3_N2
--register power-up is low

BC1_state = AMPP_FUNCTION(A1L5, BC1L56, !N1_clr_reg);


--BC1_user_saw_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X1_Y3_N10
--register power-up is low

BC1_user_saw_rvalid = AMPP_FUNCTION(A1L5, BC1L92, !N1_clr_reg, GND);


--BC1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X4_Y3_N48
BC1L79 = AMPP_FUNCTION(!N1_irf_reg[1][0], !BC1L7Q, !BC1_state, !BC1_td_shift[9], !A1L6, !BC1_user_saw_rvalid);


--BC1_tck_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X4_Y3_N44
--register power-up is low

BC1_tck_t_dav = AMPP_FUNCTION(A1L5, BC1L65, !N1_clr_reg);


--BC1_td_shift[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X4_Y3_N1
--register power-up is low

BC1_td_shift[1] = AMPP_FUNCTION(A1L5, BC1L83, !N1_clr_reg, BC1L68);


--BC1_count[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X1_Y3_N38
--register power-up is low

BC1_count[9] = AMPP_FUNCTION(A1L5, BC1L19, !N1_clr_reg, BC1L68);


--BC1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X6_Y7_N4
--register power-up is low

BC1_rvalid = AMPP_FUNCTION(LF1L42, BC1L53, !CB1_r_sync_rst);


--BC1L80 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X1_Y3_N12
BC1L80 = AMPP_FUNCTION(!BC1L79, !BC1_state, !BC1_td_shift[1], !BC1_rvalid, !BC1_count[9], !BC1_tck_t_dav);


--BC1L68 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at LABCELL_X2_Y3_N48
BC1L68 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[3], !H1_splitter_nodes_receive_0[3]);


--XE3_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X2_Y4_N52
--register power-up is low

XE3_din_s1 = DFFEAS( , A1L5,  ,  ,  , KE1_monitor_ready,  ,  , VCC);


--SE1_MonDReg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X7_Y4_N49
--register power-up is low

SE1_MonDReg[0] = DFFEAS(SE1L108, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--VE1L58 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at LABCELL_X1_Y4_N12
VE1L58 = ( SE1_MonDReg[0] & ( (!TE1L3 & ((!N1_irf_reg[2][1]) # ((HE1_break_readreg[0])))) # (TE1L3 & (((VE1_sr[2])))) ) ) # ( !SE1_MonDReg[0] & ( (!TE1L3 & (N1_irf_reg[2][1] & ((HE1_break_readreg[0])))) # (TE1L3 & (((VE1_sr[2])))) ) );


--VE1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~9 at LABCELL_X1_Y4_N30
VE1L25 = ( N1_irf_reg[2][0] & ( ((!H1_splitter_nodes_receive_1[3]) # (!Q1_state[4])) # (N1_virtual_ir_scan_reg) ) );


--VE1L26 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]~10 at LABCELL_X1_Y4_N33
VE1L26 = ( Q1_state[3] & ( (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]) ) ) # ( !Q1_state[3] & ( (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & Q1_state[4])) ) );


--TE1_virtual_state_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at MLABCELL_X3_Y3_N9
TE1_virtual_state_uir = ( N1_virtual_ir_scan_reg & ( Q1_state[8] & ( H1_splitter_nodes_receive_1[3] ) ) );


--XE2_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X2_Y4_N16
--register power-up is low

XE2_din_s1 = DFFEAS( , A1L5,  ,  ,  , ZD1_hbreak_enabled,  ,  , VCC);


--X1L305Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1 at FF_X30_Y4_N53
--register power-up is low

X1L305Q = DFFEAS(X1L163, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L307Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1 at FF_X30_Y4_N50
--register power-up is low

X1L307Q = DFFEAS(X1L162, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L309Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1 at FF_X30_Y4_N26
--register power-up is low

X1L309Q = DFFEAS(X1L161, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L311Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1 at FF_X31_Y4_N53
--register power-up is low

X1L311Q = DFFEAS(X1L160, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L313Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1 at FF_X31_Y4_N56
--register power-up is low

X1L313Q = DFFEAS(X1L159, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L315Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1 at FF_X30_Y4_N20
--register power-up is low

X1L315Q = DFFEAS(X1L158, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L317Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1 at FF_X31_Y4_N29
--register power-up is low

X1L317Q = DFFEAS(X1L157, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L319Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1 at FF_X31_Y4_N44
--register power-up is low

X1L319Q = DFFEAS(X1L156, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L321Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]~_Duplicate_1 at FF_X31_Y4_N47
--register power-up is low

X1L321Q = DFFEAS(X1L155, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L323Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1 at FF_X31_Y4_N2
--register power-up is low

X1L323Q = DFFEAS(X1L154, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L325Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]~_Duplicate_1 at FF_X31_Y4_N59
--register power-up is low

X1L325Q = DFFEAS(X1L153, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L328Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~_Duplicate_1 at FF_X30_Y4_N23
--register power-up is low

X1L328Q = DFFEAS(X1L152, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L330Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 at FF_X31_Y4_N26
--register power-up is low

X1L330Q = DFFEAS(X1L151, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L332Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 at FF_X31_Y4_N5
--register power-up is low

X1L332Q = DFFEAS(X1L150, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L334Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]~_Duplicate_1 at FF_X30_Y4_N2
--register power-up is low

X1L334Q = DFFEAS(X1L149, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L336Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]~_Duplicate_1 at FF_X30_Y4_N5
--register power-up is low

X1L336Q = DFFEAS(X1L148, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L34 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~1 at MLABCELL_X15_Y11_N12
XB1L34 = ( XB1_s_serial_protocol.STATE_0_IDLE & ( ((XB1_s_serial_protocol.STATE_4_TRANSFER & XB1_shiftreg_data[26])) # (XB1_s_serial_protocol.STATE_2_RESTART_BIT) ) ) # ( !XB1_s_serial_protocol.STATE_0_IDLE );


--XB1L35 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|serial_data~2 at LABCELL_X18_Y11_N3
XB1L35 = ( XB1_shiftreg_mask[26] & ( !XB1_s_serial_protocol.STATE_4_TRANSFER ) ) # ( !XB1_shiftreg_mask[26] );


--AB1_data_out is nios_system:NiosII|nios_system_pin:pin|data_out at FF_X13_Y6_N13
--register power-up is low

AB1_data_out = DFFEAS(AB1L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L110 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector34~1 at MLABCELL_X28_Y2_N39
X1L110 = ( X1_m_state.000000010 & ( (X1L229Q & !X1L111) ) ) # ( !X1_m_state.000000010 & ( (X1_m_next.000001000 & !X1L111) ) );


--X1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~1 at LABCELL_X33_Y2_N27
X1L121 = ( X1_init_done & ( (!X1_m_state.000001000 & ((X1_refresh_request) # (X1_m_state.000000001))) ) ) # ( !X1_init_done & ( (!X1_m_state.000001000 & X1_m_state.000000001) ) );


--X1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~2 at LABCELL_X33_Y2_N18
X1L122 = ( X1L120 & ( (X1_m_count[1] & ((!X1L117) # (!X1L121))) ) ) # ( !X1L120 & ( (X1_m_count[1] & (((!X1L117) # (!X1L121)) # (X1_m_state.000010000))) ) );


--X1_m_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_count[0] at FF_X33_Y2_N32
--register power-up is low

X1_m_count[0] = DFFEAS(X1L129, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~3 at LABCELL_X33_Y2_N21
X1L123 = ( X1_m_state.000100000 & ( (X1_m_count[1] & X1_m_count[0]) ) ) # ( !X1_m_state.000100000 & ( (X1_m_count[1] & (X1_m_count[0] & X1_m_state.000000100)) ) );


--X1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector38~4 at LABCELL_X33_Y2_N24
X1L124 = ( X1L122 ) # ( !X1L122 & ( (((X1_m_state.000001000 & X1L120)) # (X1L123)) # (X1_m_state.010000000) ) );


--X1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector35~0 at MLABCELL_X28_Y2_N42
X1L115 = ( X1_m_state.000000010 & ( (!X1L111 & !X1_active_rnw) ) ) # ( !X1_m_state.000000010 & ( (X1_m_next.000010000 & !X1L111) ) );


--BD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[7]~3 at MLABCELL_X28_Y9_N54
BD1L19 = (!BD1L3 & (!BD1L17 & !BD1L16));


--YC2L112 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0 at MLABCELL_X28_Y9_N18
YC2L112 = ( YC2_use_reg & ( ZC1L2 & ( (!YC2_count[0]) # (!NC8L8) ) ) ) # ( !YC2_use_reg & ( ZC1L2 & ( (NC8L8 & BD1L19) ) ) ) # ( YC2_use_reg & ( !ZC1L2 & ( (!YC2_count[0]) # (!NC8L8) ) ) );


--YC2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]~0 at MLABCELL_X28_Y6_N54
YC2L48 = ( NC8L4 & ( !YC2_use_reg ) ) # ( !NC8L4 & ( (!PC8L88Q) # (!YC2_use_reg) ) );


--NC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~0 at LABCELL_X27_Y8_N9
NC8L2 = (PC8L78Q & ((PC9_out_valid) # (PC8_mem[0][87])));


--PC8_mem_used[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6] at FF_X28_Y9_N26
--register power-up is low

PC8_mem_used[6] = DFFEAS(PC8L89, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--PC8L87 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0 at LABCELL_X29_Y9_N48
PC8L87 = ( PC8_mem_used[7] & ( NC8L8 & ( (!QC1L3 & (((!NC8L2)))) # (QC1L3 & ((!NC8L2 & ((!BD1L19) # (PC8_mem_used[6]))) # (NC8L2 & ((BD1L19))))) ) ) ) # ( !PC8_mem_used[7] & ( NC8L8 & ( (QC1L3 & (PC8_mem_used[6] & (!NC8L2 & BD1L19))) ) ) ) # ( PC8_mem_used[7] & ( !NC8L8 & ( !NC8L2 ) ) );


--ZD1_d_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X28_Y6_N19
--register power-up is low

ZD1_d_byteenable[2] = DFFEAS(ZD1L433, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_d_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X28_Y6_N5
--register power-up is low

ZD1_d_byteenable[3] = DFFEAS(ZD1L434, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L432 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1 at MLABCELL_X28_Y6_N0
ZD1L432 = ( ZD1L194 & ( (!ZD1L198) # (!ZD1L278 $ (!ZD1L280)) ) ) # ( !ZD1L194 & ( (!ZD1L278 & (ZD1L280)) # (ZD1L278 & ((!ZD1L280) # (!ZD1L198))) ) );


--YD1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address~0 at MLABCELL_X28_Y6_N57
YD1L160 = !YD1_wr_address $ ((((NC8L13 & !YD1L3)) # (YD1L1)));


--YC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0 at LABCELL_X29_Y6_N12
YC2L33 = ( NC8L8 & ( !YC2_address_reg[1] ) ) # ( !NC8L8 & ( YC2_address_reg[1] ) );


--X1_i_next.111 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111 at FF_X29_Y1_N14
--register power-up is low

X1_i_next.111 = DFFEAS(X1L77, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_i_count[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2] at FF_X29_Y1_N8
--register power-up is low

X1_i_count[2] = DFFEAS(X1L73, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_i_count[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1] at FF_X29_Y1_N32
--register power-up is low

X1_i_count[1] = DFFEAS(X1L248, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L71 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector12~0 at LABCELL_X29_Y1_N9
X1L71 = ( X1_i_next.111 & ( (!X1L250Q & (!X1_i_count[1] & X1_i_state.011)) ) );


--CB1_altera_reset_synchronizer_int_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X9_Y2_N11
--register power-up is low

CB1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , CB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--CB1_altera_reset_synchronizer_int_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X9_Y2_N50
--register power-up is low

CB1_altera_reset_synchronizer_int_chain[2] = DFFEAS(CB1L9, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CB1_r_sync_rst_chain[2] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X9_Y2_N19
--register power-up is low

CB1_r_sync_rst_chain[2] = DFFEAS(CB1L22, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CB1L21 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X9_Y2_N6
CB1L21 = ( CB1_altera_reset_synchronizer_int_chain[2] & ( CB1_r_sync_rst_chain[2] ) );


--X1_i_next.101 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101 at FF_X29_Y1_N41
--register power-up is low

X1_i_next.101 = DFFEAS(X1L75, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L266 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~0 at LABCELL_X29_Y1_N48
X1L266 = ( X1_i_next.101 & ( ((X1_i_state.011 & (!X1_i_count[1] & !X1L250Q))) # (X1_i_state.101) ) ) # ( !X1_i_next.101 & ( X1_i_state.101 ) );


--X1L105 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~1 at LABCELL_X33_Y2_N45
X1L105 = ( !X1_m_state.000100000 & ( (!X1_m_state.000000100 & (!X1L353Q & ((X1_refresh_request) # (X1_m_state.000000001)))) ) );


--X1L106 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~2 at LABCELL_X30_Y1_N6
X1L106 = ( X1L105 & ( (!X1_m_next.000000001 & ((!X1L168) # (X1_m_state.100000000))) ) ) # ( !X1L105 & ( !X1_m_next.000000001 ) );


--X1L107 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~3 at LABCELL_X30_Y1_N9
X1L107 = ( X1_init_done & ( (!X1_m_state.010000000 & !X1L106) ) ) # ( !X1_init_done & ( (X1_m_state.000000001 & (!X1_m_state.010000000 & !X1L106)) ) );


--X1L108 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector33~4 at LABCELL_X30_Y1_N36
X1L108 = ( X1L107 & ( (!X1L104 & ((!X1_m_state.100000000) # ((!X1_refresh_request & !X1L345)))) ) );


--X1_i_next.000 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000 at FF_X28_Y1_N19
--register power-up is low

X1_i_next.000 = DFFEAS(X1L252, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L67 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector7~0 at MLABCELL_X28_Y1_N6
X1L67 = ( X1_i_state.000 & ( X1_i_state.011 & ( ((X1L250Q) # (X1_i_next.000)) # (X1_i_count[1]) ) ) ) # ( !X1_i_state.000 & ( X1_i_state.011 & ( (X1L55 & (((X1L250Q) # (X1_i_next.000)) # (X1_i_count[1]))) ) ) ) # ( X1_i_state.000 & ( !X1_i_state.011 ) ) # ( !X1_i_state.000 & ( !X1_i_state.011 & ( X1L55 ) ) );


--X1L83 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector23~0 at LABCELL_X30_Y1_N27
X1L83 = ( X1_init_done & ( (X1_m_state.000000001 & ((X1_ack_refresh_request) # (X1_m_state.010000000))) ) ) # ( !X1_init_done & ( ((X1_m_state.010000000 & X1_m_state.000000001)) # (X1_ack_refresh_request) ) );


--X1L405 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~0 at LABCELL_X27_Y1_N51
X1L405 = ( !X1L55 & ( X1L10 ) );


--X1L406 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~1 at MLABCELL_X28_Y1_N39
X1L406 = ( X1L14 & ( X1L55 ) ) # ( !X1L14 );


--X1L407 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~2 at MLABCELL_X28_Y1_N30
X1L407 = (!X1L55 & X1L18);


--X1L408 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~3 at MLABCELL_X28_Y1_N33
X1L408 = ( X1L22 & ( !X1L55 ) );


--X1L409 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~4 at MLABCELL_X28_Y1_N51
X1L409 = (!X1L26) # (X1L55);


--X1L410 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~5 at MLABCELL_X28_Y1_N48
X1L410 = ( X1L34 & ( !X1L55 ) );


--X1L411 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~6 at MLABCELL_X28_Y1_N45
X1L411 = ( !X1L55 & ( X1L38 ) );


--X1L412 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~7 at MLABCELL_X28_Y1_N0
X1L412 = ( X1L42 & ( !X1L55 ) );


--X1L413 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter~8 at MLABCELL_X28_Y1_N36
X1L413 = ( X1L46 & ( X1L55 ) ) # ( !X1L46 );


--X1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector8~0 at LABCELL_X29_Y1_N18
X1L68 = (!X1_i_state.000 & X1L55);


--X1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector10~0 at LABCELL_X29_Y1_N42
X1L70 = ( X1_i_state.011 & ( X1_i_state.111 ) ) # ( !X1_i_state.011 & ( X1_i_state.111 ) ) # ( X1_i_state.011 & ( !X1_i_state.111 & ( (((X1_i_count[1]) # (X1_i_state.001)) # (X1_i_count[2])) # (X1L263Q) ) ) ) # ( !X1_i_state.011 & ( !X1_i_state.111 & ( (X1_i_state.001) # (X1L263Q) ) ) );


--X1_i_next.010 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.010 at FF_X29_Y1_N17
--register power-up is low

X1_i_next.010 = DFFEAS(X1L74, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L69 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector9~0 at LABCELL_X29_Y1_N57
X1L69 = ( !X1_i_count[1] & ( (X1_i_state.011 & (X1_i_next.010 & !X1L250Q)) ) );


--PB3_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X9_Y8_N49
--register power-up is low

PB3_full_dff = DFFEAS(PB3L8, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--JB1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~1 at LABCELL_X9_Y8_N45
JB1L69 = ( ZD1_W_alu_result[3] & ( (!PB3_full_dff & !ZD1_W_alu_result[2]) ) );


--JB1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~2 at LABCELL_X11_Y8_N15
JB1L70 = ( ZD1_W_alu_result[4] & ( !PC1_mem_used[1] & ( (JB1L69 & (BD1L10 & (AD1L13 & BC1_rst1))) ) ) );


--PB3_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X4_Y9_N5
--register power-up is low

PB3_low_addressa[0] = DFFEAS(PB3L11, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X4_Y9_N23
--register power-up is low

PB3_rd_ptr_lsb = DFFEAS(PB3L32, GLOBAL(LF1L42),  ,  , PB3L33,  ,  ,  ,  );


--PB3L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X4_Y9_N12
PB3L24 = (!JB1_read_left_channel & ((PB3_low_addressa[0]))) # (JB1_read_left_channel & (!PB3_rd_ptr_lsb));


--PB3_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X7_Y9_N50
--register power-up is low

PB3_low_addressa[1] = DFFEAS(PB3L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X7_Y9_N51
PB3L25 = ( PB3_low_addressa[1] & ( (!JB1_read_left_channel) # (SB3_counter_reg_bit[0]) ) ) # ( !PB3_low_addressa[1] & ( (SB3_counter_reg_bit[0] & JB1_read_left_channel) ) );


--PB3_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X7_Y8_N5
--register power-up is low

PB3_low_addressa[2] = DFFEAS(PB3L15, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X7_Y8_N42
PB3L26 = ( JB1_read_left_channel & ( SB3_counter_reg_bit[1] ) ) # ( !JB1_read_left_channel & ( PB3_low_addressa[2] ) );


--PB3_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X4_Y9_N8
--register power-up is low

PB3_low_addressa[3] = DFFEAS(PB3L17, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X4_Y9_N27
PB3L27 = (!JB1_read_left_channel & ((PB3_low_addressa[3]))) # (JB1_read_left_channel & (SB3_counter_reg_bit[2]));


--PB3_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X4_Y9_N26
--register power-up is low

PB3_low_addressa[4] = DFFEAS(PB3L19, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X4_Y9_N15
PB3L28 = ( PB3_low_addressa[4] & ( (!JB1_read_left_channel) # (SB3_counter_reg_bit[3]) ) ) # ( !PB3_low_addressa[4] & ( (JB1_read_left_channel & SB3_counter_reg_bit[3]) ) );


--PB3_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X4_Y9_N58
--register power-up is low

PB3_low_addressa[5] = DFFEAS(PB3L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X4_Y9_N54
PB3L29 = (!JB1_read_left_channel & ((PB3_low_addressa[5]))) # (JB1_read_left_channel & (SB3_counter_reg_bit[4]));


--PB3_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X7_Y8_N49
--register power-up is low

PB3_low_addressa[6] = DFFEAS(PB3L23, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X7_Y8_N21
PB3L30 = ( JB1_read_left_channel & ( SB3_counter_reg_bit[5] ) ) # ( !JB1_read_left_channel & ( PB3_low_addressa[6] ) );


--PB3_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X7_Y8_N14
--register power-up is low

PB3_usedw_is_1_dff = DFFEAS(PB3L41, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X7_Y8_N11
--register power-up is low

PB3_usedw_is_0_dff = DFFEAS(PB3L40, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X7_Y8_N25
--register power-up is low

PB3_usedw_is_2_dff = DFFEAS(PB3L44, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB3L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X7_Y8_N6
PB3L3 = ( PB3_usedw_is_0_dff & ( (S1L12 & ((!PB3_usedw_is_1_dff) # (!JB1_read_left_channel))) ) ) # ( !PB3_usedw_is_0_dff & ( (S1L12 & (!PB3_usedw_is_1_dff & (JB1_read_left_channel & !JB1L70))) ) );


--PB4_full_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff at FF_X11_Y8_N43
--register power-up is low

PB4_full_dff = DFFEAS(PB4L8, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--JB1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~3 at LABCELL_X11_Y8_N51
JB1L71 = ( ZD1_W_alu_result[3] & ( (ZD1_W_alu_result[2] & !PB4_full_dff) ) );


--JB1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|comb~4 at LABCELL_X11_Y8_N30
JB1L72 = ( BC1_rst1 & ( AD1L13 & ( (ZD1_W_alu_result[4] & (BD1L10 & (JB1L71 & !PC1_mem_used[1]))) ) ) );


--PB4_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X8_Y8_N26
--register power-up is low

PB4_usedw_is_1_dff = DFFEAS(PB4L41, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X8_Y8_N58
--register power-up is low

PB4_usedw_is_0_dff = DFFEAS(PB4L40, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4_usedw_is_2_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_2_dff at FF_X8_Y8_N14
--register power-up is low

PB4_usedw_is_2_dff = DFFEAS(PB4L44, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at MLABCELL_X8_Y8_N30
PB4L3 = ( JB1L124 & ( S1L12 & ( (!PB4_usedw_is_1_dff & ((!JB1L72) # (PB4_usedw_is_0_dff))) ) ) ) # ( !JB1L124 & ( S1L12 & ( PB4_usedw_is_0_dff ) ) );


--S1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|done_dac_channel_sync~0 at MLABCELL_X21_Y4_N12
S1L18 = ( S1_done_dac_channel_sync & ( GB3_last_test_clk ) ) # ( !S1_done_dac_channel_sync & ( GB3_last_test_clk & ( !GB3_cur_test_clk ) ) ) # ( S1_done_dac_channel_sync & ( !GB3_last_test_clk ) );


--PB4_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X7_Y8_N53
--register power-up is low

PB4_low_addressa[0] = DFFEAS(PB4L11, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X6_Y8_N5
--register power-up is low

PB4_rd_ptr_lsb = DFFEAS( , GLOBAL(LF1L42),  ,  , PB4L33, PB4L32,  ,  , VCC);


--PB4L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X7_Y8_N57
PB4L24 = ( PB4_low_addressa[0] & ( (!PB4_rd_ptr_lsb) # (!JB1L124) ) ) # ( !PB4_low_addressa[0] & ( (!PB4_rd_ptr_lsb & JB1L124) ) );


--PB4_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X7_Y8_N47
--register power-up is low

PB4_low_addressa[1] = DFFEAS(PB4L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X7_Y8_N18
PB4L25 = (!JB1L124 & ((PB4_low_addressa[1]))) # (JB1L124 & (SB4_counter_reg_bit[0]));


--PB4_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X6_Y8_N20
--register power-up is low

PB4_low_addressa[2] = DFFEAS(PB4L15, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at MLABCELL_X6_Y8_N21
PB4L26 = ( SB4_counter_reg_bit[1] & ( (JB1L124) # (PB4_low_addressa[2]) ) ) # ( !SB4_counter_reg_bit[1] & ( (PB4_low_addressa[2] & !JB1L124) ) );


--PB4_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X6_Y8_N14
--register power-up is low

PB4_low_addressa[3] = DFFEAS(PB4L17, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at MLABCELL_X6_Y8_N54
PB4L27 = ( PB4_low_addressa[3] & ( (!JB1L124) # (SB4_counter_reg_bit[2]) ) ) # ( !PB4_low_addressa[3] & ( (JB1L124 & SB4_counter_reg_bit[2]) ) );


--PB4_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X6_Y8_N28
--register power-up is low

PB4_low_addressa[4] = DFFEAS(PB4L19, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at MLABCELL_X6_Y8_N57
PB4L28 = ( SB4_counter_reg_bit[3] & ( (PB4_low_addressa[4]) # (JB1L124) ) ) # ( !SB4_counter_reg_bit[3] & ( (!JB1L124 & PB4_low_addressa[4]) ) );


--PB4_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X6_Y8_N50
--register power-up is low

PB4_low_addressa[5] = DFFEAS(PB4L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at MLABCELL_X6_Y8_N6
PB4L29 = ( SB4_counter_reg_bit[4] & ( (PB4_low_addressa[5]) # (JB1L124) ) ) # ( !SB4_counter_reg_bit[4] & ( (!JB1L124 & PB4_low_addressa[5]) ) );


--PB4_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X6_Y8_N53
--register power-up is low

PB4_low_addressa[6] = DFFEAS(PB4L23, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB4L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at MLABCELL_X6_Y8_N9
PB4L30 = ( PB4_low_addressa[6] & ( (!JB1L124) # (SB4_counter_reg_bit[5]) ) ) # ( !PB4_low_addressa[6] & ( (JB1L124 & SB4_counter_reg_bit[5]) ) );


--JB1L122 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|left_channel_was_read~0 at LABCELL_X7_Y8_N36
JB1L122 = ( JB1_left_channel_was_read & ( S1L12 & ( (!JB1L124) # (JB1_read_left_channel) ) ) ) # ( !JB1_left_channel_was_read & ( S1L12 & ( JB1_read_left_channel ) ) );


--JB1L94 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~4 at LABCELL_X4_Y8_N30
JB1L94 = ( JB1_data_out_shift_reg[13] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[14])))) # (JB1_read_left_channel & (((RB3_q_b[14])))) ) ) # ( !JB1_data_out_shift_reg[13] & ( (!JB1_read_left_channel & (JB1L124 & ((RB4_q_b[14])))) # (JB1_read_left_channel & (((RB3_q_b[14])))) ) );


--PC1_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y9_N14
--register power-up is low

PC1_mem_used[0] = DFFEAS(PC1L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y9_N54
PC1L5 = ( PC1_mem_used[1] & ( QC1_read_latency_shift_reg[0] & ( !PC1_mem_used[0] ) ) ) # ( PC1_mem_used[1] & ( !QC1_read_latency_shift_reg[0] ) ) # ( !PC1_mem_used[1] & ( !QC1_read_latency_shift_reg[0] & ( (BD1L10 & (QC1L3 & (ZD1_W_alu_result[4] & PC1_mem_used[0]))) ) ) );


--ZD1_D_iw[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X18_Y8_N25
--register power-up is low

ZD1_D_iw[11] = DFFEAS(ZD1L672, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1_D_iw[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X21_Y7_N59
--register power-up is low

ZD1_D_iw[13] = DFFEAS(ZD1L675, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1_D_iw[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X21_Y7_N55
--register power-up is low

ZD1_D_iw[15] = DFFEAS(ZD1L678, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1_D_iw[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X21_Y9_N55
--register power-up is low

ZD1_D_iw[16] = DFFEAS(ZD1L680, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L633 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X19_Y4_N36
ZD1L633 = ( !ZD1_D_iw[11] & ( ZD1_D_iw[15] & ( (ZD1_D_iw[14] & (!ZD1_D_iw[16] & (!ZD1_D_iw[13] & ZD1_D_iw[12]))) ) ) );


--ZD1_D_iw[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X21_Y9_N1
--register power-up is low

ZD1_D_iw[5] = DFFEAS(ZD1L666, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L618 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X23_Y3_N33
ZD1L618 = ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[4] & (ZD1_D_iw[5] & (!ZD1_D_iw[0] & ZD1_D_iw[1]))) ) ) );


--ZD1L634 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X19_Y4_N39
ZD1L634 = ( !ZD1_D_iw[15] & ( ZD1_D_iw[11] & ( (ZD1_D_iw[14] & (!ZD1_D_iw[16] & (ZD1_D_iw[12] & !ZD1_D_iw[13]))) ) ) );


--ZD1L252 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at LABCELL_X17_Y3_N57
ZD1L252 = ( !ZD1_D_iw[14] & ( ZD1_D_iw[15] ) );


--ZD1L274 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at LABCELL_X22_Y3_N6
ZD1L274 = ( ZD1L618 & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[11] & (ZD1_D_iw[13] & ZD1_D_iw[12]))) ) );


--ZD1_R_ctrl_shift_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X22_Y6_N7
--register power-up is low

ZD1_R_ctrl_shift_rot_right = DFFEAS(ZD1L288, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L495 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~0 at LABCELL_X22_Y5_N0
ZD1L495 = ( ZD1_E_shift_rot_result[3] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[5]) ) ) # ( !ZD1_E_shift_rot_result[3] & ( (ZD1_E_shift_rot_result[5] & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L347 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X23_Y3_N36
ZD1L347 = ( ZD1_D_iw[15] & ( (ZD1L618) # (ZD1_D_iw[4]) ) ) # ( !ZD1_D_iw[15] & ( (ZD1_D_iw[4] & !ZD1L618) ) );


--ZD1L635 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X22_Y3_N15
ZD1L635 = ( !ZD1_D_iw[15] & ( ZD1_D_iw[14] & ( (!ZD1_D_iw[13] & (!ZD1_D_iw[11] & (!ZD1_D_iw[12] & !ZD1_D_iw[16]))) ) ) );


--ZD1L619 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at MLABCELL_X21_Y3_N51
ZD1L619 = ( ZD1_D_iw[3] & ( !ZD1_D_iw[2] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[1] & (ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) ) );


--ZD1L620 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at MLABCELL_X21_Y3_N54
ZD1L620 = ( !ZD1_D_iw[1] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[5] & (!ZD1_D_iw[4] & !ZD1_D_iw[2]))) ) ) );


--ZD1L621 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X19_Y2_N18
ZD1L621 = ( ZD1_D_iw[2] & ( !ZD1_D_iw[5] & ( (!ZD1_D_iw[4] & (ZD1_D_iw[3] & (ZD1_D_iw[1] & !ZD1_D_iw[0]))) ) ) );


--ZD1L622 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at MLABCELL_X21_Y3_N36
ZD1L622 = ( !ZD1_D_iw[5] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[4] & (ZD1_D_iw[2] & (!ZD1_D_iw[0] & ZD1_D_iw[1]))) ) ) );


--ZD1L623 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at MLABCELL_X21_Y3_N33
ZD1L623 = ( !ZD1_D_iw[5] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[2] & (!ZD1_D_iw[1] & ZD1_D_iw[4]))) ) ) );


--ZD1L624 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at MLABCELL_X21_Y3_N12
ZD1L624 = ( ZD1_D_iw[5] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[4] & (!ZD1_D_iw[2] & (!ZD1_D_iw[0] & !ZD1_D_iw[1]))) ) ) );


--ZD1L345 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X23_Y3_N39
ZD1L345 = (ZD1L347) # (ZD1L243);


--ZD1L346 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at LABCELL_X23_Y3_N57
ZD1L346 = ( ZD1_D_iw[3] & ( (!ZD1L618) # (ZD1_D_iw[14]) ) ) # ( !ZD1_D_iw[3] & ( (ZD1L618 & ZD1_D_iw[14]) ) );


--ZD1L344 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X23_Y3_N54
ZD1L344 = ( ZD1L243 ) # ( !ZD1L243 & ( ZD1L346 ) );


--ZD1_E_valid_from_R is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X24_Y7_N17
--register power-up is low

ZD1_E_valid_from_R = DFFEAS(ZD1L617, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X19_Y3_N13
--register power-up is low

ZD1_R_ctrl_br = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L765,  ,  , VCC);


--ZD1_R_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X19_Y3_N44
--register power-up is low

ZD1_R_valid = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_D_valid,  ,  , VCC);


--ZD1_R_ctrl_retaddr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X19_Y3_N38
--register power-up is low

ZD1_R_ctrl_retaddr = DFFEAS(ZD1L283, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L831 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at LABCELL_X19_Y3_N12
ZD1L831 = ( ZD1_R_valid & ( ((ZD1_E_valid_from_R & ZD1_R_ctrl_br)) # (ZD1_R_ctrl_retaddr) ) ) # ( !ZD1_R_valid & ( (ZD1_E_valid_from_R & ZD1_R_ctrl_br) ) );


--ZD1_R_ctrl_jmp_direct is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X19_Y3_N55
--register power-up is low

ZD1_R_ctrl_jmp_direct = DFFEAS(ZD1L271, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L832 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X22_Y4_N15
ZD1L832 = ( ZD1_R_ctrl_jmp_direct & ( ZD1_E_valid_from_R ) );


--ZD1L803 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~2 at MLABCELL_X21_Y5_N0
ZD1L803 = ( EE1_q_b[4] & ( ZD1L832 & ( (!ZD1L831 & ((ZD1_D_iw[8]))) # (ZD1L831 & (ZD1L2)) ) ) ) # ( !EE1_q_b[4] & ( ZD1L832 & ( (!ZD1L831 & ((ZD1_D_iw[8]))) # (ZD1L831 & (ZD1L2)) ) ) ) # ( EE1_q_b[4] & ( !ZD1L832 & ( (!ZD1L831) # (ZD1L2) ) ) ) # ( !EE1_q_b[4] & ( !ZD1L832 & ( (ZD1L2 & ZD1L831) ) ) );


--ZD1_R_src2_use_imm is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X19_Y3_N2
--register power-up is low

ZD1_R_src2_use_imm = DFFEAS(ZD1L857, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_src_imm5_shift_rot is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X22_Y3_N32
--register power-up is low

ZD1_R_ctrl_src_imm5_shift_rot = DFFEAS(ZD1L293, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L855 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at LABCELL_X23_Y6_N15
ZD1L855 = (!ZD1_R_ctrl_src_imm5_shift_rot & !ZD1_R_src2_use_imm);


--ZD1_R_ctrl_hi_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X24_Y7_N55
--register power-up is low

ZD1_R_ctrl_hi_imm16 = DFFEAS(ZD1L259, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_force_src2_zero is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X19_Y3_N31
--register power-up is low

ZD1_R_ctrl_force_src2_zero = DFFEAS(ZD1L258, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L854 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at LABCELL_X24_Y6_N18
ZD1L854 = ( EE2_q_b[4] & ( (!ZD1_R_ctrl_hi_imm16 & (!ZD1_R_ctrl_force_src2_zero & ((ZD1_D_iw[10]) # (ZD1L855)))) ) ) # ( !EE2_q_b[4] & ( (!ZD1_R_ctrl_hi_imm16 & (!ZD1L855 & (ZD1_D_iw[10] & !ZD1_R_ctrl_force_src2_zero))) ) );


--ZD1_E_alu_sub is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X22_Y3_N1
--register power-up is low

ZD1_E_alu_sub = DFFEAS(ZD1L388, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L636 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X18_Y3_N51
ZD1L636 = ( !ZD1_D_iw[15] & ( ZD1_D_iw[12] & ( (ZD1_D_iw[16] & (!ZD1_D_iw[14] & (ZD1_D_iw[13] & !ZD1_D_iw[11]))) ) ) );


--ZD1_D_op_rdctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X18_Y5_N51
ZD1_D_op_rdctl = ( ZD1L618 & ( ZD1L636 ) );


--ZD1L637 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X22_Y3_N12
ZD1L637 = ( !ZD1_D_iw[14] & ( ZD1_D_iw[15] & ( (!ZD1_D_iw[13] & (!ZD1_D_iw[11] & (!ZD1_D_iw[16] & !ZD1_D_iw[12]))) ) ) );


--ZD1L638 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X22_Y3_N54
ZD1L638 = ( ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (!ZD1_D_iw[12] & (!ZD1_D_iw[13] & !ZD1_D_iw[14]))) ) ) );


--ZD1L249 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X22_Y3_N27
ZD1L249 = ( ZD1L618 & ( ((ZD1L638) # (ZD1L244)) # (ZD1L637) ) );


--ZD1L625 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at MLABCELL_X21_Y3_N30
ZD1L625 = ( !ZD1_D_iw[3] & ( ZD1_D_iw[5] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[2] & (ZD1_D_iw[4] & !ZD1_D_iw[1]))) ) ) );


--ZD1L626 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X19_Y3_N27
ZD1L626 = ( ZD1_D_iw[4] & ( !ZD1_D_iw[0] & ( (!ZD1_D_iw[5] & (!ZD1_D_iw[1] & (!ZD1_D_iw[3] & !ZD1_D_iw[2]))) ) ) );


--ZD1L765 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X19_Y3_N45
ZD1L765 = ( ZD1_D_iw[2] & ( ZD1_D_iw[4] & ( (ZD1_D_iw[1] & (!ZD1_D_iw[0] & ((!ZD1_D_iw[5]) # (!ZD1_D_iw[3])))) ) ) ) # ( ZD1_D_iw[2] & ( !ZD1_D_iw[4] & ( (ZD1_D_iw[1] & !ZD1_D_iw[0]) ) ) );


--ZD1L250 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X18_Y3_N33
ZD1L250 = ( !ZD1L620 & ( (!ZD1L765 & !ZD1L626) ) );


--ZD1L251 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at MLABCELL_X21_Y3_N24
ZD1L251 = ( ZD1L249 & ( ZD1L624 ) ) # ( !ZD1L249 & ( ZD1L624 ) ) # ( ZD1L249 & ( !ZD1L624 ) ) # ( !ZD1L249 & ( !ZD1L624 & ( ((!ZD1L250) # ((ZD1L625) # (ZD1L619))) # (ZD1L623) ) ) );


--ZD1L497 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~1 at LABCELL_X24_Y5_N39
ZD1L497 = ( ZD1_R_ctrl_shift_rot_right & ( ZD1L457Q ) ) # ( !ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[5] ) );


--ZD1L805 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~3 at MLABCELL_X21_Y5_N33
ZD1L805 = ( EE1_q_b[6] & ( ZD1L832 & ( (!ZD1L831 & (ZD1L321Q)) # (ZD1L831 & ((ZD1L6))) ) ) ) # ( !EE1_q_b[6] & ( ZD1L832 & ( (!ZD1L831 & (ZD1L321Q)) # (ZD1L831 & ((ZD1L6))) ) ) ) # ( EE1_q_b[6] & ( !ZD1L832 & ( (!ZD1L831) # (ZD1L6) ) ) ) # ( !EE1_q_b[6] & ( !ZD1L832 & ( (ZD1L6 & ZD1L831) ) ) );


--ZD1L581 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~0 at LABCELL_X23_Y6_N12
ZD1L581 = ((ZD1_R_ctrl_hi_imm16) # (ZD1_R_ctrl_force_src2_zero)) # (ZD1_R_ctrl_src_imm5_shift_rot);


--ZD1L496 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2 at LABCELL_X24_Y5_N30
ZD1L496 = ( ZD1_E_shift_rot_result[4] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[6]) ) ) # ( !ZD1_E_shift_rot_result[4] & ( (ZD1_E_shift_rot_result[6] & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L804 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4 at LABCELL_X19_Y5_N33
ZD1L804 = ( ZD1L832 & ( (!ZD1L831 & ((ZD1_D_iw[9]))) # (ZD1L831 & (ZD1L10)) ) ) # ( !ZD1L832 & ( (!ZD1L831 & (EE1_q_b[5])) # (ZD1L831 & ((ZD1L10))) ) );


--ZD1L511 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~3 at LABCELL_X24_Y4_N0
ZD1L511 = ( ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[21] ) ) # ( !ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[19] ) );


--ZD1L819 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[20]~5 at MLABCELL_X21_Y4_N54
ZD1L819 = ( ZD1L831 & ( ZD1L14 ) ) # ( !ZD1L831 & ( ZD1L14 & ( (!ZD1L832 & ((EE1_q_b[20]))) # (ZD1L832 & (ZD1_D_iw[24])) ) ) ) # ( !ZD1L831 & ( !ZD1L14 & ( (!ZD1L832 & ((EE1_q_b[20]))) # (ZD1L832 & (ZD1_D_iw[24])) ) ) );


--ZD1_D_iw[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X21_Y7_N40
--register power-up is low

ZD1_D_iw[21] = DFFEAS(ZD1L689, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L837 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~0 at LABCELL_X23_Y6_N51
ZD1L837 = ( ZD1L321Q & ( ((!ZD1_R_src2_use_imm & ((EE2_q_b[20]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16) ) ) # ( !ZD1L321Q & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm & ((EE2_q_b[20]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21])))) ) );


--ZD1_R_ctrl_unsigned_lo_imm16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X21_Y3_N7
--register power-up is low

ZD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(ZD1L297, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L849 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X19_Y3_N15
ZD1L849 = ( ZD1_R_ctrl_unsigned_lo_imm16 ) # ( !ZD1_R_ctrl_unsigned_lo_imm16 & ( ZD1_R_ctrl_force_src2_zero ) );


--ZD1L516 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~4 at LABCELL_X24_Y4_N42
ZD1L516 = ( ZD1_E_shift_rot_result[24] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[26]) ) ) # ( !ZD1_E_shift_rot_result[24] & ( (ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[26]) ) );


--ZD1L824 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[25]~6 at LABCELL_X22_Y4_N48
ZD1L824 = ( ZD1L18 & ( ZD1L832 & ( (ZD1_D_iw[29]) # (ZD1L831) ) ) ) # ( !ZD1L18 & ( ZD1L832 & ( (!ZD1L831 & ZD1_D_iw[29]) ) ) ) # ( ZD1L18 & ( !ZD1L832 & ( (EE1_q_b[25]) # (ZD1L831) ) ) ) # ( !ZD1L18 & ( !ZD1L832 & ( (!ZD1L831 & EE1_q_b[25]) ) ) );


--ZD1L842 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~2 at LABCELL_X23_Y6_N45
ZD1L842 = ( EE2_q_b[25] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm)) # (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[15])))) ) ) # ( !EE2_q_b[25] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[21] & ((ZD1_R_src2_use_imm)))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[15])))) ) );


--ZD1L512 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~5 at LABCELL_X24_Y4_N39
ZD1L512 = (!ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[20]))) # (ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[22]));


--ZD1L838 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X23_Y6_N27
ZD1L838 = ( EE2_q_b[21] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm) # ((ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[11])))) ) ) # ( !EE2_q_b[21] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[11])))) ) );


--ZD1L820 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[21]~7 at MLABCELL_X21_Y4_N36
ZD1L820 = ( ZD1L22 & ( EE1_q_b[21] & ( (!ZD1L832) # ((ZD1L831) # (ZD1_D_iw[25])) ) ) ) # ( !ZD1L22 & ( EE1_q_b[21] & ( (!ZD1L831 & ((!ZD1L832) # (ZD1_D_iw[25]))) ) ) ) # ( ZD1L22 & ( !EE1_q_b[21] & ( ((ZD1L832 & ZD1_D_iw[25])) # (ZD1L831) ) ) ) # ( !ZD1L22 & ( !EE1_q_b[21] & ( (ZD1L832 & (ZD1_D_iw[25] & !ZD1L831)) ) ) );


--ZD1L509 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~6 at LABCELL_X27_Y5_N12
ZD1L509 = ( ZD1_E_shift_rot_result[19] & ( (ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[17]) ) ) # ( !ZD1_E_shift_rot_result[19] & ( (ZD1_E_shift_rot_result[17] & !ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L835 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~4 at LABCELL_X23_Y6_N24
ZD1L835 = ( ZD1_D_iw[8] & ( ((!ZD1_R_src2_use_imm & ((EE2_q_b[18]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16) ) ) # ( !ZD1_D_iw[8] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm & ((EE2_q_b[18]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21])))) ) );


--ZD1L817 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[18]~8 at MLABCELL_X21_Y5_N27
ZD1L817 = ( ZD1L831 & ( ZD1_D_iw[22] & ( ZD1L26 ) ) ) # ( !ZD1L831 & ( ZD1_D_iw[22] & ( (EE1_q_b[18]) # (ZD1L832) ) ) ) # ( ZD1L831 & ( !ZD1_D_iw[22] & ( ZD1L26 ) ) ) # ( !ZD1L831 & ( !ZD1_D_iw[22] & ( (!ZD1L832 & EE1_q_b[18]) ) ) );


--ZD1L510 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~7 at LABCELL_X27_Y5_N18
ZD1L510 = ( ZD1_E_shift_rot_result[18] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1L474Q) ) ) # ( !ZD1_E_shift_rot_result[18] & ( (ZD1L474Q & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L836 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X23_Y6_N21
ZD1L836 = ( EE2_q_b[19] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm) # (ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[9])) ) ) # ( !EE2_q_b[19] & ( (!ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[21] & ZD1_R_src2_use_imm)))) # (ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[9])) ) );


--ZD1L818 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[19]~9 at LABCELL_X22_Y4_N54
ZD1L818 = ( ZD1L30 & ( ((!ZD1L832 & (EE1_q_b[19])) # (ZD1L832 & ((ZD1_D_iw[23])))) # (ZD1L831) ) ) # ( !ZD1L30 & ( (!ZD1L831 & ((!ZD1L832 & (EE1_q_b[19])) # (ZD1L832 & ((ZD1_D_iw[23]))))) ) );


--ZD1L513 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~8 at LABCELL_X24_Y4_N36
ZD1L513 = (!ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[21])) # (ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[23])));


--ZD1L839 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~6 at LABCELL_X22_Y4_N3
ZD1L839 = ( EE2_q_b[22] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm)) # (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[12])))) ) ) # ( !EE2_q_b[22] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[21] & ((ZD1_R_src2_use_imm)))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[12])))) ) );


--ZD1L821 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[22]~10 at MLABCELL_X21_Y4_N45
ZD1L821 = ( ZD1L831 & ( EE1_q_b[22] & ( ZD1L34 ) ) ) # ( !ZD1L831 & ( EE1_q_b[22] & ( (!ZD1L832) # (ZD1_D_iw[26]) ) ) ) # ( ZD1L831 & ( !EE1_q_b[22] & ( ZD1L34 ) ) ) # ( !ZD1L831 & ( !EE1_q_b[22] & ( (ZD1L832 & ZD1_D_iw[26]) ) ) );


--ZD1L514 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~9 at LABCELL_X24_Y4_N21
ZD1L514 = (!ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[22]))) # (ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[24]));


--ZD1L840 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~7 at LABCELL_X22_Y4_N42
ZD1L840 = ( ZD1_D_iw[13] & ( EE2_q_b[23] & ( ((!ZD1_R_src2_use_imm) # (ZD1_R_ctrl_hi_imm16)) # (ZD1_D_iw[21]) ) ) ) # ( !ZD1_D_iw[13] & ( EE2_q_b[23] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm) # (ZD1_D_iw[21]))) ) ) ) # ( ZD1_D_iw[13] & ( !EE2_q_b[23] & ( ((ZD1_D_iw[21] & ZD1_R_src2_use_imm)) # (ZD1_R_ctrl_hi_imm16) ) ) ) # ( !ZD1_D_iw[13] & ( !EE2_q_b[23] & ( (ZD1_D_iw[21] & (ZD1_R_src2_use_imm & !ZD1_R_ctrl_hi_imm16)) ) ) );


--ZD1L822 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[23]~11 at LABCELL_X22_Y4_N39
ZD1L822 = ( ZD1L831 & ( ZD1L38 ) ) # ( !ZD1L831 & ( (!ZD1L832 & (EE1_q_b[23])) # (ZD1L832 & ((ZD1_D_iw[27]))) ) );


--ZD1L517 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~10 at LABCELL_X24_Y4_N12
ZD1L517 = (!ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[25])) # (ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[27])));


--ZD1L825 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[26]~12 at MLABCELL_X21_Y4_N27
ZD1L825 = ( EE1_q_b[26] & ( ZD1_D_iw[30] & ( (!ZD1L831) # (ZD1L42) ) ) ) # ( !EE1_q_b[26] & ( ZD1_D_iw[30] & ( (!ZD1L831 & ((ZD1L832))) # (ZD1L831 & (ZD1L42)) ) ) ) # ( EE1_q_b[26] & ( !ZD1_D_iw[30] & ( (!ZD1L831 & ((!ZD1L832))) # (ZD1L831 & (ZD1L42)) ) ) ) # ( !EE1_q_b[26] & ( !ZD1_D_iw[30] & ( (ZD1L831 & ZD1L42) ) ) );


--ZD1L843 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~8 at LABCELL_X23_Y6_N39
ZD1L843 = ( EE2_q_b[26] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm) # ((ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[16])))) ) ) # ( !EE2_q_b[26] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[16])))) ) );


--ZD1L515 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~11 at LABCELL_X24_Y4_N15
ZD1L515 = (!ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[23]))) # (ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[25]));


--ZD1L841 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~9 at LABCELL_X23_Y6_N48
ZD1L841 = ( EE2_q_b[24] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm)) # (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[14])))) ) ) # ( !EE2_q_b[24] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[21] & ((ZD1_R_src2_use_imm)))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[14])))) ) );


--ZD1L823 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[24]~13 at LABCELL_X22_Y4_N57
ZD1L823 = ( EE1_q_b[24] & ( (!ZD1L831 & ((!ZD1L832) # ((ZD1_D_iw[28])))) # (ZD1L831 & (((ZD1L46)))) ) ) # ( !EE1_q_b[24] & ( (!ZD1L831 & (ZD1L832 & (ZD1_D_iw[28]))) # (ZD1L831 & (((ZD1L46)))) ) );


--ZD1L504 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~12 at LABCELL_X27_Y5_N24
ZD1L504 = ( ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[14] ) ) # ( !ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[12] ) );


--ZD1L812 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~14 at LABCELL_X22_Y5_N48
ZD1L812 = ( ZD1L832 & ( (!ZD1L831 & (ZD1_D_iw[17])) # (ZD1L831 & ((ZD1L50))) ) ) # ( !ZD1L832 & ( (!ZD1L831 & (EE1_q_b[13])) # (ZD1L831 & ((ZD1L50))) ) );


--ZD1_D_iw[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X21_Y7_N7
--register power-up is low

ZD1_D_iw[19] = DFFEAS(ZD1L685, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L505 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~13 at LABCELL_X27_Y5_N9
ZD1L505 = ( ZD1_E_shift_rot_result[13] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[15]) ) ) # ( !ZD1_E_shift_rot_result[13] & ( (ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[15]) ) );


--ZD1_D_iw[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X18_Y6_N28
--register power-up is low

ZD1_D_iw[18] = DFFEAS(ZD1L683, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L813 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~15 at MLABCELL_X21_Y5_N9
ZD1L813 = ( ZD1_D_iw[18] & ( ZD1L832 & ( (!ZD1L831) # (ZD1L54) ) ) ) # ( !ZD1_D_iw[18] & ( ZD1L832 & ( (ZD1L54 & ZD1L831) ) ) ) # ( ZD1_D_iw[18] & ( !ZD1L832 & ( (!ZD1L831 & ((EE1_q_b[14]))) # (ZD1L831 & (ZD1L54)) ) ) ) # ( !ZD1_D_iw[18] & ( !ZD1L832 & ( (!ZD1L831 & ((EE1_q_b[14]))) # (ZD1L831 & (ZD1L54)) ) ) );


--ZD1_D_iw[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X21_Y7_N52
--register power-up is low

ZD1_D_iw[20] = DFFEAS(ZD1L687, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  ,  ,  );


--ZD1L506 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~14 at LABCELL_X27_Y5_N36
ZD1L506 = (!ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[14]))) # (ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[16]));


--ZD1L814 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~16 at MLABCELL_X21_Y5_N36
ZD1L814 = ( ZD1L832 & ( (!ZD1L831 & (ZD1_D_iw[19])) # (ZD1L831 & ((ZD1L58))) ) ) # ( !ZD1L832 & ( (!ZD1L831 & (EE1_q_b[15])) # (ZD1L831 & ((ZD1L58))) ) );


--ZD1L508 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~15 at LABCELL_X27_Y5_N39
ZD1L508 = (!ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[16])) # (ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[18])));


--ZD1L816 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[17]~17 at MLABCELL_X21_Y5_N57
ZD1L816 = ( EE1_q_b[17] & ( (!ZD1L831 & ((!ZD1L832) # ((ZD1_D_iw[21])))) # (ZD1L831 & (((ZD1L62)))) ) ) # ( !EE1_q_b[17] & ( (!ZD1L831 & (ZD1L832 & ((ZD1_D_iw[21])))) # (ZD1L831 & (((ZD1L62)))) ) );


--ZD1L834 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~10 at LABCELL_X23_Y6_N6
ZD1L834 = ( EE2_q_b[17] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm) # (ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[7])) ) ) # ( !EE2_q_b[17] & ( (!ZD1_R_ctrl_hi_imm16 & (((ZD1_R_src2_use_imm & ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[7])) ) );


--ZD1L507 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~16 at LABCELL_X27_Y5_N45
ZD1L507 = ( ZD1_E_shift_rot_result[17] & ( (ZD1_E_shift_rot_result[15]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1_E_shift_rot_result[17] & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[15]) ) );


--ZD1L833 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~11 at LABCELL_X23_Y6_N3
ZD1L833 = ( EE2_q_b[16] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm) # ((ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1L316Q)))) ) ) # ( !EE2_q_b[16] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1L316Q)))) ) );


--ZD1L815 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[16]~18 at LABCELL_X22_Y4_N30
ZD1L815 = ( ZD1_D_iw[20] & ( ZD1L66 & ( ((EE1_q_b[16]) # (ZD1L832)) # (ZD1L831) ) ) ) # ( !ZD1_D_iw[20] & ( ZD1L66 & ( ((!ZD1L832 & EE1_q_b[16])) # (ZD1L831) ) ) ) # ( ZD1_D_iw[20] & ( !ZD1L66 & ( (!ZD1L831 & ((EE1_q_b[16]) # (ZD1L832))) ) ) ) # ( !ZD1_D_iw[20] & ( !ZD1L66 & ( (!ZD1L831 & (!ZD1L832 & EE1_q_b[16])) ) ) );


--ZD1L498 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~17 at LABCELL_X24_Y5_N15
ZD1L498 = ( ZD1L459Q & ( (ZD1_E_shift_rot_result[6]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1L459Q & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[6]) ) );


--ZD1L806 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~19 at MLABCELL_X21_Y5_N15
ZD1L806 = ( ZD1L70 & ( ((!ZD1L832 & (EE1_q_b[7])) # (ZD1L832 & ((ZD1_D_iw[11])))) # (ZD1L831) ) ) # ( !ZD1L70 & ( (!ZD1L831 & ((!ZD1L832 & (EE1_q_b[7])) # (ZD1L832 & ((ZD1_D_iw[11]))))) ) );


--ZD1L499 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~18 at LABCELL_X24_Y5_N6
ZD1L499 = ( ZD1L457Q & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1L461Q) ) ) # ( !ZD1L457Q & ( (ZD1L461Q & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L807 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~20 at MLABCELL_X21_Y5_N42
ZD1L807 = ( EE1_q_b[8] & ( ZD1_D_iw[12] & ( (!ZD1L831) # (ZD1L74) ) ) ) # ( !EE1_q_b[8] & ( ZD1_D_iw[12] & ( (!ZD1L831 & ((ZD1L832))) # (ZD1L831 & (ZD1L74)) ) ) ) # ( EE1_q_b[8] & ( !ZD1_D_iw[12] & ( (!ZD1L831 & ((!ZD1L832))) # (ZD1L831 & (ZD1L74)) ) ) ) # ( !EE1_q_b[8] & ( !ZD1_D_iw[12] & ( (ZD1L831 & ZD1L74) ) ) );


--ZD1L500 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~19 at LABCELL_X24_Y5_N48
ZD1L500 = ( ZD1L459Q & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1L463Q) ) ) # ( !ZD1L459Q & ( (ZD1_R_ctrl_shift_rot_right & ZD1L463Q) ) );


--ZD1L808 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~21 at LABCELL_X16_Y5_N21
ZD1L808 = ( ZD1L78 & ( ((!ZD1L832 & ((EE1_q_b[9]))) # (ZD1L832 & (ZD1_D_iw[13]))) # (ZD1L831) ) ) # ( !ZD1L78 & ( (!ZD1L831 & ((!ZD1L832 & ((EE1_q_b[9]))) # (ZD1L832 & (ZD1_D_iw[13])))) ) );


--ZD1L501 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~20 at LABCELL_X24_Y5_N51
ZD1L501 = ( ZD1L461Q & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[11]) ) ) # ( !ZD1L461Q & ( (ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[11]) ) );


--ZD1L809 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~22 at MLABCELL_X21_Y5_N12
ZD1L809 = ( EE1_q_b[10] & ( (!ZD1L831 & ((!ZD1L832) # ((ZD1_D_iw[14])))) # (ZD1L831 & (((ZD1L82)))) ) ) # ( !EE1_q_b[10] & ( (!ZD1L831 & (ZD1L832 & ((ZD1_D_iw[14])))) # (ZD1L831 & (((ZD1L82)))) ) );


--ZD1L502 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~21 at LABCELL_X24_Y5_N18
ZD1L502 = ( ZD1L463Q & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[12]) ) ) # ( !ZD1L463Q & ( (ZD1_E_shift_rot_result[12] & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L810 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~23 at MLABCELL_X21_Y5_N48
ZD1L810 = ( ZD1_D_iw[15] & ( (!ZD1L831 & (((EE1_q_b[11]) # (ZD1L832)))) # (ZD1L831 & (ZD1L86)) ) ) # ( !ZD1_D_iw[15] & ( (!ZD1L831 & (((!ZD1L832 & EE1_q_b[11])))) # (ZD1L831 & (ZD1L86)) ) );


--ZD1L503 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~22 at LABCELL_X24_Y5_N27
ZD1L503 = ( ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[13] ) ) # ( !ZD1_R_ctrl_shift_rot_right & ( ZD1_E_shift_rot_result[11] ) );


--ZD1L811 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~24 at LABCELL_X16_Y5_N15
ZD1L811 = ( ZD1_D_iw[16] & ( ZD1L832 & ( (!ZD1L831) # (ZD1L90) ) ) ) # ( !ZD1_D_iw[16] & ( ZD1L832 & ( (ZD1L90 & ZD1L831) ) ) ) # ( ZD1_D_iw[16] & ( !ZD1L832 & ( (!ZD1L831 & (EE1_q_b[12])) # (ZD1L831 & ((ZD1L90))) ) ) ) # ( !ZD1_D_iw[16] & ( !ZD1L832 & ( (!ZD1L831 & (EE1_q_b[12])) # (ZD1L831 & ((ZD1L90))) ) ) );


--ZD1L294 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X24_Y7_N48
ZD1L294 = ( !ZD1_D_iw[1] & ( (ZD1_D_iw[0] & ((!ZD1_D_iw[4]) # (!ZD1_D_iw[3]))) ) );


--QC10L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~0 at LABCELL_X13_Y6_N15
QC10L11 = ( ZC1L2 & ( (NC10L1 & (!QC10_wait_latency_counter[0] & ((!AD1L13) # (QC10_wait_latency_counter[1])))) ) );


--PC11_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N20
--register power-up is low

PC11_mem_used[0] = DFFEAS(PC11L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC11L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y6_N27
PC11L5 = ( PC11_mem_used[1] & ( (!PC11_mem_used[0]) # (!QC10_read_latency_shift_reg[0]) ) );


--PC11L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y6_N24
PC11L6 = ( !ZD1_W_alu_result[4] & ( (PC11_mem_used[0] & (!QC10_read_latency_shift_reg[0] & (BD1L9 & QC1L3))) ) );


--PC11L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X13_Y6_N6
PC11L7 = ( PC11L5 & ( QC10L10Q ) ) # ( PC11L5 & ( !QC10L10Q ) ) # ( !PC11L5 & ( !QC10L10Q & ( (PC11L6 & (!QC10_wait_latency_counter[0] $ (((!NC10L2) # (!NC10L1))))) ) ) );


--QC10L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N42
QC10L12 = ( QC10_wait_latency_counter[0] & ( (ZC1L2 & (AD1L13 & (NC10L1 & !QC10_wait_latency_counter[1]))) ) ) # ( !QC10_wait_latency_counter[0] & ( (ZC1L2 & (NC10L1 & QC10_wait_latency_counter[1])) ) );


--T1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|waitrequest~2 at MLABCELL_X15_Y9_N9
T1L135 = ( !ZD1_W_alu_result[4] & ( (AD1L13 & (T1L40 & (T1L3 & BD1L10))) ) );


--T1_s_serial_transfer.STATE_0_IDLE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE at FF_X15_Y10_N58
--register power-up is low

T1_s_serial_transfer.STATE_0_IDLE = DFFEAS(T1L127, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--T1L122 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~12 at MLABCELL_X15_Y10_N42
T1L122 = ( !T1_s_serial_transfer.STATE_0_IDLE & ( (VB1_auto_init_complete & (!XB1_transfer_complete & (T1L135 & !T1_internal_reset))) ) );


--NC2_m0_read is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|m0_read at LABCELL_X16_Y9_N0
NC2_m0_read = ( T1L40 & ( AD1L12 & ( (!BD1L10) # (ZD1_W_alu_result[4]) ) ) ) # ( !T1L40 & ( AD1L12 ) ) # ( T1L40 & ( !AD1L12 ) ) # ( !T1L40 & ( !AD1L12 ) );


--T1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~0 at MLABCELL_X15_Y10_N6
T1L8 = ( T1_s_serial_transfer.STATE_5_READ_TRANSFER & ( XB1_transfer_complete ) );


--T1_control_reg[16] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[16] at FF_X16_Y9_N34
--register power-up is low

T1_control_reg[16] = DFFEAS(T1L49, GLOBAL(LF1L42),  ,  , T1L48,  ,  ,  ,  );


--T1_control_reg[17] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17] at FF_X16_Y9_N40
--register power-up is low

T1_control_reg[17] = DFFEAS(T1L50, GLOBAL(LF1L42),  ,  , T1L48,  ,  ,  ,  );


--T1L123 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~13 at MLABCELL_X15_Y10_N54
T1L123 = ( !XB1_transfer_complete & ( (!T1_s_serial_transfer.STATE_0_IDLE & (VB1_auto_init_complete & T1L3)) ) );


--T1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector3~1 at MLABCELL_X15_Y10_N12
T1L9 = ( NC2_m0_read & ( T1_control_reg[17] & ( T1L8 ) ) ) # ( !NC2_m0_read & ( T1_control_reg[17] & ( T1L8 ) ) ) # ( NC2_m0_read & ( !T1_control_reg[17] & ( T1L8 ) ) ) # ( !NC2_m0_read & ( !T1_control_reg[17] & ( ((!T1L135 & (T1L123 & !T1_control_reg[16]))) # (T1L8) ) ) );


--NC7L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|m0_write~0 at LABCELL_X12_Y6_N15
NC7L1 = ( ZD1_W_alu_result[4] & ( (!PC7_mem_used[1] & BD1L9) ) );


--QC7L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~0 at LABCELL_X12_Y6_N36
QC7L18 = ( QC7_wait_latency_counter[1] & ( (NC7L1 & (ZC1L2 & !QC7_wait_latency_counter[0])) ) ) # ( !QC7_wait_latency_counter[1] & ( (!AD1L13 & (NC7L1 & (ZC1L2 & !QC7_wait_latency_counter[0]))) ) );


--PC7_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0] at FF_X12_Y6_N11
--register power-up is low

PC7_mem_used[0] = DFFEAS(PC7L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC7L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y6_N48
PC7L5 = (PC7_mem_used[1] & ((!QC7_read_latency_shift_reg[0]) # (!PC7_mem_used[0])));


--PC7L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X12_Y6_N51
PC7L6 = ( ZD1_W_alu_result[4] & ( (!QC7_read_latency_shift_reg[0] & (PC7_mem_used[0] & (QC1L3 & BD1L9))) ) );


--PC7L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X12_Y6_N45
PC7L7 = ( NC10L2 & ( PC7L5 ) ) # ( !NC10L2 & ( PC7L5 ) ) # ( NC10L2 & ( !PC7L5 & ( (PC7L6 & (!QC7_wait_latency_counter[1] & (!NC7L1 $ (!QC7L16Q)))) ) ) ) # ( !NC10L2 & ( !PC7L5 & ( (PC7L6 & (!QC7_wait_latency_counter[1] & QC7L16Q)) ) ) );


--QC7L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter~1 at LABCELL_X12_Y6_N39
QC7L19 = ( ZC1L2 & ( (NC7L1 & ((!QC7_wait_latency_counter[0] & ((QC7_wait_latency_counter[1]))) # (QC7_wait_latency_counter[0] & (AD1L13 & !QC7_wait_latency_counter[1])))) ) );


--PC4_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0] at FF_X15_Y7_N53
--register power-up is low

PC4_mem_used[0] = DFFEAS(PC4L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC4L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 at MLABCELL_X15_Y7_N48
PC4L5 = ( TC1L11 & ( (!PC4_mem_used[0] & (((PC4_mem_used[1])))) # (PC4_mem_used[0] & (!QC4_read_latency_shift_reg[0] & ((PC4_mem_used[1]) # (QC4L5)))) ) ) # ( !TC1L11 & ( (PC4_mem_used[1] & ((!QC4_read_latency_shift_reg[0]) # (!PC4_mem_used[0]))) ) );


--QC4L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~0 at MLABCELL_X15_Y7_N0
QC4L11 = ( !QC4_wait_latency_counter[1] & ( QC4_wait_latency_counter[0] & ( (!PC4_mem_used[1] & (ZC1L2 & (BD1L15 & AD1L13))) ) ) ) # ( QC4_wait_latency_counter[1] & ( !QC4_wait_latency_counter[0] & ( (!PC4_mem_used[1] & (ZC1L2 & BD1L15)) ) ) );


--QC4L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter~1 at MLABCELL_X15_Y7_N33
QC4L12 = ( !PC4_mem_used[1] & ( (BD1L15 & (!QC4L5 & (ZC1L2 & !QC4_wait_latency_counter[0]))) ) );


--TC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~9 at LABCELL_X12_Y7_N18
TC1L19 = ( BD1L13 & ( (V1_av_waitrequest & ZD1_W_alu_result[3]) ) );


--PC3_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X12_Y6_N35
--register power-up is low

PC3_mem_used[0] = DFFEAS(PC3L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X12_Y6_N30
PC3L5 = ( QC1L3 & ( (!PC3_mem_used[0] & (((PC3_mem_used[1])))) # (PC3_mem_used[0] & (!QC3_read_latency_shift_reg[0] & ((PC3_mem_used[1]) # (TC1L19)))) ) ) # ( !QC1L3 & ( (PC3_mem_used[1] & ((!QC3_read_latency_shift_reg[0]) # (!PC3_mem_used[0]))) ) );


--V1L64 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|always2~0 at LABCELL_X12_Y7_N24
V1L64 = ( BD1L13 & ( ZD1_W_alu_result[3] & ( (!V1_av_waitrequest & (ZC1L2 & !PC3L6Q)) ) ) );


--NC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|m0_write~0 at LABCELL_X13_Y7_N33
NC9L1 = ( BD1L8 & ( !PC10_mem_used[1] ) );


--QC9L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_waitrequest_generated~0 at LABCELL_X13_Y7_N42
QC9L4 = ( NC10L2 & ( (!QC9_wait_latency_counter[1] & (!QC9_wait_latency_counter[0] $ (((!BD1L8) # (PC10_mem_used[1]))))) ) ) # ( !NC10L2 & ( (QC9_wait_latency_counter[0] & !QC9_wait_latency_counter[1]) ) );


--QC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~0 at LABCELL_X13_Y7_N45
QC9L11 = ( NC9L1 & ( (!QC9_wait_latency_counter[0] & (!QC9L4 & ZC1L2)) ) );


--PC10_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y7_N2
--register power-up is low

PC10_mem_used[0] = DFFEAS(PC10L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y7_N24
PC10L5 = ( PC10_mem_used[1] & ( QC1L3 & ( (!PC10_mem_used[0]) # (!QC9_read_latency_shift_reg[0]) ) ) ) # ( !PC10_mem_used[1] & ( QC1L3 & ( (PC10_mem_used[0] & (!QC9_read_latency_shift_reg[0] & (BD1L8 & QC9L4))) ) ) ) # ( PC10_mem_used[1] & ( !QC1L3 & ( (!PC10_mem_used[0]) # (!QC9_read_latency_shift_reg[0]) ) ) );


--QC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y7_N21
QC9L12 = ( QC9_wait_latency_counter[1] & ( NC9L1 & ( (ZC1L2 & !QC9_wait_latency_counter[0]) ) ) ) # ( !QC9_wait_latency_counter[1] & ( NC9L1 & ( (ZC1L2 & (QC9_wait_latency_counter[0] & AD1L13)) ) ) );


--UC1L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X10_Y6_N12
UC1L1 = ( CD1L2 & ( (CD1L1 & (WC1L16 & CD1L3)) ) );


--TC1_src4_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid at MLABCELL_X15_Y6_N36
TC1_src4_valid = ( ZC1L2 & ( BD1L1 & ( (BD1L5 & (BD1L4 & BD1L2)) ) ) );


--ND1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~0 at LABCELL_X10_Y6_N24
ND1L7 = ( ND1_top_priority_reg[0] & ( UC1L1 & ( ((!ND1_top_priority_reg[1]) # (PC5_mem_used[1])) # (SE1L195Q) ) ) ) # ( !ND1_top_priority_reg[0] & ( UC1L1 & ( (!TC1_src4_valid & (((PC5_mem_used[1])) # (SE1L195Q))) # (TC1_src4_valid & (!SE1L195Q & (!ND1_top_priority_reg[1] & !PC5_mem_used[1]))) ) ) ) # ( ND1_top_priority_reg[0] & ( !UC1L1 & ( (!TC1_src4_valid) # ((!ND1_top_priority_reg[1]) # ((!SE1L195Q & !PC5_mem_used[1]))) ) ) ) # ( !ND1_top_priority_reg[0] & ( !UC1L1 & ( (TC1_src4_valid & (!SE1L195Q & !PC5_mem_used[1])) ) ) );


--ND1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg~1 at LABCELL_X10_Y6_N54
ND1L8 = ( ND1_top_priority_reg[1] & ( UC1L1 & ( (((TC1_src4_valid & !ND1_top_priority_reg[0])) # (PC5_mem_used[1])) # (SE1L195Q) ) ) ) # ( !ND1_top_priority_reg[1] & ( UC1L1 & ( (!ND1_top_priority_reg[0] & (!TC1_src4_valid $ (((!SE1L195Q & !PC5_mem_used[1]))))) ) ) ) # ( ND1_top_priority_reg[1] & ( !UC1L1 & ( (!TC1_src4_valid) # ((!SE1L195Q & !PC5_mem_used[1])) ) ) ) # ( !ND1_top_priority_reg[1] & ( !UC1L1 & ( (TC1_src4_valid & (!SE1L195Q & (!ND1_top_priority_reg[0] & !PC5_mem_used[1]))) ) ) );


--ZD1_W_cmp_result is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X23_Y3_N49
--register power-up is low

ZD1_W_cmp_result = DFFEAS(ZD1L389, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_uncond_cti_non_br is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X19_Y3_N22
--register power-up is low

ZD1_R_ctrl_uncond_cti_non_br = DFFEAS(ZD1L296, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_br_uncond is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X21_Y3_N37
--register power-up is low

ZD1_R_ctrl_br_uncond = DFFEAS(ZD1L622, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L757 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X18_Y5_N15
ZD1L757 = ( ZD1_R_ctrl_br & ( (!ZD1_W_cmp_result & (!ZD1_R_ctrl_br_uncond & !ZD1_R_ctrl_uncond_cti_non_br)) ) ) # ( !ZD1_R_ctrl_br & ( (!ZD1_R_ctrl_br_uncond & !ZD1_R_ctrl_uncond_cti_non_br) ) );


--ZD1_R_ctrl_exception is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X21_Y6_N11
--register power-up is low

ZD1_R_ctrl_exception = DFFEAS(ZD1L254, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X22_Y3_N34
--register power-up is low

ZD1_R_ctrl_break = DFFEAS(ZD1L253, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L756 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at LABCELL_X17_Y4_N12
ZD1L756 = ( !ZD1L757 & ( (!ZD1_R_ctrl_exception & !ZD1_R_ctrl_break) ) );


--ZD1L755 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0 at LABCELL_X17_Y4_N15
ZD1L755 = ( ZD1_R_ctrl_break & ( !ZD1_R_ctrl_exception ) );


--ZD1L739 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~0 at LABCELL_X17_Y4_N48
ZD1L739 = ( ZD1L90 & ( ZD1L190 & ( !ZD1L755 ) ) ) # ( !ZD1L90 & ( ZD1L190 & ( (ZD1L756 & !ZD1L755) ) ) ) # ( ZD1L90 & ( !ZD1L190 & ( (!ZD1L756 & !ZD1L755) ) ) );


--ZD1_W_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X24_Y7_N41
--register power-up is low

ZD1_W_valid = DFFEAS(ZD1L974, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L738 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~1 at LABCELL_X17_Y5_N15
ZD1L738 = ( ZD1L756 & ( ZD1L755 ) ) # ( !ZD1L756 & ( ZD1L755 ) ) # ( ZD1L756 & ( !ZD1L755 & ( ZD1L186 ) ) ) # ( !ZD1L756 & ( !ZD1L755 & ( ZD1L86 ) ) );


--ZD1L741 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~2 at LABCELL_X16_Y5_N24
ZD1L741 = ( ZD1L54 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L154))) ) ) # ( !ZD1L54 & ( (!ZD1L755 & (ZD1L756 & ZD1L154)) ) );


--ZD1L752 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[23]~3 at LABCELL_X17_Y4_N21
ZD1L752 = ( ZD1L756 & ( (ZD1L118 & !ZD1L755) ) ) # ( !ZD1L756 & ( (!ZD1L755 & ZD1L18) ) );


--ZD1L753 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[24]~4 at LABCELL_X17_Y4_N54
ZD1L753 = ( ZD1L757 & ( (!ZD1_R_ctrl_exception & (!ZD1_R_ctrl_break & !ZD1L42)) ) ) # ( !ZD1L757 & ( (!ZD1_R_ctrl_exception & (!ZD1_R_ctrl_break & !ZD1L142)) ) );


--ZD1L743 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[14]~5 at LABCELL_X17_Y4_N57
ZD1L743 = ( ZD1L756 & ( (!ZD1_R_ctrl_exception & ((!ZD1L166) # (ZD1_R_ctrl_break))) ) ) # ( !ZD1L756 & ( (!ZD1_R_ctrl_exception & ((!ZD1L66) # (ZD1_R_ctrl_break))) ) );


--ZD1L751 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[22]~6 at LABCELL_X17_Y4_N27
ZD1L751 = ( ZD1L46 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L146))) ) ) # ( !ZD1L46 & ( (!ZD1L755 & (ZD1L756 & ZD1L146)) ) );


--ZD1L750 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[21]~7 at LABCELL_X17_Y4_N24
ZD1L750 = ( ZD1L138 & ( (!ZD1L755 & ((ZD1L38) # (ZD1L756))) ) ) # ( !ZD1L138 & ( (!ZD1L755 & (!ZD1L756 & ZD1L38)) ) );


--ZD1L749 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[20]~8 at LABCELL_X17_Y4_N42
ZD1L749 = ( !ZD1L755 & ( (!ZD1L756 & (ZD1L34)) # (ZD1L756 & ((ZD1L134))) ) );


--ZD1L748 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[19]~9 at LABCELL_X17_Y4_N45
ZD1L748 = ( !ZD1L755 & ( (!ZD1L756 & ((ZD1L22))) # (ZD1L756 & (ZD1L122)) ) );


--ZD1L747 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[18]~10 at LABCELL_X17_Y4_N39
ZD1L747 = ( ZD1L114 & ( (!ZD1L755 & ((ZD1L14) # (ZD1L756))) ) ) # ( !ZD1L114 & ( (!ZD1L755 & (!ZD1L756 & ZD1L14)) ) );


--ZD1L746 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[17]~11 at LABCELL_X17_Y4_N30
ZD1L746 = ( ZD1L130 & ( (!ZD1L755 & ((ZD1L30) # (ZD1L756))) ) ) # ( !ZD1L130 & ( (!ZD1L755 & (!ZD1L756 & ZD1L30)) ) );


--ZD1L745 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[16]~12 at LABCELL_X17_Y4_N33
ZD1L745 = ( ZD1L26 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L126))) ) ) # ( !ZD1L26 & ( (ZD1L756 & (!ZD1L755 & ZD1L126)) ) );


--ZD1L744 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[15]~13 at LABCELL_X17_Y4_N36
ZD1L744 = ( ZD1L62 & ( ((!ZD1L756) # (ZD1L162)) # (ZD1L755) ) ) # ( !ZD1L62 & ( ((ZD1L756 & ZD1L162)) # (ZD1L755) ) );


--ZD1L742 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~14 at LABCELL_X17_Y4_N0
ZD1L742 = ( !ZD1L755 & ( (!ZD1L756 & (ZD1L58)) # (ZD1L756 & ((ZD1L158))) ) );


--ZD1L740 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~15 at LABCELL_X17_Y4_N3
ZD1L740 = ( ZD1L150 & ( (!ZD1L755 & ((ZD1L50) # (ZD1L756))) ) ) # ( !ZD1L150 & ( (!ZD1L755 & (!ZD1L756 & ZD1L50)) ) );


--UC2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X13_Y5_N15
UC2L2 = (QC5_read_latency_shift_reg[0] & (PC5_mem[0][84] & PC5_mem[0][66]));


--UC3L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_005|src1_valid~0 at LABCELL_X16_Y6_N39
UC3L2 = ( PC6_mem[0][84] & ( (QC6_read_latency_shift_reg[0] & PC6_mem[0][66]) ) );


--ZD1L1180 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X19_Y7_N21
ZD1L1180 = ( ZD1_i_read & ( !ZD1_W_valid ) ) # ( !ZD1_i_read & ( !ZD1_W_valid & ( (UC3L2) # (UC2L2) ) ) );


--WC1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~1 at LABCELL_X10_Y6_N33
WC1L17 = ( ND1_top_priority_reg[0] & ( (UC1L1 & ND1_top_priority_reg[1]) ) ) # ( !ND1_top_priority_reg[0] & ( (UC1L1 & ((!TC1_src4_valid) # (ND1_top_priority_reg[1]))) ) );


--AD2L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X18_Y6_N24
AD2L2 = ( !UC3L2 & ( (!UC2L2 & AD2L8Q) ) );


--WC2L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~0 at LABCELL_X10_Y6_N15
WC2L21 = ( CD1L2 & ( (WC1L16 & ((!CD1L1) # (!CD1L3))) ) ) # ( !CD1L2 & ( WC1L16 ) );


--TC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src5_valid~0 at LABCELL_X27_Y9_N3
TC1L21 = ( !BD1L16 & ( (ZC1L2 & (!BD1L17 & BD1L3)) ) );


--WC2L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~1 at LABCELL_X17_Y6_N45
WC2L22 = ( WC2L21 & ( ((!TC1L21 & !ND2L5Q)) # (ND2_top_priority_reg[1]) ) );


--AD2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X10_Y6_N51
AD2L3 = ( CD1L3 & ( (CD1L1 & (CD1L2 & TC1L14)) ) );


--AD2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2 at LABCELL_X16_Y6_N45
AD2L4 = ( AD2L3 & ( (!UC3L2 & (!ZD1L1181Q & !UC2L2)) ) );


--AD2L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3 at LABCELL_X16_Y6_N42
AD2L5 = ( BC1_rst1 & ( (!UC3L2 & (!ZD1L1181Q & !UC2L2)) ) );


--AD2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4 at LABCELL_X10_Y6_N48
AD2L6 = ( CD1L3 & ( (AD2L5 & ((!CD1L1) # (!CD1L2))) ) ) # ( !CD1L3 & ( AD2L5 ) );


--AD2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~5 at LABCELL_X16_Y6_N18
AD2L7 = ( AD2L2 & ( AD2L6 ) ) # ( !AD2L2 & ( AD2L6 & ( (!WC1L17 & (!PC6_mem_used[1] & (WC2L22))) # (WC1L17 & (((!PC6_mem_used[1] & WC2L22)) # (AD2L4))) ) ) ) # ( AD2L2 & ( !AD2L6 ) ) # ( !AD2L2 & ( !AD2L6 & ( (WC1L17 & AD2L4) ) ) );


--CE1_write is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X10_Y6_N47
--register power-up is low

CE1_write = DFFEAS(CE1L131, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X13_Y5_N20
--register power-up is low

CE1_address[8] = DFFEAS(WC1_src_data[46], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1_jtag_ram_access is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X3_Y5_N32
--register power-up is low

SE1_jtag_ram_access = DFFEAS(SE1L135, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L193 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at LABCELL_X11_Y5_N39
SE1L193 = ( !CE1_address[8] & ( SE1L136Q ) );


--CE1_read is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X10_Y5_N58
--register power-up is low

CE1_read = DFFEAS(CE1L84, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1_avalon_ociram_readdata_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X11_Y5_N35
--register power-up is low

SE1_avalon_ociram_readdata_ready = DFFEAS(SE1L133, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L194 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X11_Y5_N30
SE1L194 = ( SE1L193 & ( ((!CE1_read) # ((!SE1_avalon_ociram_readdata_ready) # (!SE1_waitrequest))) # (CE1_write) ) ) # ( !SE1L193 & ( (!SE1_waitrequest) # ((!CE1_write & ((!CE1_read) # (!SE1_avalon_ociram_readdata_ready)))) ) );


--NC5L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0 at LABCELL_X10_Y6_N0
NC5L1 = ( ND1_top_priority_reg[0] & ( (ND1_top_priority_reg[1] & (((TC1_src4_valid & AD1L12)) # (UC1L1))) ) ) # ( !ND1_top_priority_reg[0] & ( (!TC1_src4_valid & (UC1L1)) # (TC1_src4_valid & (((UC1L1 & ND1_top_priority_reg[1])) # (AD1L12))) ) );


--PC5_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X13_Y5_N53
--register power-up is low

PC5_mem_used[0] = DFFEAS(PC5L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y5_N48
PC5L11 = ( PC5_mem_used[0] & ( (!QC5_read_latency_shift_reg[0] & (((!SE1L195Q & NC5L1)) # (PC5_mem_used[1]))) ) ) # ( !PC5_mem_used[0] & ( PC5_mem_used[1] ) );


--YC2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0 at LABCELL_X29_Y9_N9
YC2L39 = ( NC8L8 & ( (!YC2_use_reg & (((ZC1L2 & BD1L19)) # (YC2_count[0]))) # (YC2_use_reg & (((!YC2_count[0])))) ) ) # ( !NC8L8 & ( YC2_count[0] ) );


--ND2L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~0 at LABCELL_X17_Y6_N6
ND2L7 = ( QC6L3 & ( (!TC1L21 & (ND2_top_priority_reg[0] & ((!WC2L21) # (!ND2_top_priority_reg[1])))) # (TC1L21 & ((!WC2L21) # ((!ND2_top_priority_reg[1])))) ) ) # ( !QC6L3 & ( (!TC1L21 & (((ND2_top_priority_reg[0])) # (WC2L21))) # (TC1L21 & (ND2_top_priority_reg[0] & ((!ND2_top_priority_reg[1]) # (WC2L21)))) ) );


--ND2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg~1 at LABCELL_X17_Y6_N9
ND2L8 = ( QC6L3 & ( (!TC1L21 & (!WC2L21 & ((ND2_top_priority_reg[1])))) # (TC1L21 & ((!ND2L5Q) # ((!WC2L21 & ND2_top_priority_reg[1])))) ) ) # ( !QC6L3 & ( (!TC1L21 & (((WC2L21 & !ND2L5Q)) # (ND2_top_priority_reg[1]))) # (TC1L21 & (WC2L21 & ((ND2_top_priority_reg[1])))) ) );


--NC6L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|local_read~0 at LABCELL_X17_Y6_N12
NC6L1 = ( WC2L21 & ( ((!ND2L5Q & ((!TC1L21) # (AD1L12)))) # (ND2_top_priority_reg[1]) ) ) # ( !WC2L21 & ( (TC1L21 & (AD1L12 & ((!ND2L5Q) # (ND2_top_priority_reg[1])))) ) );


--PC6_mem_used[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0] at FF_X16_Y6_N11
--register power-up is low

PC6_mem_used[0] = DFFEAS(PC6L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y6_N6
PC6L11 = ( BC1_rst1 & ( (!PC6_mem_used[0] & (((PC6_mem_used[1])))) # (PC6_mem_used[0] & (!QC6_read_latency_shift_reg[0] & ((PC6_mem_used[1]) # (NC6L1)))) ) ) # ( !BC1_rst1 & ( (PC6_mem_used[1] & ((!QC6_read_latency_shift_reg[0]) # (!PC6_mem_used[0]))) ) );


--PC9_internal_out_valid is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid at FF_X25_Y8_N8
--register power-up is low

PC9_internal_out_valid = DFFEAS(PC9L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_internal_out_ready is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready at LABCELL_X27_Y8_N45
PC9_internal_out_ready = ( PC8_mem[0][87] & ( (!PC8L78Q) # (!PC9_out_valid) ) ) # ( !PC8_mem[0][87] );


--NC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|WideOr0~0 at MLABCELL_X28_Y6_N42
NC8L1 = ( YC2_byteen_reg[0] & ( (!ZD1L1113Q & (!YC2_use_reg & !ZD1_d_byteenable[1])) ) ) # ( !YC2_byteen_reg[0] & ( (!YC2_use_reg & (!ZD1L1113Q & ((!ZD1_d_byteenable[1])))) # (YC2_use_reg & (((!YC2_byteen_reg[1])))) ) );


--NC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|rf_source_data[87]~0 at LABCELL_X29_Y9_N0
NC8L14 = ( !BD1L17 & ( NC8L1 & ( (AD1L12 & (ZC1L2 & (!BD1L16 & !BD1L3))) ) ) );


--PC8_mem_used[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1] at FF_X28_Y9_N47
--register power-up is low

PC8_mem_used[1] = DFFEAS(PC8L90, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--NC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|comb~1 at LABCELL_X27_Y8_N6
NC8L3 = (PC9_out_valid) # (PC8_mem[0][87]);


--PC8L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always0~0 at LABCELL_X27_Y8_N21
PC8L1 = ( NC8L3 ) # ( !NC8L3 & ( !PC8L78Q ) );


--PC8L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X27_Y8_N48
PC8L76 = ( PC8L78Q & ( NC8L3 & ( PC8_mem_used[1] ) ) ) # ( PC8L78Q & ( !NC8L3 ) );


--PC8L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X27_Y8_N36
PC8L77 = ( BD1L3 & ( NC8L8 & ( PC8L76 ) ) ) # ( !BD1L3 & ( NC8L8 & ( ((!BD1L17 & (!BD1L16 & QC1L3))) # (PC8L76) ) ) ) # ( BD1L3 & ( !NC8L8 & ( PC8L76 ) ) ) # ( !BD1L3 & ( !NC8L8 & ( PC8L76 ) ) );


--PC8_mem[1][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52] at FF_X28_Y10_N8
--register power-up is low

PC8_mem[1][52] = DFFEAS(PC8L21, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]~0 at MLABCELL_X28_Y10_N9
PC8L12 = ( PC8_mem_used[1] & ( (!PC8L1 & ((PC8_mem[0][52]))) # (PC8L1 & (PC8_mem[1][52])) ) ) # ( !PC8_mem_used[1] & ( (PC8_mem[0][52]) # (PC8L1) ) );


--YC2_endofpacket_reg is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg at FF_X11_Y9_N40
--register power-up is low

YC2_endofpacket_reg = DFFEAS(YC2L68, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2L110 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0 at LABCELL_X29_Y9_N18
YC2L110 = ( YC2_count[0] & ( (YC2_endofpacket_reg & YC2_use_reg) ) );


--QC6L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1 at LABCELL_X17_Y6_N24
QC6L4 = ( ND2_top_priority_reg[1] & ( QC6L3 & ( ((AD1L12 & TC1L21)) # (WC2L21) ) ) ) # ( !ND2_top_priority_reg[1] & ( QC6L3 & ( (!ND2L5Q & ((!TC1L21 & ((WC2L21))) # (TC1L21 & (AD1L12)))) ) ) );


--PC6_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][84] at FF_X16_Y6_N2
--register power-up is low

PC6_mem[1][84] = DFFEAS(PC6L14, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0 at LABCELL_X16_Y6_N0
PC6L14 = ( PC6_mem[1][84] & ( ND2L5Q & ( ((WC2L21 & ND2_top_priority_reg[1])) # (PC6_mem_used[1]) ) ) ) # ( !PC6_mem[1][84] & ( ND2L5Q & ( (WC2L21 & (ND2_top_priority_reg[1] & !PC6_mem_used[1])) ) ) ) # ( PC6_mem[1][84] & ( !ND2L5Q & ( ((WC2L21 & ((!TC1L21) # (ND2_top_priority_reg[1])))) # (PC6_mem_used[1]) ) ) ) # ( !PC6_mem[1][84] & ( !ND2L5Q & ( (WC2L21 & (!PC6_mem_used[1] & ((!TC1L21) # (ND2_top_priority_reg[1])))) ) ) );


--PC6L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y6_N27
PC6L12 = ( PC6_mem_used[0] & ( QC6_read_latency_shift_reg[0] ) ) # ( !PC6_mem_used[0] );


--PC6_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][66] at FF_X16_Y6_N56
--register power-up is low

PC6_mem[1][66] = DFFEAS(PC6L15, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1 at LABCELL_X16_Y6_N54
PC6L15 = ( PC6_mem[1][66] & ( WC2L22 ) ) # ( !PC6_mem[1][66] & ( WC2L22 & ( !PC6_mem_used[1] ) ) ) # ( PC6_mem[1][66] & ( !WC2L22 & ( ((AD1L12 & (ND2L2 & TC1L21))) # (PC6_mem_used[1]) ) ) ) # ( !PC6_mem[1][66] & ( !WC2L22 & ( (AD1L12 & (ND2L2 & (TC1L21 & !PC6_mem_used[1]))) ) ) );


--QC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|read_latency_shift_reg~0 at MLABCELL_X15_Y11_N57
QC2L3 = ( !T1L134 & ( (!PC2_mem_used[1] & (QC1L3 & (!T1L133 & BD1L11))) ) );


--QC1L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~1 at LABCELL_X12_Y11_N3
QC1L4 = ( BD1L10 & ( ZD1_W_alu_result[4] & ( !PC1_mem_used[1] ) ) );


--QC1L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|read_latency_shift_reg~2 at LABCELL_X12_Y10_N42
QC1L5 = ( QC1L4 & ( QC1L3 ) );


--QC3L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X12_Y7_N51
QC3L35 = ( V1_av_waitrequest & ( !PC3L6Q & ( (ZD1_W_alu_result[3] & (QC1L3 & BD1L13)) ) ) );


--QC7L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|read_latency_shift_reg~1 at LABCELL_X13_Y7_N57
QC7L13 = ( QC1L3 & ( QC7L12 ) );


--QC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y7_N48
QC9L7 = ( !QC9_wait_latency_counter[1] & ( NC10L2 & ( (NC9L1 & (!QC9_wait_latency_counter[0] & QC1L3)) ) ) ) # ( !QC9_wait_latency_counter[1] & ( !NC10L2 & ( (NC9L1 & (QC9_wait_latency_counter[0] & QC1L3)) ) ) );


--QC10L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y6_N54
QC10L5 = ( NC10L2 & ( !QC10L10Q & ( (BD1L9 & (!QC10_wait_latency_counter[0] & (!ZD1_W_alu_result[4] & !PC11_mem_used[1]))) ) ) ) # ( !NC10L2 & ( !QC10L10Q & ( (BD1L9 & (QC10_wait_latency_counter[0] & (!ZD1_W_alu_result[4] & !PC11_mem_used[1]))) ) ) );


--QC10L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|read_latency_shift_reg~1 at LABCELL_X13_Y6_N45
QC10L6 = (QC1L3 & QC10L5);


--QC5L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X13_Y5_N6
QC5L49 = ( TC1L14 & ( NC5L1 ) );


--PC5_mem[1][84] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84] at FF_X13_Y5_N26
--register power-up is low

PC5_mem[1][84] = DFFEAS(PC5L13, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X13_Y5_N24
PC5L13 = ( PC5_mem_used[1] & ( PC5_mem[1][84] ) ) # ( !PC5_mem_used[1] & ( WC1L17 ) );


--PC5L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y5_N27
PC5L12 = ( QC5_read_latency_shift_reg[0] ) # ( !QC5_read_latency_shift_reg[0] & ( !PC5_mem_used[0] ) );


--PC5_mem[1][66] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66] at FF_X13_Y5_N11
--register power-up is low

PC5_mem[1][66] = DFFEAS(PC5L14, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC5L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at LABCELL_X13_Y5_N9
PC5L14 = ( PC5_mem_used[1] & ( PC5_mem[1][66] ) ) # ( !PC5_mem_used[1] & ( NC5L1 ) );


--AD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X18_Y7_N27
AD1L6 = ( !ZC1L1 & ( !AD1_end_begintransfer ) );


--AD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X18_Y7_N0
AD1L7 = ( TC1L4 & ( BC1_rst1 & ( (!TC1L6 & (!TC1L2 & (!AD1L6 & !TC1L10))) ) ) ) # ( TC1L4 & ( !BC1_rst1 & ( !AD1L6 ) ) ) # ( !TC1L4 & ( !BC1_rst1 & ( !AD1L6 ) ) );


--PC2L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~3 at MLABCELL_X15_Y11_N54
PC2L3 = ( QC2_read_latency_shift_reg[0] & ( (PC2_mem_used[1] & PC2_mem_used[0]) ) ) # ( !QC2_read_latency_shift_reg[0] & ( PC2_mem_used[0] ) );


--PC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem_used[0]~4 at MLABCELL_X15_Y11_N36
PC2L4 = ( BD1L11 & ( T1L134 & ( PC2L3 ) ) ) # ( !BD1L11 & ( T1L134 & ( PC2L3 ) ) ) # ( BD1L11 & ( !T1L134 & ( ((!PC2_mem_used[1] & (!T1L133 & QC1L3))) # (PC2L3) ) ) ) # ( !BD1L11 & ( !T1L134 & ( PC2L3 ) ) );


--ZD1L272 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at MLABCELL_X21_Y3_N45
ZD1L272 = ( ZD1_D_iw[3] & ( (ZD1_D_iw[0] & (ZD1_D_iw[2] & (ZD1_D_iw[1] & !ZD1_D_iw[4]))) ) ) # ( !ZD1_D_iw[3] & ( (ZD1_D_iw[0] & (ZD1_D_iw[2] & ZD1_D_iw[1])) ) );


--ZD1_R_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X21_Y6_N37
--register power-up is low

ZD1_R_wr_dst_reg = DFFEAS(ZD1_D_wr_dst_reg, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_W_rf_wren is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X21_Y6_N21
ZD1_W_rf_wren = ((ZD1_R_wr_dst_reg & ZD1_W_valid)) # (CB1_r_sync_rst);


--ZD1_W_control_rd_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X19_Y6_N37
--register power-up is low

ZD1_W_control_rd_data[0] = DFFEAS(ZD1L392, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_dst_regnum[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X21_Y6_N14
--register power-up is low

ZD1_R_dst_regnum[0] = DFFEAS(ZD1L299, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_dst_regnum[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X21_Y6_N44
--register power-up is low

ZD1_R_dst_regnum[1] = DFFEAS(ZD1L301, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_dst_regnum[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X21_Y6_N17
--register power-up is low

ZD1_R_dst_regnum[2] = DFFEAS(ZD1L303, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_dst_regnum[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X21_Y6_N2
--register power-up is low

ZD1_R_dst_regnum[3] = DFFEAS(ZD1L305, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_dst_regnum[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X21_Y6_N5
--register power-up is low

ZD1_R_dst_regnum[4] = DFFEAS(ZD1L307, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src2[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X23_Y6_N56
--register power-up is low

ZD1_E_src2[0] = DFFEAS(ZD1L850, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src1[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X22_Y4_N22
--register power-up is low

ZD1_E_src1[0] = DFFEAS(ZD1L799, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X19_Y7_N38
--register power-up is low

QC5_av_readdata_pre[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[4],  ,  , VCC);


--ZD1_W_status_reg_pie is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X19_Y6_N46
--register power-up is low

ZD1_W_status_reg_pie = DFFEAS(ZD1L971, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_E_valid_from_R,  ,  ,  ,  );


--ZD1_W_ipending_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[1] at FF_X16_Y7_N56
--register power-up is low

ZD1_W_ipending_reg[1] = DFFEAS(ZD1L931, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_W_ipending_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X11_Y6_N49
--register power-up is low

ZD1_W_ipending_reg[0] = DFFEAS(ZD1_W_ipending_reg_nxt[0], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req~0 at LABCELL_X18_Y6_N39
ZD1L1182 = ( ZD1_W_ipending_reg[0] & ( ZD1_W_status_reg_pie ) ) # ( !ZD1_W_ipending_reg[0] & ( (ZD1_W_status_reg_pie & ZD1_W_ipending_reg[1]) ) );


--ZD1_hbreak_enabled is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X19_Y3_N53
--register power-up is low

ZD1_hbreak_enabled = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_E_valid_from_R, ZD1L1175,  ,  , VCC);


--ZD1_hbreak_pending is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X15_Y5_N17
--register power-up is low

ZD1_hbreak_pending = DFFEAS(ZD1L1177, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1_jtag_break is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X7_Y5_N1
--register power-up is low

KE1_jtag_break = DFFEAS(KE1L4, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--ZD1_wait_for_one_post_bret_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X15_Y5_N20
--register power-up is low

ZD1_wait_for_one_post_bret_inst = DFFEAS(ZD1L1188, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at MLABCELL_X15_Y5_N12
ZD1L1178 = ( ZD1_hbreak_pending & ( (!ZD1_hbreak_enabled & ((!ZD1_wait_for_one_post_bret_inst) # (ZD1_W_valid))) ) ) # ( !ZD1_hbreak_pending & ( (KE1_jtag_break & (!ZD1_hbreak_enabled & ((!ZD1_wait_for_one_post_bret_inst) # (ZD1_W_valid)))) ) );


--ZD1L333 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0 at MLABCELL_X21_Y8_N39
ZD1L333 = ( !ZD1L1182 & ( !ZD1L1178 ) );


--EF1_address_reg_a[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|address_reg_a[0] at FF_X17_Y6_N55
--register power-up is low

EF1_address_reg_a[0] = DFFEAS(WC2_src_data[51], GLOBAL(LF1L42),  ,  , !CB1_r_early_rst,  ,  ,  ,  );


--HD1L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at MLABCELL_X21_Y9_N18
HD1L13 = ( EF1_ram_block1a4 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a36) ) ) # ( !EF1_ram_block1a4 & ( (EF1_ram_block1a36 & EF1_address_reg_a[0]) ) );


--ZD1L665 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~0 at MLABCELL_X21_Y8_N54
ZD1L665 = ( ZD1L333 & ( (!UC3L2 & (UC2L2 & ((QC5L9Q)))) # (UC3L2 & (((UC2L2 & QC5L9Q)) # (HD1L13))) ) ) # ( !ZD1L333 );


--ZD1L758 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X19_Y7_N30
ZD1L758 = ( !ZD1_i_read & ( (UC3L2) # (UC2L2) ) );


--QC5_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X15_Y5_N40
--register power-up is low

QC5_av_readdata_pre[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[0],  ,  , VCC);


--HD1L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X17_Y8_N45
HD1L6 = (!EF1_address_reg_a[0] & (EF1_ram_block1a0)) # (EF1_address_reg_a[0] & ((EF1_ram_block1a32)));


--ZD1L661 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~1 at MLABCELL_X21_Y8_N0
ZD1L661 = ( UC2L2 & ( (!ZD1L1182 & (((UC3L2 & HD1L6)) # (QC5_av_readdata_pre[0]))) ) ) # ( !UC2L2 & ( (UC3L2 & (!ZD1L1182 & HD1L6)) ) );


--QC5_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X21_Y7_N20
--register power-up is low

QC5_av_readdata_pre[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[1],  ,  , VCC);


--HD1L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at MLABCELL_X21_Y9_N39
HD1L14 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a33 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a1 ) );


--ZD1L662 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~2 at MLABCELL_X21_Y7_N0
ZD1L662 = ( ZD1L333 & ( (!HD1L14 & (((QC5_av_readdata_pre[1] & UC2L2)))) # (HD1L14 & (((QC5_av_readdata_pre[1] & UC2L2)) # (UC3L2))) ) ) # ( !ZD1L333 );


--QC5_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X23_Y7_N32
--register power-up is low

QC5_av_readdata_pre[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[2],  ,  , VCC);


--HD1L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X23_Y7_N48
HD1L15 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a34 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a2 ) );


--ZD1L663 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~3 at MLABCELL_X21_Y8_N3
ZD1L663 = ( UC2L2 & ( (!ZD1L1182 & (((UC3L2 & HD1L15)) # (QC5L5Q))) ) ) # ( !UC2L2 & ( (UC3L2 & (!ZD1L1182 & HD1L15)) ) );


--QC5_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X19_Y9_N37
--register power-up is low

QC5_av_readdata_pre[3] = DFFEAS(QC5L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at MLABCELL_X21_Y9_N12
HD1L16 = ( EF1_ram_block1a3 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a35) ) ) # ( !EF1_ram_block1a3 & ( (EF1_address_reg_a[0] & EF1_ram_block1a35) ) );


--ZD1L664 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~4 at MLABCELL_X21_Y9_N15
ZD1L664 = ( UC3L2 & ( (!ZD1L333) # (((UC2L2 & QC5_av_readdata_pre[3])) # (HD1L16)) ) ) # ( !UC3L2 & ( (!ZD1L333) # ((UC2L2 & QC5_av_readdata_pre[3])) ) );


--ZD1_E_src2[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X24_Y6_N10
--register power-up is low

ZD1_E_src2[1] = DFFEAS(ZD1L851, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src1[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X21_Y4_N49
--register power-up is low

ZD1_E_src1[1] = DFFEAS(ZD1L800, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L493 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~23 at LABCELL_X22_Y5_N6
ZD1L493 = ( ZD1_E_shift_rot_result[3] & ( (ZD1_E_shift_rot_result[1]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1_E_shift_rot_result[3] & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[1]) ) );


--ZD1L801 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~25 at LABCELL_X16_Y5_N18
ZD1L801 = ( ZD1L94 & ( ((!ZD1L832 & (EE1_q_b[2])) # (ZD1L832 & ((ZD1L316Q)))) # (ZD1L831) ) ) # ( !ZD1L94 & ( (!ZD1L831 & ((!ZD1L832 & (EE1_q_b[2])) # (ZD1L832 & ((ZD1L316Q))))) ) );


--ZD1L852 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at LABCELL_X24_Y6_N21
ZD1L852 = ( ZD1_D_iw[8] & ( (!ZD1_R_ctrl_hi_imm16 & (!ZD1_R_ctrl_force_src2_zero & ((!ZD1L855) # (EE2_q_b[2])))) ) ) # ( !ZD1_D_iw[8] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1L855 & (EE2_q_b[2] & !ZD1_R_ctrl_force_src2_zero))) ) );


--ZD1L494 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~24 at LABCELL_X22_Y5_N12
ZD1L494 = ( ZD1_E_shift_rot_result[2] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[4]) ) ) # ( !ZD1_E_shift_rot_result[2] & ( (ZD1_E_shift_rot_result[4] & ZD1_R_ctrl_shift_rot_right) ) );


--ZD1L802 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~26 at MLABCELL_X21_Y5_N54
ZD1L802 = ( ZD1L98 & ( ((!ZD1L832 & (EE1_q_b[3])) # (ZD1L832 & ((ZD1_D_iw[7])))) # (ZD1L831) ) ) # ( !ZD1L98 & ( (!ZD1L831 & ((!ZD1L832 & (EE1_q_b[3])) # (ZD1L832 & ((ZD1_D_iw[7]))))) ) );


--ZD1L853 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at LABCELL_X23_Y6_N18
ZD1L853 = ( ZD1L855 & ( (!ZD1_R_ctrl_hi_imm16 & (EE2_q_b[3] & !ZD1_R_ctrl_force_src2_zero)) ) ) # ( !ZD1L855 & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[9] & !ZD1_R_ctrl_force_src2_zero)) ) );


--XB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~0 at LABCELL_X18_Y11_N36
XB1L2 = ( !XB1L9 & ( XB1_s_serial_protocol.STATE_4_TRANSFER ) );


--XB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector3~0 at LABCELL_X18_Y11_N57
XB1L5 = ( XB1_shiftreg_mask[26] & ( (!AC1_middle_of_low_level & (XB1L2)) # (AC1_middle_of_low_level & (((XB1L2 & !XB1_shiftreg_data[26])) # (XB1_s_serial_protocol.STATE_3_START_BIT))) ) ) # ( !XB1_shiftreg_mask[26] & ( ((AC1_middle_of_low_level & XB1_s_serial_protocol.STATE_3_START_BIT)) # (XB1L2) ) );


--AC1L65 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_low_level~0 at LABCELL_X16_Y11_N36
AC1L65 = ( !AC1_clk_counter[11] & ( AC1L61 ) );


--XB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Add0~0 at LABCELL_X18_Y11_N15
XB1L1 = ( XB1_counter[2] & ( (XB1_counter[1] & XB1L13Q) ) );


--XB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|always4~0 at MLABCELL_X15_Y11_N9
XB1L10 = (AC1_middle_of_high_level & XB1_s_serial_protocol.STATE_2_RESTART_BIT);


--XB1_s_serial_protocol.STATE_1_INITIALIZE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_1_INITIALIZE at FF_X15_Y11_N29
--register power-up is low

XB1_s_serial_protocol.STATE_1_INITIALIZE = DFFEAS(XB1L32, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--XB1L18 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~0 at LABCELL_X18_Y11_N27
XB1L18 = ( XB1_counter[3] & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (!XB1L1 $ (!XB1_counter[4])))) ) ) # ( !XB1_counter[3] & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_counter[4])) ) );


--XB1L121 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~0 at LABCELL_X18_Y11_N21
XB1L121 = ( XB1_s_serial_protocol.STATE_4_TRANSFER & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & !AC1_middle_of_low_level)) ) ) # ( !XB1_s_serial_protocol.STATE_4_TRANSFER & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L122 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[19]~1 at LABCELL_X16_Y10_N0
XB1L122 = ( AD1L13 & ( XB1L121 & ( ((BD1L11 & (T1L79 & T1L40))) # (CB1_r_sync_rst) ) ) ) # ( !AD1L13 & ( XB1L121 & ( CB1_r_sync_rst ) ) ) # ( AD1L13 & ( !XB1L121 ) ) # ( !AD1L13 & ( !XB1L121 ) );


--XB1L19 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~1 at LABCELL_X18_Y11_N18
XB1L19 = ( XB1L1 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!XB1_counter[3]) # (XB1L10))) ) ) # ( !XB1L1 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((XB1_counter[3]) # (XB1L10))) ) );


--XB1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~2 at LABCELL_X18_Y11_N12
XB1L20 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & (!XB1_counter[2] $ (((!XB1_counter[1]) # (!XB1_counter[0]))))) ) );


--XB1L21 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~3 at LABCELL_X18_Y11_N45
XB1L21 = (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!XB1_counter[0]) # (XB1L10)));


--XB1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter~4 at LABCELL_X18_Y11_N24
XB1L22 = ( XB1_counter[0] & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & !XB1_counter[1])) ) ) # ( !XB1_counter[0] & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_counter[1])) ) );


--T1L124 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~14 at MLABCELL_X15_Y10_N24
T1L124 = ( !NC2_m0_read & ( T1_control_reg[17] & ( (!T1L135 & (!T1_internal_reset & T1L123)) ) ) ) # ( !NC2_m0_read & ( !T1_control_reg[17] & ( (!T1L135 & (!T1_internal_reset & (T1L123 & T1_control_reg[16]))) ) ) );


--VB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~0 at LABCELL_X19_Y11_N51
VB1L1 = ( VB1_rom_address[2] & ( !VB1_rom_address[3] $ (((!VB1L35Q) # (!VB1_rom_address[1]))) ) ) # ( !VB1_rom_address[2] & ( VB1_rom_address[3] ) );


--VB1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~0 at LABCELL_X16_Y10_N21
VB1L39 = ( CB1_r_sync_rst & ( VB1L7 ) ) # ( !CB1_r_sync_rst & ( VB1L7 ) ) # ( CB1_r_sync_rst & ( !VB1L7 ) ) # ( !CB1_r_sync_rst & ( !VB1L7 & ( (AD1L13 & (T1L79 & (T1L40 & BD1L11))) ) ) );


--VB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~1 at MLABCELL_X15_Y11_N48
VB1L2 = !VB1_rom_address[0] $ (!VB1_rom_address[1]);


--VB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~2 at MLABCELL_X15_Y11_N51
VB1L3 = !VB1_rom_address[2] $ (((!VB1_rom_address[0]) # (!VB1_rom_address[1])));


--VB1L45 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address~1 at MLABCELL_X15_Y11_N42
VB1L45 = ( !T1_internal_reset & ( !VB1_rom_address[0] ) );


--VB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~3 at LABCELL_X19_Y11_N48
VB1L4 = ( VB1_rom_address[2] & ( !VB1_rom_address[4] $ (((!VB1L35Q) # ((!VB1_rom_address[1]) # (!VB1_rom_address[3])))) ) ) # ( !VB1_rom_address[2] & ( VB1_rom_address[4] ) );


--VB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|Add0~4 at LABCELL_X19_Y11_N6
VB1L5 = ( VB1_rom_address[5] & ( VB1L35Q & ( (!VB1_rom_address[4]) # ((!VB1L40Q) # ((!VB1_rom_address[2]) # (!VB1_rom_address[1]))) ) ) ) # ( !VB1_rom_address[5] & ( VB1L35Q & ( (VB1_rom_address[4] & (VB1L40Q & (VB1_rom_address[2] & VB1_rom_address[1]))) ) ) ) # ( VB1_rom_address[5] & ( !VB1L35Q ) );


--BC1L55 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X2_Y3_N57
BC1L55 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[4], !H1_splitter_nodes_receive_0[3]);


--BC1L92 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at LABCELL_X1_Y3_N6
BC1L92 = AMPP_FUNCTION(!BC1_state, !BC1_count[0], !BC1_user_saw_rvalid, !BC1L55, !N1_irf_reg[1][0], !BC1_td_shift[0]);


--BC1L81 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X1_Y3_N57
BC1L81 = AMPP_FUNCTION(!BC1_rdata[7], !BC1_td_shift[10], !BC1_count[9]);


--V1_t_dav is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X10_Y7_N22
--register power-up is low

V1_t_dav = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , JC2_b_full,  ,  , VCC);


--BC1_write_stalled is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X1_Y6_N38
--register power-up is low

BC1_write_stalled = AMPP_FUNCTION(A1L5, BC1L114, !N1_clr_reg, BC1L113);


--BC1L82 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X4_Y3_N30
BC1L82 = AMPP_FUNCTION(!N1_irf_reg[1][0], !BC1_state, !BC1_user_saw_rvalid, !BC1_td_shift[9], !BC1L7Q);


--BC1_td_shift[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X4_Y3_N28
--register power-up is low

BC1_td_shift[2] = AMPP_FUNCTION(A1L5, BC1L84, !N1_clr_reg, BC1L68);


--BC1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X4_Y3_N0
BC1L83 = AMPP_FUNCTION(!N1_irf_reg[1][0], !BC1L82, !BC1_count[9], !BC1_write_stalled, !Q1_state[4], !BC1_td_shift[2]);


--BC1L19 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X1_Y3_N36
BC1L19 = AMPP_FUNCTION(!N1_irf_reg[1][0], !BC1_state, !Q1_state[4], !A1L6, !BC1_count[8]);


--BC1_rvalid0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X6_Y7_N32
--register power-up is low

BC1_rvalid0 = AMPP_FUNCTION(LF1L42, BC1L52, !CB1_r_sync_rst);


--KE1_monitor_ready is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X3_Y5_N52
--register power-up is low

KE1_monitor_ready = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , KE1L11,  ,  , VCC);


--SE1_MonDReg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X7_Y4_N53
--register power-up is low

SE1_MonDReg[1] = DFFEAS(SE1L109, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--VE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at LABCELL_X1_Y4_N15
VE1L59 = ( VE1_sr[3] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[1]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[1]))) # (TE1L3) ) ) # ( !VE1_sr[3] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[1]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[1])))) ) );


--UE1_jdo[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X6_Y4_N13
--register power-up is low

UE1_jdo[0] = DFFEAS(UE1L7, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_jdo[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X7_Y4_N47
--register power-up is low

UE1_jdo[36] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[36],  ,  , VCC);


--UE1_jdo[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X7_Y4_N44
--register power-up is low

UE1_jdo[37] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[37],  ,  , VCC);


--UE1_ir[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X7_Y5_N8
--register power-up is low

UE1_ir[1] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--UE1_ir[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X7_Y5_N11
--register power-up is low

UE1_ir[0] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--UE1_enable_action_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X7_Y5_N41
--register power-up is low

UE1_enable_action_strobe = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , UE1_update_jdo_strobe,  ,  , VCC);


--HE1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~0 at LABCELL_X7_Y5_N9
HE1L29 = ( !UE1_ir[0] & ( UE1_ir[1] & ( UE1_enable_action_strobe ) ) );


--HE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~1 at LABCELL_X7_Y4_N42
HE1L30 = ( !UE1_jdo[37] & ( (!UE1_jdo[36] & HE1L29) ) );


--UE1_jdo[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X3_Y5_N59
--register power-up is low

UE1_jdo[35] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[35],  ,  , VCC);


--UE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at LABCELL_X7_Y5_N39
UE1L65 = ( !UE1_ir[0] & ( (!UE1_ir[1] & UE1_enable_action_strobe) ) );


--UE1_take_action_ocimem_b is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at MLABCELL_X3_Y5_N39
UE1_take_action_ocimem_b = ( UE1_jdo[35] & ( UE1L65 ) );


--UE1_jdo[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X6_Y4_N59
--register power-up is low

UE1_jdo[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[3],  ,  , VCC);


--SE1_jtag_ram_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X8_Y5_N59
--register power-up is low

SE1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , SE1_jtag_ram_rd,  ,  , VCC);


--SE1L107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~0 at MLABCELL_X8_Y5_N27
SE1L107 = (!SE1L41Q & (!SE1_jtag_ram_rd_d1 & (SE1_MonAReg[2] & !SE1_MonAReg[4])));


--SE1L108 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~1 at LABCELL_X7_Y4_N48
SE1L108 = ( UE1_jdo[3] & ( (((SE1L139Q & DF1_q_a[0])) # (UE1_take_action_ocimem_b)) # (SE1L107) ) ) # ( !UE1_jdo[3] & ( (!UE1_take_action_ocimem_b & (((SE1L139Q & DF1_q_a[0])) # (SE1L107))) ) );


--SE1_jtag_rd_d1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X3_Y5_N34
--register power-up is low

SE1_jtag_rd_d1 = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , SE1_jtag_rd,  ,  , VCC);


--SE1L52 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2 at MLABCELL_X3_Y5_N33
SE1L52 = (!UE1L65 & ((SE1_jtag_rd_d1))) # (UE1L65 & (UE1_jdo[35]));


--X1L327 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]~0 at LABCELL_X31_Y4_N48
X1L327 = ( X1L235Q & ( (X1L130 & X1_m_state.000010000) ) );


--YD1_entry_1[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0] at FF_X30_Y4_N8
--register power-up is low

YD1_entry_1[0] = DFFEAS(YD1L58, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[0] at FF_X30_Y6_N19
--register power-up is low

YD1_entry_0[0] = DFFEAS(YC2L69, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L115 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[0]~28 at LABCELL_X30_Y4_N15
YD1L115 = ( YD1_entry_1[0] & ( (YD1_entry_0[0]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[0] & ( (!YD1_rd_address & YD1_entry_0[0]) ) );


--X1_active_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[0] at FF_X30_Y4_N17
--register power-up is low

X1_active_data[0] = DFFEAS(YD1L115, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L170 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr17~0 at LABCELL_X31_Y4_N9
X1L170 = (!X1_m_state.000000010 & !X1_m_state.000010000);


--X1L163 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector116~0 at LABCELL_X30_Y4_N51
X1L163 = ( YD1L115 & ( ((!X1L170 & (X1_active_data[0])) # (X1L170 & ((X1L305Q)))) # (X1L327) ) ) # ( !YD1L115 & ( (!X1L327 & ((!X1L170 & (X1_active_data[0])) # (X1L170 & ((X1L305Q))))) ) );


--YD1_entry_1[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1] at FF_X30_Y4_N31
--register power-up is low

YD1_entry_1[1] = DFFEAS(YD1L60, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[1] at FF_X29_Y6_N31
--register power-up is low

YD1_entry_0[1] = DFFEAS(YC2L70, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L116 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[1]~29 at LABCELL_X30_Y4_N12
YD1L116 = (!YD1_rd_address & ((YD1_entry_0[1]))) # (YD1_rd_address & (YD1_entry_1[1]));


--X1_active_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[1] at FF_X30_Y4_N13
--register power-up is low

X1_active_data[1] = DFFEAS(YD1L116, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L162 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector115~0 at LABCELL_X30_Y4_N48
X1L162 = ( YD1L116 & ( ((!X1L170 & (X1_active_data[1])) # (X1L170 & ((X1L307Q)))) # (X1L327) ) ) # ( !YD1L116 & ( (!X1L327 & ((!X1L170 & (X1_active_data[1])) # (X1L170 & ((X1L307Q))))) ) );


--YD1_entry_1[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2] at FF_X29_Y2_N4
--register power-up is low

YD1_entry_1[2] = DFFEAS(YD1L62, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[2] at FF_X30_Y6_N25
--register power-up is low

YD1_entry_0[2] = DFFEAS(YC2L71, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L117 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[2]~30 at LABCELL_X30_Y2_N54
YD1L117 = ( YD1_entry_1[2] & ( (YD1_entry_0[2]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[2] & ( (!YD1_rd_address & YD1_entry_0[2]) ) );


--X1_active_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[2] at FF_X30_Y2_N55
--register power-up is low

X1_active_data[2] = DFFEAS(YD1L117, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L161 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector114~0 at LABCELL_X30_Y4_N24
X1L161 = ( X1_active_data[2] & ( (!X1L327 & ((!X1L170) # ((X1L309Q)))) # (X1L327 & (((YD1L117)))) ) ) # ( !X1_active_data[2] & ( (!X1L327 & (X1L170 & ((X1L309Q)))) # (X1L327 & (((YD1L117)))) ) );


--YD1_entry_1[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[3] at FF_X30_Y5_N52
--register power-up is low

YD1_entry_1[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L72,  ,  , VCC);


--YD1_entry_0[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[3] at FF_X30_Y6_N46
--register power-up is low

YD1_entry_0[3] = DFFEAS(YC2L72, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L118 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[3]~31 at LABCELL_X31_Y4_N36
YD1L118 = ( YD1_rd_address & ( YD1_entry_0[3] & ( YD1_entry_1[3] ) ) ) # ( !YD1_rd_address & ( YD1_entry_0[3] ) ) # ( YD1_rd_address & ( !YD1_entry_0[3] & ( YD1_entry_1[3] ) ) );


--X1_active_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[3] at FF_X31_Y4_N37
--register power-up is low

X1_active_data[3] = DFFEAS(YD1L118, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L160 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector113~0 at LABCELL_X31_Y4_N51
X1L160 = ( X1L327 & ( YD1L118 ) ) # ( !X1L327 & ( (!X1L170 & (X1_active_data[3])) # (X1L170 & ((X1L311Q))) ) );


--YD1_entry_1[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4] at FF_X33_Y4_N52
--register power-up is low

YD1_entry_1[4] = DFFEAS(YD1L65, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[4] at FF_X33_Y4_N34
--register power-up is low

YD1_entry_0[4] = DFFEAS(YC2L73, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L119 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[4]~32 at LABCELL_X31_Y4_N33
YD1L119 = ( YD1_entry_1[4] & ( (YD1_entry_0[4]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[4] & ( (!YD1_rd_address & YD1_entry_0[4]) ) );


--X1_active_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[4] at FF_X31_Y4_N34
--register power-up is low

X1_active_data[4] = DFFEAS(YD1L119, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L159 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector112~0 at LABCELL_X31_Y4_N54
X1L159 = ( X1_active_data[4] & ( (!X1L327 & ((!X1L170) # ((X1L313Q)))) # (X1L327 & (((YD1L119)))) ) ) # ( !X1_active_data[4] & ( (!X1L327 & (X1L170 & ((X1L313Q)))) # (X1L327 & (((YD1L119)))) ) );


--YD1_entry_1[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[5] at FF_X30_Y4_N35
--register power-up is low

YD1_entry_1[5] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L74,  ,  , VCC);


--YD1_entry_0[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[5] at FF_X29_Y6_N49
--register power-up is low

YD1_entry_0[5] = DFFEAS(YC2L74, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L120 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[5]~33 at LABCELL_X30_Y4_N36
YD1L120 = ( YD1_entry_1[5] & ( (YD1_entry_0[5]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[5] & ( (!YD1_rd_address & YD1_entry_0[5]) ) );


--X1_active_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[5] at FF_X30_Y4_N37
--register power-up is low

X1_active_data[5] = DFFEAS(YD1L120, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L158 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector111~0 at LABCELL_X30_Y4_N18
X1L158 = ( X1_active_data[5] & ( (!X1L327 & ((!X1L170) # ((X1L315Q)))) # (X1L327 & (((YD1L120)))) ) ) # ( !X1_active_data[5] & ( (!X1L327 & (X1L170 & ((X1L315Q)))) # (X1L327 & (((YD1L120)))) ) );


--YD1_entry_1[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6] at FF_X31_Y2_N17
--register power-up is low

YD1_entry_1[6] = DFFEAS(YD1L68, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[6] at FF_X30_Y2_N31
--register power-up is low

YD1_entry_0[6] = DFFEAS(YC2L75, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L121 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[6]~34 at LABCELL_X31_Y2_N33
YD1L121 = ( YD1_rd_address & ( YD1_entry_0[6] & ( YD1_entry_1[6] ) ) ) # ( !YD1_rd_address & ( YD1_entry_0[6] ) ) # ( YD1_rd_address & ( !YD1_entry_0[6] & ( YD1_entry_1[6] ) ) );


--X1_active_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[6] at FF_X31_Y2_N34
--register power-up is low

X1_active_data[6] = DFFEAS(YD1L121, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L157 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector110~0 at LABCELL_X31_Y4_N27
X1L157 = ( YD1L121 & ( ((!X1L170 & (X1_active_data[6])) # (X1L170 & ((X1L317Q)))) # (X1L327) ) ) # ( !YD1L121 & ( (!X1L327 & ((!X1L170 & (X1_active_data[6])) # (X1L170 & ((X1L317Q))))) ) );


--YD1_entry_1[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7] at FF_X31_Y2_N49
--register power-up is low

YD1_entry_1[7] = DFFEAS(YD1L70, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[7] at FF_X31_Y5_N52
--register power-up is low

YD1_entry_0[7] = DFFEAS(YC2L76, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L122 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[7]~35 at LABCELL_X31_Y4_N15
YD1L122 = ( YD1_entry_1[7] & ( (YD1_entry_0[7]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[7] & ( (!YD1_rd_address & YD1_entry_0[7]) ) );


--X1_active_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[7] at FF_X31_Y4_N16
--register power-up is low

X1_active_data[7] = DFFEAS(YD1L122, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L156 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector109~0 at LABCELL_X31_Y4_N42
X1L156 = ( YD1L122 & ( ((!X1L170 & (X1_active_data[7])) # (X1L170 & ((X1L319Q)))) # (X1L327) ) ) # ( !YD1L122 & ( (!X1L327 & ((!X1L170 & (X1_active_data[7])) # (X1L170 & ((X1L319Q))))) ) );


--YD1_entry_1[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[8] at FF_X27_Y6_N1
--register power-up is low

YD1_entry_1[8] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L77,  ,  , VCC);


--YD1_entry_0[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[8] at FF_X27_Y6_N22
--register power-up is low

YD1_entry_0[8] = DFFEAS(YC2L77, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L123 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[8]~36 at LABCELL_X31_Y4_N18
YD1L123 = (!YD1_rd_address & ((YD1_entry_0[8]))) # (YD1_rd_address & (YD1_entry_1[8]));


--X1_active_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[8] at FF_X31_Y4_N19
--register power-up is low

X1_active_data[8] = DFFEAS(YD1L123, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L155 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector108~0 at LABCELL_X31_Y4_N45
X1L155 = ( YD1L123 & ( ((!X1L170 & (X1_active_data[8])) # (X1L170 & ((X1L321Q)))) # (X1L327) ) ) # ( !YD1L123 & ( (!X1L327 & ((!X1L170 & (X1_active_data[8])) # (X1L170 & ((X1L321Q))))) ) );


--YD1_entry_1[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[9] at FF_X31_Y5_N43
--register power-up is low

YD1_entry_1[9] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L78,  ,  , VCC);


--YD1_entry_0[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[9] at FF_X31_Y5_N37
--register power-up is low

YD1_entry_0[9] = DFFEAS(YC2L78, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L124 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[9]~37 at LABCELL_X31_Y4_N21
YD1L124 = ( YD1_entry_1[9] & ( (YD1_entry_0[9]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[9] & ( (!YD1_rd_address & YD1_entry_0[9]) ) );


--X1_active_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[9] at FF_X31_Y4_N22
--register power-up is low

X1_active_data[9] = DFFEAS(YD1L124, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L154 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector107~0 at LABCELL_X31_Y4_N0
X1L154 = ( X1_active_data[9] & ( (!X1L327 & ((!X1L170) # ((X1L323Q)))) # (X1L327 & (((YD1L124)))) ) ) # ( !X1_active_data[9] & ( (!X1L327 & (X1L170 & ((X1L323Q)))) # (X1L327 & (((YD1L124)))) ) );


--YD1_entry_1[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10] at FF_X29_Y4_N7
--register power-up is low

YD1_entry_1[10] = DFFEAS(YD1L74, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[10] at FF_X29_Y4_N52
--register power-up is low

YD1_entry_0[10] = DFFEAS(YC2L79, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[10]~38 at LABCELL_X31_Y4_N6
YD1L125 = ( YD1_entry_0[10] & ( (!YD1_rd_address) # (YD1_entry_1[10]) ) ) # ( !YD1_entry_0[10] & ( (YD1_rd_address & YD1_entry_1[10]) ) );


--X1_active_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[10] at FF_X31_Y4_N7
--register power-up is low

X1_active_data[10] = DFFEAS(YD1L125, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L153 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector106~0 at LABCELL_X31_Y4_N57
X1L153 = ( YD1L125 & ( ((!X1L170 & (X1_active_data[10])) # (X1L170 & ((X1L325Q)))) # (X1L327) ) ) # ( !YD1L125 & ( (!X1L327 & ((!X1L170 & (X1_active_data[10])) # (X1L170 & ((X1L325Q))))) ) );


--YD1_entry_1[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[11] at FF_X29_Y6_N58
--register power-up is low

YD1_entry_1[11] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L80,  ,  , VCC);


--YD1_entry_0[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[11] at FF_X29_Y6_N4
--register power-up is low

YD1_entry_0[11] = DFFEAS(YC2L80, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[11]~39 at LABCELL_X30_Y4_N39
YD1L126 = ( YD1_entry_0[11] & ( (!YD1_rd_address) # (YD1_entry_1[11]) ) ) # ( !YD1_entry_0[11] & ( (YD1_rd_address & YD1_entry_1[11]) ) );


--X1_active_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[11] at FF_X30_Y4_N40
--register power-up is low

X1_active_data[11] = DFFEAS(YD1L126, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L152 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector105~0 at LABCELL_X30_Y4_N21
X1L152 = ( YD1L126 & ( ((!X1L170 & (X1_active_data[11])) # (X1L170 & ((X1L328Q)))) # (X1L327) ) ) # ( !YD1L126 & ( (!X1L327 & ((!X1L170 & (X1_active_data[11])) # (X1L170 & ((X1L328Q))))) ) );


--YD1_entry_1[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[12] at FF_X29_Y4_N46
--register power-up is low

YD1_entry_1[12] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L81,  ,  , VCC);


--YD1_entry_0[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[12] at FF_X29_Y4_N28
--register power-up is low

YD1_entry_0[12] = DFFEAS(YC2L81, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[12]~40 at LABCELL_X31_Y4_N12
YD1L127 = ( YD1_entry_0[12] & ( (!YD1_rd_address) # (YD1_entry_1[12]) ) ) # ( !YD1_entry_0[12] & ( (YD1_rd_address & YD1_entry_1[12]) ) );


--X1_active_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[12] at FF_X31_Y4_N13
--register power-up is low

X1_active_data[12] = DFFEAS(YD1L127, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L151 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector104~0 at LABCELL_X31_Y4_N24
X1L151 = ( YD1L127 & ( ((!X1L170 & (X1_active_data[12])) # (X1L170 & ((X1L330Q)))) # (X1L327) ) ) # ( !YD1L127 & ( (!X1L327 & ((!X1L170 & (X1_active_data[12])) # (X1L170 & ((X1L330Q))))) ) );


--YD1_entry_1[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13] at FF_X29_Y4_N43
--register power-up is low

YD1_entry_1[13] = DFFEAS(YD1L78, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[13] at FF_X29_Y4_N49
--register power-up is low

YD1_entry_0[13] = DFFEAS(YC2L82, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[13]~41 at LABCELL_X31_Y4_N30
YD1L128 = ( YD1_entry_1[13] & ( (YD1_entry_0[13]) # (YD1_rd_address) ) ) # ( !YD1_entry_1[13] & ( (!YD1_rd_address & YD1_entry_0[13]) ) );


--X1_active_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[13] at FF_X31_Y4_N31
--register power-up is low

X1_active_data[13] = DFFEAS(YD1L128, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L150 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector103~0 at LABCELL_X31_Y4_N3
X1L150 = ( X1_active_data[13] & ( (!X1L327 & ((!X1L170) # ((X1L332Q)))) # (X1L327 & (((YD1L128)))) ) ) # ( !X1_active_data[13] & ( (!X1L327 & (X1L170 & ((X1L332Q)))) # (X1L327 & (((YD1L128)))) ) );


--YD1_entry_1[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[14] at FF_X30_Y4_N59
--register power-up is low

YD1_entry_1[14] = DFFEAS( , GLOBAL(LF1L42),  ,  , YD1L112, YC2L83,  ,  , VCC);


--YD1_entry_0[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[14] at FF_X29_Y4_N19
--register power-up is low

YD1_entry_0[14] = DFFEAS(YC2L83, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[14]~42 at LABCELL_X30_Y4_N42
YD1L129 = (!YD1_rd_address & (YD1_entry_0[14])) # (YD1_rd_address & ((YD1_entry_1[14])));


--X1_active_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[14] at FF_X30_Y4_N43
--register power-up is low

X1_active_data[14] = DFFEAS(YD1L129, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L149 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector102~0 at LABCELL_X30_Y4_N0
X1L149 = ( YD1L129 & ( ((!X1L170 & (X1_active_data[14])) # (X1L170 & ((X1L334Q)))) # (X1L327) ) ) # ( !YD1L129 & ( (!X1L327 & ((!X1L170 & (X1_active_data[14])) # (X1L170 & ((X1L334Q))))) ) );


--YD1_entry_1[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15] at FF_X30_Y4_N11
--register power-up is low

YD1_entry_1[15] = DFFEAS(YD1L81, GLOBAL(LF1L42),  ,  , YD1L112,  ,  ,  ,  );


--YD1_entry_0[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[15] at FF_X30_Y6_N43
--register power-up is low

YD1_entry_0[15] = DFFEAS(YC2L84, GLOBAL(LF1L42),  ,  , YD1L55,  ,  ,  ,  );


--YD1L130 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_data[15]~43 at LABCELL_X30_Y4_N45
YD1L130 = ( YD1_entry_0[15] & ( (!YD1_rd_address) # (YD1_entry_1[15]) ) ) # ( !YD1_entry_0[15] & ( (YD1_rd_address & YD1_entry_1[15]) ) );


--X1_active_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_data[15] at FF_X30_Y4_N47
--register power-up is low

X1_active_data[15] = DFFEAS(YD1L130, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L148 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector101~0 at LABCELL_X30_Y4_N3
X1L148 = ( X1_active_data[15] & ( (!X1L327 & ((!X1L170) # ((X1L336Q)))) # (X1L327 & (((YD1L130)))) ) ) # ( !X1_active_data[15] & ( (!X1L327 & (X1L170 & ((X1L336Q)))) # (X1L327 & (((YD1L130)))) ) );


--XB1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~0 at LABCELL_X17_Y11_N12
XB1L71 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_data[25]) ) );


--XB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector1~1 at LABCELL_X17_Y11_N42
XB1L3 = ( XB1_s_serial_protocol.STATE_2_RESTART_BIT & ( XB1_shiftreg_mask[26] & ( (!AC1L63Q) # ((XB1L2 & (AC1_middle_of_low_level & XB1_shiftreg_data[26]))) ) ) ) # ( !XB1_s_serial_protocol.STATE_2_RESTART_BIT & ( XB1_shiftreg_mask[26] & ( (XB1L2 & (AC1_middle_of_low_level & XB1_shiftreg_data[26])) ) ) ) # ( XB1_s_serial_protocol.STATE_2_RESTART_BIT & ( !XB1_shiftreg_mask[26] & ( !AC1L63Q ) ) );


--XB1L130 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~2 at LABCELL_X18_Y11_N39
XB1L130 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_mask[25]) ) );


--AB1L1 is nios_system:NiosII|nios_system_pin:pin|always0~0 at LABCELL_X13_Y6_N51
AB1L1 = ( BC1_rst1 & ( AD1L13 & ( (S1L6 & !QC10_wait_latency_counter[0]) ) ) );


--AB1L3 is nios_system:NiosII|nios_system_pin:pin|data_out~0 at LABCELL_X13_Y6_N12
AB1L3 = ( AB1L1 & ( (!QC10_wait_latency_counter[1] & ((!NC10L1 & ((AB1_data_out))) # (NC10L1 & (ZD1_d_writedata[0])))) # (QC10_wait_latency_counter[1] & (((AB1_data_out)))) ) ) # ( !AB1L1 & ( AB1_data_out ) );


--X1L125 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~0 at LABCELL_X33_Y2_N48
X1L125 = ( X1_m_count[0] & ( (!X1_m_state.000100000 & !X1_m_state.000000100) ) ) # ( !X1_m_count[0] & ( ((!X1_m_state.000100000 & !X1_m_state.000000100)) # (X1_m_count[1]) ) );


--X1L126 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~1 at LABCELL_X33_Y2_N54
X1L126 = ( X1_m_state.000000001 & ( (!X1_m_state.000001000 & (X1L125 & !X1_m_state.001000000)) ) );


--X1L127 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~2 at LABCELL_X33_Y2_N51
X1L127 = ( X1_m_count[0] & ( (!X1_m_state.000100000 & ((!X1_m_count[1]) # (!X1_m_state.000000100))) ) );


--X1L128 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~3 at LABCELL_X33_Y2_N57
X1L128 = ( X1L127 & ( (!X1_refresh_request) # ((!X1L100 & ((!X1_m_state.000001000) # (!X1L130)))) ) );


--X1L129 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector39~4 at LABCELL_X33_Y2_N30
X1L129 = ( X1_m_state.000010000 & ( ((X1L120 & X1L126)) # (X1L128) ) ) # ( !X1_m_state.000010000 & ( ((X1L126 & ((!X1L116) # (X1L120)))) # (X1L128) ) );


--PC8_mem_used[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5] at FF_X28_Y9_N2
--register power-up is low

PC8_mem_used[5] = DFFEAS(PC8L91, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--PC8L89 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~3 at MLABCELL_X28_Y9_N24
PC8L89 = ( PC8_mem_used[5] & ( ((NC8L8 & (BD1L19 & QC1L3))) # (PC8L88Q) ) ) # ( !PC8_mem_used[5] & ( PC8L88Q ) );


--PC8L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]~4 at LABCELL_X29_Y9_N36
PC8L80 = ( BD1L17 & ( NC8L8 & ( NC8L2 ) ) ) # ( !BD1L17 & ( NC8L8 & ( !NC8L2 $ ((((!QC1L3) # (BD1L3)) # (BD1L16))) ) ) ) # ( BD1L17 & ( !NC8L8 & ( NC8L2 ) ) ) # ( !BD1L17 & ( !NC8L8 & ( NC8L2 ) ) );


--ZD1L433 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2 at MLABCELL_X28_Y6_N18
ZD1L433 = ( ZD1L194 & ( (!ZD1L278 & (ZD1L280)) # (ZD1L278 & ((!ZD1L280) # (ZD1L198))) ) ) # ( !ZD1L194 & ( (!ZD1L278 $ (!ZD1L280)) # (ZD1L198) ) );


--ZD1L434 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3 at MLABCELL_X28_Y6_N3
ZD1L434 = ( ZD1L198 & ( ((ZD1L194) # (ZD1L280)) # (ZD1L278) ) ) # ( !ZD1L198 & ( !ZD1L278 $ (!ZD1L280) ) );


--X1_WideOr6 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|WideOr6 at LABCELL_X29_Y1_N3
X1_WideOr6 = (!X1_i_state.101 & (!X1_i_state.011 & X1_i_state.000));


--X1_i_refs[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2] at FF_X28_Y1_N17
--register power-up is low

X1_i_refs[2] = DFFEAS(X1L64, GLOBAL(LF1L42),  ,  , !CB1_r_sync_rst,  ,  ,  ,  );


--X1_i_refs[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1] at FF_X28_Y1_N55
--register power-up is low

X1_i_refs[1] = DFFEAS(X1L65, GLOBAL(LF1L42),  ,  , !CB1_r_sync_rst,  ,  ,  ,  );


--X1_i_refs[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0] at FF_X28_Y1_N14
--register power-up is low

X1_i_refs[0] = DFFEAS(X1L66, GLOBAL(LF1L42),  ,  , !CB1_r_sync_rst,  ,  ,  ,  );


--X1L76 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~0 at MLABCELL_X28_Y1_N57
X1L76 = ( !X1_i_refs[2] & ( (X1_i_refs[0] & !X1_i_refs[1]) ) );


--X1L77 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector18~1 at LABCELL_X29_Y1_N12
X1L77 = ( X1L263Q & ( ((!X1_WideOr6 & X1_i_next.111)) # (X1L76) ) ) # ( !X1L263Q & ( (!X1_WideOr6 & X1_i_next.111) ) );


--X1_i_count[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0] at FF_X29_Y1_N35
--register power-up is low

X1_i_count[0] = DFFEAS(X1L246, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L72 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~0 at LABCELL_X29_Y1_N51
X1L72 = ( X1_i_count[0] & ( X1_i_state.011 ) ) # ( !X1_i_count[0] & ( (X1_i_state.011 & X1_i_count[1]) ) );


--X1L73 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector13~1 at LABCELL_X29_Y1_N6
X1L73 = ( X1L72 & ( (X1_i_state.111) # (X1L250Q) ) ) # ( !X1L72 & ( ((X1L250Q & ((!X1_i_state.000) # (X1_i_state.101)))) # (X1_i_state.111) ) );


--X1L245 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~0 at LABCELL_X29_Y1_N21
X1L245 = ( !X1_i_state.101 & ( (X1_i_state.000 & (((!X1_i_state.011) # (X1L250Q)) # (X1_i_count[1]))) ) );


--X1L248 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]~1 at LABCELL_X29_Y1_N30
X1L248 = ( X1L263Q & ( (!X1L245 & (((X1_i_count[1])))) # (X1L245 & ((!X1_i_state.011) # (!X1_i_count[0] $ (X1_i_count[1])))) ) ) # ( !X1L263Q & ( (!X1L245 & (((X1_i_count[1])))) # (X1L245 & (X1_i_state.011 & (!X1_i_count[0] $ (X1_i_count[1])))) ) );


--CB1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X9_Y2_N25
--register power-up is low

CB1_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , CB1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--CB1_r_sync_rst_chain[3] is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X9_Y2_N23
--register power-up is low

CB1_r_sync_rst_chain[3] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , CB1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--CB1L22 is nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X9_Y2_N18
CB1L22 = ( CB1_r_sync_rst_chain[3] & ( CB1_altera_reset_synchronizer_int_chain[2] ) );


--X1L75 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector17~0 at LABCELL_X29_Y1_N39
X1L75 = ( X1_i_state.111 ) # ( !X1_i_state.111 & ( (!X1_WideOr6 & X1_i_next.101) ) );


--X1L252 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000~0 at MLABCELL_X28_Y1_N18
X1L252 = ( X1_i_next.000 ) # ( !X1_i_next.000 & ( X1_WideOr6 ) );


--X1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector16~0 at LABCELL_X29_Y1_N15
X1L74 = ( X1_i_state.001 ) # ( !X1_i_state.001 & ( (!X1_WideOr6 & (((!X1L76 & X1_i_state.010)) # (X1_i_next.010))) # (X1_WideOr6 & (!X1L76 & (X1_i_state.010))) ) );


--PB3L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at LABCELL_X9_Y8_N24
PB3L6 = ( TB3_counter_reg_bit[3] & ( TB3_counter_reg_bit[6] & ( (TB3_counter_reg_bit[4] & TB3_counter_reg_bit[5]) ) ) );


--PB3L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at LABCELL_X9_Y8_N57
PB3L7 = ( TB3_counter_reg_bit[1] & ( PB3L6 & ( (TB3_counter_reg_bit[2] & TB3_counter_reg_bit[0]) ) ) );


--PB3L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at LABCELL_X9_Y8_N48
PB3L8 = ( PB3_full_dff & ( JB1L70 & ( (S1L12 & ((JB1_read_left_channel) # (PB3L7))) ) ) ) # ( !PB3_full_dff & ( JB1L70 & ( (S1L12 & (PB3L7 & !JB1_read_left_channel)) ) ) ) # ( PB3_full_dff & ( !JB1L70 & ( (S1L12 & !JB1_read_left_channel) ) ) );


--UB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X11_Y8_N39
UB3L1 = ( JB1L68 & ( (!S1L12) # ((JB1L69 & AD1L13)) ) ) # ( !JB1L68 & ( !S1L12 ) );


--PB3L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X4_Y9_N3
PB3L11 = (S1L12 & PB3L24);


--PB3L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X4_Y9_N21
PB3L32 = (S1L12 & !PB3_rd_ptr_lsb);


--PB3L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X4_Y9_N0
PB3L33 = (!S1L12) # (JB1_read_left_channel);


--SB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X4_Y9_N18
SB3L1 = (!S1L12) # ((!PB3_rd_ptr_lsb & JB1_read_left_channel));


--PB3L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X7_Y9_N48
PB3L13 = ( PB3L25 & ( S1L12 ) );


--PB3L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X7_Y8_N3
PB3L15 = ( S1L12 & ( PB3L26 ) );


--PB3L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X4_Y9_N6
PB3L17 = (S1L12 & PB3L27);


--PB3L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X4_Y9_N24
PB3L19 = (PB3L28 & S1L12);


--PB3L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X4_Y9_N57
PB3L21 = (PB3L29 & S1L12);


--PB3L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X7_Y8_N48
PB3L23 = (S1L12 & PB3L30);


--PB3L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X7_Y8_N12
PB3L41 = ( PB3_usedw_is_1_dff & ( JB1L70 & ( (S1L12 & ((!PB3_usedw_is_0_dff) # (JB1_read_left_channel))) ) ) ) # ( !PB3_usedw_is_1_dff & ( JB1L70 & ( (!JB1_read_left_channel & (!PB3_usedw_is_0_dff & S1L12)) ) ) ) # ( PB3_usedw_is_1_dff & ( !JB1L70 & ( (S1L12 & ((!JB1_read_left_channel) # (PB3_usedw_is_2_dff))) ) ) ) # ( !PB3_usedw_is_1_dff & ( !JB1L70 & ( (JB1_read_left_channel & (S1L12 & PB3_usedw_is_2_dff)) ) ) );


--PB3L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X7_Y8_N9
PB3L40 = ( JB1_read_left_channel & ( (S1L12 & ((!JB1L70 & (!PB3_usedw_is_1_dff)) # (JB1L70 & ((PB3_usedw_is_0_dff))))) ) ) # ( !JB1_read_left_channel & ( (S1L12 & ((PB3_usedw_is_0_dff) # (JB1L70))) ) );


--PB3L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X9_Y8_N39
PB3L42 = ( !TB3_counter_reg_bit[3] & ( (!TB3_counter_reg_bit[5] & (!TB3_counter_reg_bit[6] & !TB3_counter_reg_bit[4])) ) );


--PB3L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at LABCELL_X9_Y8_N30
PB3L43 = ( TB3_counter_reg_bit[0] & ( (!TB3_counter_reg_bit[2] & (PB3L42 & TB3_counter_reg_bit[1])) ) );


--PB3L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at LABCELL_X7_Y8_N24
PB3L44 = ( PB3_usedw_is_2_dff & ( JB1_read_left_channel & ( (S1L12 & ((JB1L70) # (PB3L43))) ) ) ) # ( !PB3_usedw_is_2_dff & ( JB1_read_left_channel & ( (S1L12 & (PB3L43 & !JB1L70)) ) ) ) # ( PB3_usedw_is_2_dff & ( !JB1_read_left_channel & ( (S1L12 & ((!JB1L70) # (PB3_usedw_is_1_dff))) ) ) ) # ( !PB3_usedw_is_2_dff & ( !JB1_read_left_channel & ( (S1L12 & (PB3_usedw_is_1_dff & JB1L70)) ) ) );


--PB4L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~0 at LABCELL_X12_Y8_N24
PB4L6 = ( TB4_counter_reg_bit[4] & ( (TB4_counter_reg_bit[3] & (TB4_counter_reg_bit[6] & TB4_counter_reg_bit[5])) ) );


--PB4L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~1 at LABCELL_X12_Y8_N27
PB4L7 = ( TB4_counter_reg_bit[1] & ( (PB4L6 & (TB4_counter_reg_bit[0] & TB4_counter_reg_bit[2])) ) );


--PB4L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|full_dff~2 at LABCELL_X11_Y8_N42
PB4L8 = ( PB4_full_dff & ( S1L12 & ( (!JB1L124 & ((!JB1L72) # (PB4L7))) # (JB1L124 & ((JB1L72))) ) ) ) # ( !PB4_full_dff & ( S1L12 & ( (PB4L7 & (!JB1L124 & JB1L72)) ) ) );


--PB4L41 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at MLABCELL_X8_Y8_N24
PB4L41 = ( PB4_usedw_is_1_dff & ( S1L12 & ( (!JB1L72 & (((!JB1L124) # (PB4_usedw_is_2_dff)))) # (JB1L72 & ((!PB4_usedw_is_0_dff) # ((JB1L124)))) ) ) ) # ( !PB4_usedw_is_1_dff & ( S1L12 & ( (!JB1L72 & (((JB1L124 & PB4_usedw_is_2_dff)))) # (JB1L72 & (!PB4_usedw_is_0_dff & (!JB1L124))) ) ) );


--PB4L40 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at MLABCELL_X8_Y8_N57
PB4L40 = ( PB4_usedw_is_0_dff & ( S1L12 & ( (!PB4_usedw_is_1_dff) # ((!JB1L124) # (JB1L72)) ) ) ) # ( !PB4_usedw_is_0_dff & ( S1L12 & ( (!JB1L72 & (!PB4_usedw_is_1_dff & JB1L124)) # (JB1L72 & ((!JB1L124))) ) ) );


--PB4L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X12_Y8_N57
PB4L42 = ( !TB4_counter_reg_bit[4] & ( (!TB4_counter_reg_bit[6] & (!TB4_counter_reg_bit[3] & !TB4_counter_reg_bit[5])) ) );


--PB4L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~1 at LABCELL_X12_Y8_N54
PB4L43 = ( TB4_counter_reg_bit[1] & ( (TB4_counter_reg_bit[0] & (!TB4_counter_reg_bit[2] & PB4L42)) ) );


--PB4L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~2 at MLABCELL_X8_Y8_N12
PB4L44 = ( PB4_usedw_is_2_dff & ( S1L12 & ( (!JB1L72 & (((!JB1L124) # (PB4L43)))) # (JB1L72 & (((JB1L124)) # (PB4_usedw_is_1_dff))) ) ) ) # ( !PB4_usedw_is_2_dff & ( S1L12 & ( (!JB1L72 & (((JB1L124 & PB4L43)))) # (JB1L72 & (PB4_usedw_is_1_dff & (!JB1L124))) ) ) );


--UB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X11_Y8_N9
UB4L1 = ( JB1L71 & ( (!S1L12) # ((JB1L68 & AD1L13)) ) ) # ( !JB1L71 & ( !S1L12 ) );


--PB4L11 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X7_Y8_N51
PB4L11 = (S1L12 & PB4L24);


--PB4L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X7_Y8_N54
PB4L32 = ( S1L12 & ( !PB4_rd_ptr_lsb ) );


--PB4L33 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at MLABCELL_X6_Y8_N3
PB4L33 = (!S1L12) # (JB1L124);


--SB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at MLABCELL_X6_Y8_N0
SB4L1 = ( PB4_rd_ptr_lsb & ( !S1L12 ) ) # ( !PB4_rd_ptr_lsb & ( (!S1L12) # (JB1L124) ) );


--PB4L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X7_Y8_N45
PB4L13 = ( S1L12 & ( PB4L25 ) );


--PB4L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at MLABCELL_X6_Y8_N18
PB4L15 = ( S1L12 & ( PB4L26 ) );


--PB4L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at MLABCELL_X6_Y8_N12
PB4L17 = ( PB4L27 & ( S1L12 ) );


--PB4L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at MLABCELL_X6_Y8_N27
PB4L19 = ( PB4L28 & ( S1L12 ) );


--PB4L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at MLABCELL_X6_Y8_N48
PB4L21 = ( PB4L29 & ( S1L12 ) );


--PB4L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at MLABCELL_X6_Y8_N51
PB4L23 = (S1L12 & PB4L30);


--JB1L95 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~5 at LABCELL_X4_Y8_N33
JB1L95 = ( RB4_q_b[13] & ( (!JB1_read_left_channel & (((JB1_data_out_shift_reg[12])) # (JB1L124))) # (JB1_read_left_channel & (((RB3_q_b[13])))) ) ) # ( !RB4_q_b[13] & ( (!JB1_read_left_channel & (!JB1L124 & ((JB1_data_out_shift_reg[12])))) # (JB1_read_left_channel & (((RB3_q_b[13])))) ) );


--ZD1L938 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~0 at MLABCELL_X25_Y6_N57
ZD1L938 = ( ZD1_W_alu_result[3] & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[3]) ) ) ) # ( !ZD1_W_alu_result[3] & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[3]) ) ) ) # ( ZD1_W_alu_result[3] & ( !ZD1L386 & ( (!ZD1_R_ctrl_ld) # (ZD1_av_ld_byte0_data[3]) ) ) ) # ( !ZD1_W_alu_result[3] & ( !ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[3]) ) ) );


--PC1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y9_N12
PC1L3 = ( PC1_mem_used[0] & ( AD1L12 & ( ((!QC1_read_latency_shift_reg[0]) # (JB1L68)) # (PC1_mem_used[1]) ) ) ) # ( !PC1_mem_used[0] & ( AD1L12 & ( JB1L68 ) ) ) # ( PC1_mem_used[0] & ( !AD1L12 & ( (!QC1_read_latency_shift_reg[0]) # (PC1_mem_used[1]) ) ) );


--QC5_av_readdata_pre[11] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X18_Y8_N56
--register power-up is low

QC5_av_readdata_pre[11] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[11],  ,  , VCC);


--ZD1L1021 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~0 at LABCELL_X18_Y8_N27
ZD1L1021 = ( EF1_ram_block1a11 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a43) ) ) # ( !EF1_ram_block1a11 & ( (EF1_address_reg_a[0] & EF1_ram_block1a43) ) );


--ZD1L672 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~5 at LABCELL_X18_Y8_N24
ZD1L672 = ( UC3L2 & ( ((!ZD1L333) # ((QC5_av_readdata_pre[11] & UC2L2))) # (ZD1L1021) ) ) # ( !UC3L2 & ( (!ZD1L333) # ((QC5_av_readdata_pre[11] & UC2L2)) ) );


--QC5_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X23_Y7_N44
--register power-up is low

QC5_av_readdata_pre[12] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[12],  ,  , VCC);


--GF1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w12_n0_mux_dataout~0 at LABCELL_X23_Y7_N15
GF1L3 = (!EF1_address_reg_a[0] & ((EF1_ram_block1a12))) # (EF1_address_reg_a[0] & (EF1_ram_block1a44));


--ZD1L673 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~6 at LABCELL_X18_Y6_N48
ZD1L673 = ( GF1L3 & ( UC3L2 & ( !ZD1L1182 ) ) ) # ( !GF1L3 & ( UC3L2 & ( (!ZD1L1182 & (QC5_av_readdata_pre[12] & UC2L2)) ) ) ) # ( GF1L3 & ( !UC3L2 & ( (!ZD1L1182 & (QC5_av_readdata_pre[12] & UC2L2)) ) ) ) # ( !GF1L3 & ( !UC3L2 & ( (!ZD1L1182 & (QC5_av_readdata_pre[12] & UC2L2)) ) ) );


--QC5_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X13_Y9_N43
--register power-up is low

QC5_av_readdata_pre[13] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[13],  ,  , VCC);


--ZD1L674 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~7 at LABCELL_X22_Y7_N24
ZD1L674 = ( EF1_ram_block1a13 & ( UC3L2 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a45) ) ) ) # ( !EF1_ram_block1a13 & ( UC3L2 & ( (EF1_address_reg_a[0] & EF1_ram_block1a45) ) ) );


--ZD1L675 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8 at MLABCELL_X21_Y7_N57
ZD1L675 = ((!ZD1L333) # ((QC5_av_readdata_pre[13] & UC2L2))) # (ZD1L674);


--QC5_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X17_Y8_N14
--register power-up is low

QC5_av_readdata_pre[14] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[14],  ,  , VCC);


--ZD1L1038 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~1 at LABCELL_X17_Y8_N48
ZD1L1038 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a46 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a14 ) );


--ZD1L676 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9 at LABCELL_X18_Y6_N54
ZD1L676 = ( QC5_av_readdata_pre[14] & ( ZD1L1182 ) ) # ( !QC5_av_readdata_pre[14] & ( ZD1L1182 ) ) # ( QC5_av_readdata_pre[14] & ( !ZD1L1182 & ( ((ZD1L1038 & UC3L2)) # (UC2L2) ) ) ) # ( !QC5_av_readdata_pre[14] & ( !ZD1L1182 & ( (ZD1L1038 & UC3L2) ) ) );


--QC5_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X6_Y3_N4
--register power-up is low

QC5_av_readdata_pre[15] = DFFEAS(QC5L22, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L677 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10 at LABCELL_X22_Y7_N33
ZD1L677 = ( EF1_ram_block1a15 & ( UC3L2 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a47) ) ) ) # ( !EF1_ram_block1a15 & ( UC3L2 & ( (EF1_ram_block1a47 & EF1_address_reg_a[0]) ) ) );


--ZD1L678 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~11 at MLABCELL_X21_Y7_N54
ZD1L678 = ( QC5_av_readdata_pre[15] & ( (!ZD1L333) # ((UC2L2) # (ZD1L677)) ) ) # ( !QC5_av_readdata_pre[15] & ( (!ZD1L333) # (ZD1L677) ) );


--QC5_av_readdata_pre[16] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X15_Y8_N7
--register power-up is low

QC5_av_readdata_pre[16] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[16],  ,  , VCC);


--ZD1L679 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~12 at MLABCELL_X21_Y9_N57
ZD1L679 = ( UC3L2 & ( (!EF1_address_reg_a[0] & (EF1_ram_block1a16)) # (EF1_address_reg_a[0] & ((EF1_ram_block1a48))) ) );


--ZD1L680 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~13 at MLABCELL_X21_Y9_N54
ZD1L680 = ( ZD1L333 & ( ((QC5_av_readdata_pre[16] & UC2L2)) # (ZD1L679) ) ) # ( !ZD1L333 );


--QC5_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X25_Y8_N4
--register power-up is low

QC5_av_readdata_pre[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[5],  ,  , VCC);


--HD1L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at MLABCELL_X21_Y9_N3
HD1L17 = ( EF1_ram_block1a37 & ( (EF1_address_reg_a[0]) # (EF1_ram_block1a5) ) ) # ( !EF1_ram_block1a37 & ( (EF1_ram_block1a5 & !EF1_address_reg_a[0]) ) );


--ZD1L666 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~14 at MLABCELL_X21_Y9_N0
ZD1L666 = ( ZD1L333 & ( (!UC3L2 & (UC2L2 & ((QC5_av_readdata_pre[5])))) # (UC3L2 & (((UC2L2 & QC5_av_readdata_pre[5])) # (HD1L17))) ) ) # ( !ZD1L333 );


--ZD1L287 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at LABCELL_X22_Y6_N9
ZD1L287 = ( ZD1_D_iw[15] & ( ZD1_D_iw[12] ) ) # ( !ZD1_D_iw[15] & ( (ZD1_D_iw[11] & (!ZD1_D_iw[16] & ZD1_D_iw[12])) ) );


--ZD1L288 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at LABCELL_X22_Y6_N6
ZD1L288 = ( ZD1_D_iw[14] & ( (ZD1L287 & (ZD1L618 & !ZD1_D_iw[13])) ) );


--ZD1L281 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X24_Y7_N18
ZD1L281 = ( ZD1_D_iw[4] & ( (!ZD1_D_iw[3] & (ZD1_D_iw[2] & ZD1_D_iw[0])) ) );


--ZD1_av_ld_aligning_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X24_Y7_N26
--register power-up is low

ZD1_av_ld_aligning_data = DFFEAS(ZD1L983, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_av_ld_align_cycle[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X24_Y7_N44
--register power-up is low

ZD1_av_ld_align_cycle[1] = DFFEAS(ZD1L980, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_av_ld_align_cycle[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X24_Y7_N32
--register power-up is low

ZD1_av_ld_align_cycle[0] = DFFEAS(ZD1L979, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L982 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X24_Y7_N51
ZD1L982 = ( ZD1_av_ld_align_cycle[0] & ( (ZD1_av_ld_align_cycle[1] & ((!ZD1L279) # (ZD1_D_iw[4]))) ) ) # ( !ZD1_av_ld_align_cycle[0] & ( (!ZD1_D_iw[4] & (ZD1_av_ld_align_cycle[1] & ZD1L279)) ) );


--ZD1L983 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X24_Y7_N24
ZD1L983 = ( ZD1L281 & ( (!ZD1L982 & ZD1_av_ld_aligning_data) ) ) # ( !ZD1L281 & ( (!ZD1_av_ld_aligning_data & (((ZD1_d_read & !HD1_WideOr1)))) # (ZD1_av_ld_aligning_data & (!ZD1L982)) ) );


--ZD1_av_ld_waiting_for_data is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X18_Y9_N20
--register power-up is low

ZD1_av_ld_waiting_for_data = DFFEAS(ZD1L1110, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X18_Y9_N51
ZD1L1109 = ( ZD1_E_new_inst & ( ZD1_av_ld_waiting_for_data & ( !ZD1L1120Q ) ) ) # ( !ZD1_E_new_inst & ( ZD1_av_ld_waiting_for_data & ( !ZD1L1120Q ) ) ) # ( ZD1_E_new_inst & ( !ZD1_av_ld_waiting_for_data & ( ZD1_R_ctrl_ld ) ) );


--ZD1L1110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~1 at LABCELL_X18_Y9_N18
ZD1L1110 = ( ZD1_av_ld_waiting_for_data & ( ZD1L1109 ) ) # ( !ZD1_av_ld_waiting_for_data & ( ZD1L1109 ) ) # ( ZD1_av_ld_waiting_for_data & ( !ZD1L1109 & ( (HD1L4 & ((!NC8_rp_valid) # ((KD8L15 & YC1L1)))) ) ) );


--ZD1L613 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at MLABCELL_X25_Y7_N24
ZD1L613 = ( ZD1_E_valid_from_R & ( ZD1L281 & ( (ZD1_R_ctrl_ld & ((ZD1_E_new_inst) # (ZD1L1110))) ) ) ) # ( !ZD1_E_valid_from_R & ( ZD1L281 & ( (ZD1_R_ctrl_ld & ZD1_E_new_inst) ) ) ) # ( ZD1_E_valid_from_R & ( !ZD1L281 & ( (ZD1_R_ctrl_ld & (((ZD1_E_new_inst) # (ZD1L983)) # (ZD1L1110))) ) ) ) # ( !ZD1_E_valid_from_R & ( !ZD1L281 & ( (ZD1_R_ctrl_ld & ZD1_E_new_inst) ) ) );


--ZD1L614 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at LABCELL_X22_Y5_N54
ZD1L614 = ( !ZD1_E_shift_rot_cnt[0] & ( (!ZD1_E_shift_rot_cnt[2] & (!ZD1_E_shift_rot_cnt[1] & !ZD1_E_shift_rot_cnt[3])) ) );


--ZD1L615 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at LABCELL_X22_Y5_N24
ZD1L615 = ( ZD1_E_valid_from_R & ( (ZD1_R_ctrl_shift_rot & ((!ZD1L614) # ((ZD1_E_shift_rot_cnt[4]) # (ZD1_E_new_inst)))) ) );


--ZD1L617 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at LABCELL_X24_Y7_N15
ZD1L617 = ( ZD1L863Q & ( AD1L4 ) ) # ( !ZD1L863Q & ( AD1L4 & ( ((ZD1L615) # (ZD1L613)) # (ZD1L1122) ) ) ) # ( ZD1L863Q & ( !AD1L4 ) ) # ( !ZD1L863Q & ( !AD1L4 & ( (((ZD1L615) # (ZD1L613)) # (ZD1_d_write)) # (ZD1L1122) ) ) );


--ZD1_D_valid is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X21_Y7_N28
--register power-up is low

ZD1_D_valid = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1L758,  ,  , VCC);


--ZD1L639 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X18_Y3_N12
ZD1L639 = ( !ZD1_D_iw[11] & ( ZD1_D_iw[12] & ( (ZD1_D_iw[14] & (ZD1_D_iw[15] & (ZD1_D_iw[16] & ZD1_D_iw[13]))) ) ) );


--ZD1L640 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X18_Y3_N6
ZD1L640 = ( ZD1_D_iw[11] & ( ZD1_D_iw[13] & ( (ZD1_D_iw[16] & (ZD1_D_iw[15] & (ZD1_D_iw[12] & ZD1_D_iw[14]))) ) ) );


--ZD1L627 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at MLABCELL_X21_Y3_N48
ZD1L627 = ( ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[1] & (!ZD1_D_iw[4] & ZD1_D_iw[5]))) ) ) );


--ZD1L628 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X19_Y2_N21
ZD1L628 = ( ZD1_D_iw[5] & ( !ZD1_D_iw[2] & ( (!ZD1_D_iw[4] & (ZD1_D_iw[3] & (!ZD1_D_iw[0] & ZD1_D_iw[1]))) ) ) );


--ZD1L260 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X19_Y2_N51
ZD1L260 = ( !ZD1L264 & ( (!ZD1L628 & (!ZD1L265 & !ZD1L266)) ) );


--ZD1L641 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X18_Y3_N48
ZD1L641 = ( !ZD1_D_iw[12] & ( ZD1_D_iw[15] & ( (ZD1_D_iw[16] & (!ZD1_D_iw[14] & (!ZD1_D_iw[11] & ZD1_D_iw[13]))) ) ) );


--ZD1L642 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X18_Y3_N36
ZD1L642 = ( !ZD1_D_iw[14] & ( ZD1_D_iw[16] & ( (ZD1_D_iw[11] & (ZD1_D_iw[13] & (!ZD1_D_iw[12] & ZD1_D_iw[15]))) ) ) );


--ZD1L643 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X18_Y3_N15
ZD1L643 = ( !ZD1_D_iw[12] & ( ZD1_D_iw[11] & ( (ZD1_D_iw[14] & (ZD1_D_iw[15] & (ZD1_D_iw[13] & ZD1_D_iw[16]))) ) ) );


--ZD1L629 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X19_Y2_N30
ZD1L629 = ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (!ZD1_D_iw[0] & (!ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) ) );


--ZD1L630 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at MLABCELL_X21_Y3_N57
ZD1L630 = ( !ZD1_D_iw[3] & ( ZD1_D_iw[1] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[5] & (!ZD1_D_iw[2] & !ZD1_D_iw[4]))) ) ) );


--ZD1L644 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X18_Y3_N39
ZD1L644 = ( !ZD1_D_iw[16] & ( ZD1_D_iw[14] & ( (ZD1_D_iw[11] & (ZD1_D_iw[13] & (ZD1_D_iw[15] & !ZD1_D_iw[12]))) ) ) );


--ZD1L282 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X19_Y4_N30
ZD1L282 = ( !ZD1L629 & ( (!ZD1L630 & ((!ZD1L618) # (!ZD1L284))) ) );


--ZD1L283 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X19_Y3_N36
ZD1L283 = ( ZD1L267 & ( ZD1L285 & ( (!ZD1L282) # (((!ZD1L260) # (ZD1L618)) # (ZD1L627)) ) ) ) # ( !ZD1L267 & ( ZD1L285 & ( (!ZD1L282) # (((!ZD1L260) # (ZD1L618)) # (ZD1L627)) ) ) ) # ( ZD1L267 & ( !ZD1L285 & ( (!ZD1L282) # (((!ZD1L260) # (ZD1L618)) # (ZD1L627)) ) ) ) # ( !ZD1L267 & ( !ZD1L285 & ( (!ZD1L282) # ((!ZD1L260) # (ZD1L627)) ) ) );


--ZD1L271 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X19_Y3_N54
ZD1L271 = ( !ZD1_D_iw[1] & ( (!ZD1_D_iw[2] & (!ZD1_D_iw[3] & (!ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) );


--QC5_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X16_Y7_N14
--register power-up is low

QC5_av_readdata_pre[8] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[8],  ,  , VCC);


--HD1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X22_Y10_N24
HD1L18 = ( EF1_ram_block1a8 & ( EF1_address_reg_a[0] & ( EF1_ram_block1a40 ) ) ) # ( !EF1_ram_block1a8 & ( EF1_address_reg_a[0] & ( EF1_ram_block1a40 ) ) ) # ( EF1_ram_block1a8 & ( !EF1_address_reg_a[0] ) );


--ZD1L669 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~15 at LABCELL_X18_Y6_N12
ZD1L669 = ( QC5_av_readdata_pre[8] & ( (!ZD1L1182 & (((UC3L2 & HD1L18)) # (UC2L2))) ) ) # ( !QC5_av_readdata_pre[8] & ( (UC3L2 & (HD1L18 & !ZD1L1182)) ) );


--ZD1L939 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~1 at LABCELL_X19_Y7_N39
ZD1L939 = ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte0_data[4] ) ) # ( !ZD1_R_ctrl_ld & ( (ZD1_W_alu_result[4] & !ZD1L386) ) );


--ZD1L248 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X24_Y7_N0
ZD1L248 = ( ZD1_D_iw[0] & ( ZD1_D_iw[1] & ( (!ZD1_D_iw[3]) # ((!ZD1_D_iw[4]) # (!ZD1_D_iw[2])) ) ) ) # ( ZD1_D_iw[0] & ( !ZD1_D_iw[1] & ( (!ZD1_D_iw[3] & (!ZD1_D_iw[4] & (!ZD1_D_iw[5] & !ZD1_D_iw[2]))) ) ) ) # ( !ZD1_D_iw[0] & ( !ZD1_D_iw[1] & ( (!ZD1_D_iw[5]) # ((!ZD1_D_iw[3] & ((!ZD1_D_iw[2]) # (ZD1_D_iw[4]))) # (ZD1_D_iw[3] & ((!ZD1_D_iw[4]) # (ZD1_D_iw[2])))) ) ) );


--ZD1L857 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X19_Y3_N0
ZD1L857 = ( ZD1L248 ) # ( !ZD1L248 & ( (((ZD1L765 & ZD1L863Q)) # (ZD1L858)) # (ZD1L353) ) );


--ZD1L292 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at LABCELL_X22_Y3_N9
ZD1L292 = ( ZD1_D_iw[14] & ( (!ZD1_D_iw[11] & ZD1_D_iw[15]) ) ) # ( !ZD1_D_iw[14] & ( (!ZD1_D_iw[16] & !ZD1_D_iw[11]) ) );


--ZD1L293 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at LABCELL_X22_Y3_N30
ZD1L293 = ( ZD1L292 & ( (!ZD1_D_iw[13] & (ZD1_D_iw[12] & ZD1L618)) ) );


--ZD1L259 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X24_Y7_N54
ZD1L259 = ( !ZD1_D_iw[0] & ( !ZD1_D_iw[1] & ( (ZD1_D_iw[5] & (ZD1_D_iw[2] & ((ZD1_D_iw[4]) # (ZD1_D_iw[3])))) ) ) );


--ZD1L261 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X18_Y3_N30
ZD1L261 = ( !ZD1L639 & ( (!ZD1L268 & (!ZD1L269 & (!ZD1L270 & !ZD1L640))) ) );


--ZD1L645 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X18_Y3_N57
ZD1L645 = ( !ZD1_D_iw[14] & ( ZD1_D_iw[13] & ( (ZD1_D_iw[11] & (!ZD1_D_iw[15] & (!ZD1_D_iw[12] & !ZD1_D_iw[16]))) ) ) );


--ZD1L646 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X18_Y3_N0
ZD1L646 = ( ZD1_D_iw[14] & ( ZD1_D_iw[13] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[15] & (ZD1_D_iw[11] & !ZD1_D_iw[12]))) ) ) );


--ZD1L256 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X18_Y3_N21
ZD1L256 = ( !ZD1L641 & ( (!ZD1L646 & (!ZD1L645 & (!ZD1L643 & !ZD1L642))) ) );


--ZD1L631 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X19_Y3_N24
ZD1L631 = ( ZD1_D_iw[0] & ( !ZD1_D_iw[4] & ( (!ZD1_D_iw[5] & (!ZD1_D_iw[1] & (!ZD1_D_iw[2] & !ZD1_D_iw[3]))) ) ) );


--ZD1L647 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X18_Y3_N54
ZD1L647 = ( !ZD1_D_iw[13] & ( ZD1_D_iw[14] & ( (ZD1_D_iw[11] & (!ZD1_D_iw[15] & (!ZD1_D_iw[16] & !ZD1_D_iw[12]))) ) ) );


--ZD1L648 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at LABCELL_X19_Y4_N48
ZD1L648 = ( !ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (!ZD1_D_iw[16] & (!ZD1_D_iw[13] & !ZD1_D_iw[12]))) ) ) );


--ZD1L257 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X19_Y3_N6
ZD1L257 = ( !ZD1L631 & ( (!ZD1L618) # ((!ZD1L648 & !ZD1L647)) ) );


--ZD1L258 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X19_Y3_N30
ZD1L258 = ( ZD1L256 & ( ZD1L618 & ( (!ZD1L261) # ((!ZD1L257) # ((!ZD1L282) # (!ZD1L260))) ) ) ) # ( !ZD1L256 & ( ZD1L618 ) ) # ( ZD1L256 & ( !ZD1L618 & ( (!ZD1L257) # ((!ZD1L282) # (!ZD1L260)) ) ) ) # ( !ZD1L256 & ( !ZD1L618 & ( (!ZD1L257) # ((!ZD1L282) # (!ZD1L260)) ) ) );


--QC5_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X17_Y8_N38
--register power-up is low

QC5_av_readdata_pre[10] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[10],  ,  , VCC);


--GF1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w10_n0_mux_dataout~0 at LABCELL_X17_Y8_N33
GF1L2 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a42 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a10 ) );


--ZD1L671 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~16 at LABCELL_X18_Y6_N15
ZD1L671 = ( GF1L2 & ( (!ZD1L1182 & (((UC2L2 & QC5_av_readdata_pre[10])) # (UC3L2))) ) ) # ( !GF1L2 & ( (UC2L2 & (QC5_av_readdata_pre[10] & !ZD1L1182)) ) );


--ZD1L632 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X19_Y3_N48
ZD1L632 = ( !ZD1_D_iw[3] & ( ZD1_D_iw[1] & ( (ZD1_D_iw[2] & (!ZD1_D_iw[0] & (!ZD1_D_iw[5] & ZD1_D_iw[4]))) ) ) );


--ZD1L388 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at LABCELL_X22_Y3_N0
ZD1L388 = ( ZD1L246 & ( ZD1L245 & ( ZD1L863Q ) ) ) # ( !ZD1L246 & ( ZD1L245 & ( ZD1L863Q ) ) ) # ( ZD1L246 & ( !ZD1L245 & ( (ZD1L863Q & ((ZD1L618) # (ZD1L247))) ) ) ) # ( !ZD1L246 & ( !ZD1L245 & ( (ZD1L863Q & ZD1L247) ) ) );


--ZD1L941 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~2 at MLABCELL_X28_Y5_N9
ZD1L941 = ( ZD1_av_ld_byte0_data[6] & ( ((ZD1_W_alu_result[6] & !ZD1L386)) # (ZD1L774Q) ) ) # ( !ZD1_av_ld_byte0_data[6] & ( (ZD1_W_alu_result[6] & (!ZD1L386 & !ZD1L774Q)) ) );


--ZD1L940 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3 at LABCELL_X19_Y6_N48
ZD1L940 = ( ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte0_data[5] ) ) ) # ( !ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte0_data[5] ) ) ) # ( !ZD1L386 & ( !ZD1_R_ctrl_ld & ( ZD1_W_alu_result[5] ) ) );


--QC5_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X17_Y8_N56
--register power-up is low

QC5_av_readdata_pre[9] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[9],  ,  , VCC);


--GF1L1 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w9_n0_mux_dataout~0 at LABCELL_X17_Y8_N24
GF1L1 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a41 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a9 ) );


--ZD1L670 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~17 at LABCELL_X18_Y6_N42
ZD1L670 = ( GF1L1 & ( (!ZD1L1182 & (((UC2L2 & QC5_av_readdata_pre[9])) # (UC3L2))) ) ) # ( !GF1L1 & ( (UC2L2 & (QC5_av_readdata_pre[9] & !ZD1L1182)) ) );


--QC5_av_readdata_pre[24] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X15_Y8_N25
--register power-up is low

QC5_av_readdata_pre[24] = DFFEAS(QC5L36, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X42_Y8_N24
HD1L19 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a24 & ( EF1_ram_block1a56 ) ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a24 ) ) # ( EF1_address_reg_a[0] & ( !EF1_ram_block1a24 & ( EF1_ram_block1a56 ) ) );


--ZD1L692 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~18 at MLABCELL_X21_Y8_N9
ZD1L692 = ( UC2L2 & ( (!ZD1L1182 & (((UC3L2 & HD1L19)) # (QC5_av_readdata_pre[24]))) ) ) # ( !UC2L2 & ( (UC3L2 & (!ZD1L1182 & HD1L19)) ) );


--ZD1_av_ld_byte2_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X23_Y7_N55
--register power-up is low

ZD1_av_ld_byte2_data[4] = DFFEAS(ZD1L1080, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L955 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~4 at LABCELL_X29_Y5_N21
ZD1L955 = ( ZD1L386 & ( ZD1L894Q & ( (ZD1L774Q & ZD1_av_ld_byte2_data[4]) ) ) ) # ( !ZD1L386 & ( ZD1L894Q & ( (!ZD1L774Q) # (ZD1_av_ld_byte2_data[4]) ) ) ) # ( ZD1L386 & ( !ZD1L894Q & ( (ZD1L774Q & ZD1_av_ld_byte2_data[4]) ) ) ) # ( !ZD1L386 & ( !ZD1L894Q & ( (ZD1L774Q & ZD1_av_ld_byte2_data[4]) ) ) );


--QC5_av_readdata_pre[21] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X17_Y7_N16
--register power-up is low

QC5_av_readdata_pre[21] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[21],  ,  , VCC);


--ZD1L688 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~19 at MLABCELL_X21_Y7_N36
ZD1L688 = ( EF1_address_reg_a[0] & ( (UC3L2 & EF1_ram_block1a53) ) ) # ( !EF1_address_reg_a[0] & ( (UC3L2 & EF1_ram_block1a21) ) );


--ZD1L689 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~20 at MLABCELL_X21_Y7_N39
ZD1L689 = ( ZD1L333 & ( ((QC5_av_readdata_pre[21] & UC2L2)) # (ZD1L688) ) ) # ( !ZD1L333 );


--ZD1L297 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at MLABCELL_X21_Y3_N6
ZD1L297 = ( ZD1L276 ) # ( !ZD1L276 & ( ((ZD1L625) # (ZD1L858)) # (ZD1L619) ) );


--QC5_av_readdata_pre[29] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X15_Y8_N28
--register power-up is low

QC5_av_readdata_pre[29] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[29],  ,  , VCC);


--HD1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X37_Y12_N24
HD1L20 = ( EF1_ram_block1a29 & ( EF1_ram_block1a61 ) ) # ( !EF1_ram_block1a29 & ( EF1_ram_block1a61 & ( EF1_address_reg_a[0] ) ) ) # ( EF1_ram_block1a29 & ( !EF1_ram_block1a61 & ( !EF1_address_reg_a[0] ) ) );


--ZD1L697 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~21 at MLABCELL_X21_Y8_N24
ZD1L697 = ( HD1L20 & ( QC5_av_readdata_pre[29] & ( (!ZD1L1182 & ((UC2L2) # (UC3L2))) ) ) ) # ( !HD1L20 & ( QC5_av_readdata_pre[29] & ( (UC2L2 & !ZD1L1182) ) ) ) # ( HD1L20 & ( !QC5_av_readdata_pre[29] & ( (UC3L2 & !ZD1L1182) ) ) );


--ZD1L960 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~5 at LABCELL_X27_Y4_N33
ZD1L960 = ( ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1L1097Q ) ) ) # ( !ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1L1097Q ) ) ) # ( !ZD1L386 & ( !ZD1_R_ctrl_ld & ( ZD1_W_alu_result[25] ) ) );


--ZD1_av_ld_byte2_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X22_Y8_N13
--register power-up is low

ZD1_av_ld_byte2_data[5] = DFFEAS(ZD1L1084, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L956 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~6 at LABCELL_X27_Y4_N6
ZD1L956 = ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte2_data[5] ) ) # ( !ZD1_R_ctrl_ld & ( (!ZD1L386 & ZD1_W_alu_result[21]) ) );


--QC5_av_readdata_pre[25] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X15_Y8_N11
--register power-up is low

QC5_av_readdata_pre[25] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[25],  ,  , VCC);


--HD1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at LABCELL_X42_Y8_N18
HD1L21 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a25 & ( EF1_ram_block1a57 ) ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a25 ) ) # ( EF1_address_reg_a[0] & ( !EF1_ram_block1a25 & ( EF1_ram_block1a57 ) ) );


--ZD1L693 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~22 at MLABCELL_X21_Y8_N45
ZD1L693 = ( HD1L21 & ( UC2L2 & ( (!ZD1L1182 & ((QC5L38Q) # (UC3L2))) ) ) ) # ( !HD1L21 & ( UC2L2 & ( (!ZD1L1182 & QC5L38Q) ) ) ) # ( HD1L21 & ( !UC2L2 & ( (UC3L2 & !ZD1L1182) ) ) );


--ZD1_av_ld_byte2_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X23_Y8_N26
--register power-up is low

ZD1_av_ld_byte2_data[2] = DFFEAS(ZD1L1072, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L953 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~7 at LABCELL_X27_Y4_N51
ZD1L953 = ( ZD1_W_alu_result[18] & ( ZD1_R_ctrl_ld & ( ZD1L1054Q ) ) ) # ( !ZD1_W_alu_result[18] & ( ZD1_R_ctrl_ld & ( ZD1L1054Q ) ) ) # ( ZD1_W_alu_result[18] & ( !ZD1_R_ctrl_ld & ( !ZD1L386 ) ) );


--QC5_av_readdata_pre[22] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X21_Y8_N35
--register power-up is low

QC5_av_readdata_pre[22] = DFFEAS(QC5L31, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w22_n0_mux_dataout~0 at LABCELL_X23_Y8_N27
GF1L4 = ( EF1_ram_block1a54 & ( (EF1_ram_block1a22) # (EF1_address_reg_a[0]) ) ) # ( !EF1_ram_block1a54 & ( (!EF1_address_reg_a[0] & EF1_ram_block1a22) ) );


--ZD1L690 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~23 at MLABCELL_X21_Y8_N12
ZD1L690 = ( QC5_av_readdata_pre[22] & ( (!ZD1L1182 & (((UC3L2 & GF1L4)) # (UC2L2))) ) ) # ( !QC5_av_readdata_pre[22] & ( (UC3L2 & (!ZD1L1182 & GF1L4)) ) );


--ZD1_av_ld_byte2_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X21_Y7_N31
--register power-up is low

ZD1_av_ld_byte2_data[3] = DFFEAS(ZD1L1076, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L954 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~8 at LABCELL_X27_Y4_N9
ZD1L954 = ( ZD1_av_ld_byte2_data[3] & ( ((!ZD1L386 & ZD1_W_alu_result[19])) # (ZD1_R_ctrl_ld) ) ) # ( !ZD1_av_ld_byte2_data[3] & ( (!ZD1L386 & (!ZD1_R_ctrl_ld & ZD1_W_alu_result[19])) ) );


--QC5_av_readdata_pre[23] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X15_Y8_N44
--register power-up is low

QC5_av_readdata_pre[23] = DFFEAS(QC5L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GF1L5 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|mux_2hb:mux2|l1_w23_n0_mux_dataout~0 at LABCELL_X22_Y10_N18
GF1L5 = ( EF1_ram_block1a55 & ( EF1_ram_block1a23 ) ) # ( !EF1_ram_block1a55 & ( EF1_ram_block1a23 & ( !EF1_address_reg_a[0] ) ) ) # ( EF1_ram_block1a55 & ( !EF1_ram_block1a23 & ( EF1_address_reg_a[0] ) ) );


--ZD1L691 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~24 at MLABCELL_X21_Y8_N57
ZD1L691 = ( QC5L33Q & ( (!ZD1L1182 & (((UC3L2 & GF1L5)) # (UC2L2))) ) ) # ( !QC5L33Q & ( (UC3L2 & (GF1L5 & !ZD1L1182)) ) );


--ZD1_av_ld_byte2_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X23_Y8_N44
--register power-up is low

ZD1_av_ld_byte2_data[6] = DFFEAS(ZD1L1087, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L957 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~9 at LABCELL_X29_Y5_N30
ZD1L957 = ( ZD1L1059Q & ( ((!ZD1L386 & ZD1_W_alu_result[22])) # (ZD1L774Q) ) ) # ( !ZD1L1059Q & ( (!ZD1L386 & (ZD1_W_alu_result[22] & !ZD1L774Q)) ) );


--QC5_av_readdata_pre[26] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X15_Y8_N46
--register power-up is low

QC5_av_readdata_pre[26] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[26],  ,  , VCC);


--HD1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X42_Y8_N39
HD1L22 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a58 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a58 & ( EF1_ram_block1a26 ) ) ) # ( !EF1_address_reg_a[0] & ( !EF1_ram_block1a58 & ( EF1_ram_block1a26 ) ) );


--ZD1L694 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~25 at MLABCELL_X21_Y8_N6
ZD1L694 = ( QC5_av_readdata_pre[26] & ( (!ZD1L1182 & (((UC3L2 & HD1L22)) # (UC2L2))) ) ) # ( !QC5_av_readdata_pre[26] & ( (UC3L2 & (!ZD1L1182 & HD1L22)) ) );


--ZD1_av_ld_byte2_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X22_Y8_N43
--register power-up is low

ZD1_av_ld_byte2_data[7] = DFFEAS(ZD1L1091, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L958 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~10 at MLABCELL_X25_Y4_N9
ZD1L958 = ( ZD1_W_alu_result[23] & ( (!ZD1_R_ctrl_ld & ((!ZD1L386))) # (ZD1_R_ctrl_ld & (ZD1_av_ld_byte2_data[7])) ) ) # ( !ZD1_W_alu_result[23] & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte2_data[7]) ) );


--QC5_av_readdata_pre[27] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X16_Y8_N13
--register power-up is low

QC5_av_readdata_pre[27] = DFFEAS(QC5L41, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X42_Y8_N30
HD1L23 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a59 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a59 & ( EF1_ram_block1a27 ) ) ) # ( !EF1_address_reg_a[0] & ( !EF1_ram_block1a59 & ( EF1_ram_block1a27 ) ) );


--ZD1L695 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~26 at MLABCELL_X21_Y8_N15
ZD1L695 = ( QC5_av_readdata_pre[27] & ( (!ZD1L1182 & (((UC3L2 & HD1L23)) # (UC2L2))) ) ) # ( !QC5_av_readdata_pre[27] & ( (UC3L2 & (!ZD1L1182 & HD1L23)) ) );


--ZD1L518 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~25 at LABCELL_X24_Y4_N45
ZD1L518 = ( ZD1_E_shift_rot_result[28] & ( (ZD1_E_shift_rot_result[26]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1_E_shift_rot_result[28] & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[26]) ) );


--ZD1_E_src1[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X21_Y5_N19
--register power-up is low

ZD1_E_src1[27] = DFFEAS(ZD1L826, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X25_Y8_N1
--register power-up is low

QC5_av_readdata_pre[30] = DFFEAS(QC5L45, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at LABCELL_X29_Y8_N39
HD1L24 = ( EF1_ram_block1a30 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a62) ) ) # ( !EF1_ram_block1a30 & ( (EF1_address_reg_a[0] & EF1_ram_block1a62) ) );


--ZD1L698 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~27 at MLABCELL_X21_Y8_N48
ZD1L698 = ( HD1L24 & ( (!ZD1L1182 & (((UC2L2 & QC5_av_readdata_pre[30])) # (UC3L2))) ) ) # ( !HD1L24 & ( (!ZD1L1182 & (UC2L2 & QC5_av_readdata_pre[30])) ) );


--ZD1L961 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~11 at MLABCELL_X25_Y4_N15
ZD1L961 = ( ZD1L1099Q & ( ZD1L386 & ( ZD1_R_ctrl_ld ) ) ) # ( ZD1L1099Q & ( !ZD1L386 & ( (ZD1_W_alu_result[26]) # (ZD1_R_ctrl_ld) ) ) ) # ( !ZD1L1099Q & ( !ZD1L386 & ( (!ZD1_R_ctrl_ld & ZD1_W_alu_result[26]) ) ) );


--ZD1L959 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~12 at MLABCELL_X25_Y6_N0
ZD1L959 = ( ZD1L901Q & ( ZD1L1095Q & ( (!ZD1L386) # (ZD1_R_ctrl_ld) ) ) ) # ( !ZD1L901Q & ( ZD1L1095Q & ( ZD1_R_ctrl_ld ) ) ) # ( ZD1L901Q & ( !ZD1L1095Q & ( (!ZD1_R_ctrl_ld & !ZD1L386) ) ) );


--QC5_av_readdata_pre[28] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X16_Y5_N13
--register power-up is low

QC5_av_readdata_pre[28] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[28],  ,  , VCC);


--HD1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X48_Y4_N15
HD1L25 = ( EF1_ram_block1a28 & ( EF1_ram_block1a60 ) ) # ( !EF1_ram_block1a28 & ( EF1_ram_block1a60 & ( EF1_address_reg_a[0] ) ) ) # ( EF1_ram_block1a28 & ( !EF1_ram_block1a60 & ( !EF1_address_reg_a[0] ) ) );


--ZD1L696 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28 at MLABCELL_X21_Y8_N51
ZD1L696 = ( HD1L25 & ( (!ZD1L1182 & (((UC2L2 & QC5_av_readdata_pre[28])) # (UC3L2))) ) ) # ( !HD1L25 & ( (!ZD1L1182 & (UC2L2 & QC5_av_readdata_pre[28])) ) );


--QC5_av_readdata_pre[17] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X17_Y7_N43
--register power-up is low

QC5_av_readdata_pre[17] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[17],  ,  , VCC);


--ZD1L1066 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~0 at MLABCELL_X21_Y7_N33
ZD1L1066 = ( EF1_ram_block1a17 & ( (!EF1_address_reg_a[0]) # (EF1_ram_block1a49) ) ) # ( !EF1_ram_block1a17 & ( (EF1_address_reg_a[0] & EF1_ram_block1a49) ) );


--ZD1L681 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~29 at MLABCELL_X21_Y8_N21
ZD1L681 = ( UC3L2 & ( (((UC2L2 & QC5_av_readdata_pre[17])) # (ZD1L1066)) # (ZD1L1182) ) ) # ( !UC3L2 & ( ((UC2L2 & QC5_av_readdata_pre[17])) # (ZD1L1182) ) );


--ZD1_av_ld_byte1_data[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X22_Y7_N4
--register power-up is low

ZD1_av_ld_byte1_data[5] = DFFEAS(ZD1L1035, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L948 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~13 at MLABCELL_X28_Y5_N27
ZD1L948 = ( ZD1_av_ld_byte1_data[5] & ( ((!ZD1L386 & ZD1_W_alu_result[13])) # (ZD1L774Q) ) ) # ( !ZD1_av_ld_byte1_data[5] & ( (!ZD1L774Q & (!ZD1L386 & ZD1_W_alu_result[13])) ) );


--QC5_av_readdata_pre[19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X17_Y7_N37
--register power-up is low

QC5_av_readdata_pre[19] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[19],  ,  , VCC);


--ZD1L684 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~30 at MLABCELL_X21_Y7_N9
ZD1L684 = ( EF1_ram_block1a51 & ( (UC3L2 & ((EF1_ram_block1a19) # (EF1_address_reg_a[0]))) ) ) # ( !EF1_ram_block1a51 & ( (!EF1_address_reg_a[0] & (UC3L2 & EF1_ram_block1a19)) ) );


--ZD1L685 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~31 at MLABCELL_X21_Y7_N6
ZD1L685 = ( ZD1L333 & ( ((QC5_av_readdata_pre[19] & UC2L2)) # (ZD1L684) ) ) # ( !ZD1L333 );


--QC5_av_readdata_pre[18] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X17_Y8_N22
--register power-up is low

QC5_av_readdata_pre[18] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[18],  ,  , VCC);


--ZD1L682 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~32 at LABCELL_X17_Y8_N3
ZD1L682 = ( EF1_address_reg_a[0] & ( UC3L2 & ( EF1_ram_block1a50 ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L2 & ( EF1_ram_block1a18 ) ) );


--ZD1L683 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~33 at LABCELL_X18_Y6_N27
ZD1L683 = ( ZD1L1182 & ( ZD1L1178 ) ) # ( !ZD1L1182 & ( (((UC2L2 & QC5_av_readdata_pre[18])) # (ZD1L1178)) # (ZD1L682) ) );


--ZD1_av_ld_byte1_data[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X23_Y8_N1
--register power-up is low

ZD1_av_ld_byte1_data[6] = DFFEAS(ZD1L1040, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L949 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~14 at MLABCELL_X28_Y5_N39
ZD1L949 = ( ZD1L774Q & ( ZD1_av_ld_byte1_data[6] ) ) # ( !ZD1L774Q & ( (ZD1_W_alu_result[14] & !ZD1L386) ) );


--QC5_av_readdata_pre[20] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X17_Y7_N20
--register power-up is low

QC5_av_readdata_pre[20] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[20],  ,  , VCC);


--ZD1L686 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~34 at LABCELL_X23_Y7_N39
ZD1L686 = ( EF1_address_reg_a[0] & ( UC3L2 & ( EF1_ram_block1a52 ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L2 & ( EF1_ram_block1a20 ) ) );


--ZD1L687 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~35 at MLABCELL_X21_Y7_N51
ZD1L687 = ( ZD1L686 & ( ZD1L333 ) ) # ( !ZD1L686 & ( ZD1L333 & ( (UC2L2 & QC5_av_readdata_pre[20]) ) ) ) # ( ZD1L686 & ( !ZD1L333 ) ) # ( !ZD1L686 & ( !ZD1L333 ) );


--ZD1_av_ld_byte1_data[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X22_Y7_N8
--register power-up is low

ZD1_av_ld_byte1_data[7] = DFFEAS(ZD1L1047, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L950 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~15 at MLABCELL_X28_Y5_N24
ZD1L950 = ( ZD1L1004Q & ( ((!ZD1L386 & ZD1_W_alu_result[15])) # (ZD1L774Q) ) ) # ( !ZD1L1004Q & ( (!ZD1L774Q & (!ZD1L386 & ZD1_W_alu_result[15])) ) );


--ZD1_av_ld_byte2_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X21_Y7_N13
--register power-up is low

ZD1_av_ld_byte2_data[1] = DFFEAS(ZD1L1068, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L952 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16 at MLABCELL_X25_Y6_N42
ZD1L952 = ( ZD1L889Q & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte2_data[1]) ) ) ) # ( !ZD1L889Q & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte2_data[1]) ) ) ) # ( ZD1L889Q & ( !ZD1L386 & ( (!ZD1_R_ctrl_ld) # (ZD1_av_ld_byte2_data[1]) ) ) ) # ( !ZD1L889Q & ( !ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte2_data[1]) ) ) );


--QC5_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X22_Y7_N50
--register power-up is low

QC5_av_readdata_pre[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[7],  ,  , VCC);


--HD1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X22_Y10_N48
HD1L26 = ( EF1_ram_block1a39 & ( EF1_address_reg_a[0] ) ) # ( EF1_ram_block1a39 & ( !EF1_address_reg_a[0] & ( EF1_ram_block1a7 ) ) ) # ( !EF1_ram_block1a39 & ( !EF1_address_reg_a[0] & ( EF1_ram_block1a7 ) ) );


--ZD1L668 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~36 at LABCELL_X18_Y6_N45
ZD1L668 = ( !ZD1L1182 & ( (!UC3L2 & (UC2L2 & ((QC5L13Q)))) # (UC3L2 & (((UC2L2 & QC5L13Q)) # (HD1L26))) ) );


--QC5_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X13_Y7_N28
--register power-up is low

QC5_av_readdata_pre[6] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[6],  ,  , VCC);


--HD1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at MLABCELL_X21_Y6_N33
HD1L27 = ( EF1_ram_block1a38 & ( EF1_ram_block1a6 ) ) # ( !EF1_ram_block1a38 & ( EF1_ram_block1a6 & ( !EF1_address_reg_a[0] ) ) ) # ( EF1_ram_block1a38 & ( !EF1_ram_block1a6 & ( EF1_address_reg_a[0] ) ) );


--ZD1L667 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~37 at LABCELL_X18_Y6_N36
ZD1L667 = ( QC5_av_readdata_pre[6] & ( (!ZD1L1182 & (((UC3L2 & HD1L27)) # (UC2L2))) ) ) # ( !QC5_av_readdata_pre[6] & ( (UC3L2 & (HD1L27 & !ZD1L1182)) ) );


--ZD1_av_ld_byte2_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X22_Y8_N46
--register power-up is low

ZD1_av_ld_byte2_data[0] = DFFEAS(ZD1L1063, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L951 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~17 at MLABCELL_X25_Y6_N36
ZD1L951 = ( ZD1L887Q & ( ZD1L386 & ( (ZD1_av_ld_byte2_data[0] & ZD1_R_ctrl_ld) ) ) ) # ( !ZD1L887Q & ( ZD1L386 & ( (ZD1_av_ld_byte2_data[0] & ZD1_R_ctrl_ld) ) ) ) # ( ZD1L887Q & ( !ZD1L386 & ( (!ZD1_R_ctrl_ld) # (ZD1_av_ld_byte2_data[0]) ) ) ) # ( !ZD1L887Q & ( !ZD1L386 & ( (ZD1_av_ld_byte2_data[0] & ZD1_R_ctrl_ld) ) ) );


--ZD1L942 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~18 at MLABCELL_X25_Y5_N33
ZD1L942 = ( ZD1L386 & ( (ZD1L774Q & ZD1L994Q) ) ) # ( !ZD1L386 & ( (!ZD1L774Q & ((ZD1_W_alu_result[7]))) # (ZD1L774Q & (ZD1L994Q)) ) );


--ZD1_av_ld_byte1_data[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X23_Y8_N34
--register power-up is low

ZD1_av_ld_byte1_data[0] = DFFEAS(ZD1L1006, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L943 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~19 at MLABCELL_X25_Y5_N15
ZD1L943 = ( ZD1_W_alu_result[8] & ( (!ZD1L774Q & ((!ZD1L386))) # (ZD1L774Q & (ZD1_av_ld_byte1_data[0])) ) ) # ( !ZD1_W_alu_result[8] & ( (ZD1L774Q & ZD1_av_ld_byte1_data[0]) ) );


--ZD1_av_ld_byte1_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X23_Y8_N49
--register power-up is low

ZD1_av_ld_byte1_data[1] = DFFEAS(ZD1L1008, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L944 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~20 at MLABCELL_X25_Y5_N21
ZD1L944 = ( ZD1_W_alu_result[9] & ( (!ZD1L774Q & ((!ZD1L386))) # (ZD1L774Q & (ZD1_av_ld_byte1_data[1])) ) ) # ( !ZD1_W_alu_result[9] & ( (ZD1L774Q & ZD1_av_ld_byte1_data[1]) ) );


--ZD1_av_ld_byte1_data[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X23_Y8_N22
--register power-up is low

ZD1_av_ld_byte1_data[2] = DFFEAS(ZD1L1015, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L945 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~21 at MLABCELL_X25_Y5_N30
ZD1L945 = ( ZD1L386 & ( (ZD1L774Q & ZD1_av_ld_byte1_data[2]) ) ) # ( !ZD1L386 & ( (!ZD1L774Q & ((ZD1_W_alu_result[10]))) # (ZD1L774Q & (ZD1_av_ld_byte1_data[2])) ) );


--ZD1_av_ld_byte1_data[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X23_Y8_N16
--register power-up is low

ZD1_av_ld_byte1_data[3] = DFFEAS(ZD1L1023, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L946 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~22 at LABCELL_X18_Y5_N42
ZD1L946 = ( ZD1_R_ctrl_ld & ( ZD1L386 & ( ZD1_av_ld_byte1_data[3] ) ) ) # ( ZD1_R_ctrl_ld & ( !ZD1L386 & ( ZD1_av_ld_byte1_data[3] ) ) ) # ( !ZD1_R_ctrl_ld & ( !ZD1L386 & ( ZD1_W_alu_result[11] ) ) );


--ZD1_av_ld_byte1_data[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X23_Y7_N7
--register power-up is low

ZD1_av_ld_byte1_data[4] = DFFEAS(ZD1L1028, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--ZD1L947 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~23 at LABCELL_X18_Y5_N0
ZD1L947 = ( ZD1_av_ld_byte1_data[4] & ( ((!ZD1L386 & ZD1_W_alu_result[12])) # (ZD1_R_ctrl_ld) ) ) # ( !ZD1_av_ld_byte1_data[4] & ( (!ZD1L386 & (ZD1_W_alu_result[12] & !ZD1_R_ctrl_ld)) ) );


--PC11L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pin_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X13_Y6_N18
PC11L3 = ( PC11_mem_used[0] & ( PC11_mem_used[1] ) ) # ( !PC11_mem_used[0] & ( PC11_mem_used[1] & ( (AD1L12 & (QC10L5 & BC1_rst1)) ) ) ) # ( PC11_mem_used[0] & ( !PC11_mem_used[1] & ( (!QC10_read_latency_shift_reg[0]) # ((AD1L12 & (QC10L5 & BC1_rst1))) ) ) ) # ( !PC11_mem_used[0] & ( !PC11_mem_used[1] & ( (AD1L12 & (QC10L5 & BC1_rst1)) ) ) );


--T1_s_serial_transfer.STATE_3_POST_WRITE is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE at FF_X15_Y10_N52
--register power-up is low

T1_s_serial_transfer.STATE_3_POST_WRITE = DFFEAS(T1L128, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--T1L125 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~15 at MLABCELL_X15_Y10_N45
T1L125 = ( ZC1L1 & ( (VB1_auto_init_complete & (!XB1_transfer_complete & T1L3)) ) );


--T1L126 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~16 at MLABCELL_X15_Y10_N48
T1L126 = ( T1L40 & ( (T1L125 & (BD1L10 & !ZD1_W_alu_result[4])) ) );


--T1L127 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~17 at MLABCELL_X15_Y10_N57
T1L127 = ( T1L126 & ( (!T1_internal_reset & (!T1_s_serial_transfer.STATE_6_POST_READ & !T1_s_serial_transfer.STATE_3_POST_WRITE)) ) ) # ( !T1L126 & ( (T1_s_serial_transfer.STATE_0_IDLE & (!T1_internal_reset & (!T1_s_serial_transfer.STATE_6_POST_READ & !T1_s_serial_transfer.STATE_3_POST_WRITE))) ) );


--T1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector2~0 at MLABCELL_X15_Y10_N9
T1L7 = ( T1_s_serial_transfer.STATE_4_PRE_READ ) # ( !T1_s_serial_transfer.STATE_4_PRE_READ & ( (!XB1_transfer_complete & T1_s_serial_transfer.STATE_5_READ_TRANSFER) ) );


--T1L49 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~0 at LABCELL_X16_Y9_N33
T1L49 = ( ZD1_d_writedata[16] & ( !T1_internal_reset ) );


--T1L41 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|always3~1 at MLABCELL_X15_Y9_N27
T1L41 = ( !ZD1_W_alu_result[4] & ( (AD1L13 & (T1L40 & BD1L10)) ) );


--T1L48 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]~1 at MLABCELL_X15_Y9_N42
T1L48 = ( T1L41 & ( ZD1_d_byteenable[2] & ( ((!T1L134 & (S1L6 & !T1L133))) # (T1_internal_reset) ) ) ) # ( !T1L41 & ( ZD1_d_byteenable[2] & ( T1_internal_reset ) ) ) # ( T1L41 & ( !ZD1_d_byteenable[2] & ( T1_internal_reset ) ) ) # ( !T1L41 & ( !ZD1_d_byteenable[2] & ( T1_internal_reset ) ) );


--T1L50 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~2 at LABCELL_X16_Y9_N39
T1L50 = ( ZD1_d_writedata[17] & ( !T1_internal_reset ) );


--PC7L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X12_Y6_N9
PC7L3 = ( PC7_mem_used[0] & ( AD1L12 & ( (!QC7_read_latency_shift_reg[0]) # (((BC1_rst1 & QC7L12)) # (PC7_mem_used[1])) ) ) ) # ( !PC7_mem_used[0] & ( AD1L12 & ( (BC1_rst1 & QC7L12) ) ) ) # ( PC7_mem_used[0] & ( !AD1L12 & ( (!QC7_read_latency_shift_reg[0]) # (PC7_mem_used[1]) ) ) );


--PC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]~1 at MLABCELL_X15_Y7_N51
PC4L3 = ( PC4_mem_used[1] & ( PC4_mem_used[0] ) ) # ( !PC4_mem_used[1] & ( (!QC4L5 & (!QC4_read_latency_shift_reg[0] & ((PC4_mem_used[0])))) # (QC4L5 & (((!QC4_read_latency_shift_reg[0] & PC4_mem_used[0])) # (TC1L11))) ) );


--PC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X12_Y6_N33
PC3L3 = ( QC1L3 & ( (!PC3_mem_used[1] & (((!QC3_read_latency_shift_reg[0] & PC3_mem_used[0])) # (TC1L19))) # (PC3_mem_used[1] & (((PC3_mem_used[0])))) ) ) # ( !QC1L3 & ( (PC3_mem_used[0] & ((!QC3_read_latency_shift_reg[0]) # (PC3_mem_used[1]))) ) );


--PC10L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y7_N0
PC10L3 = ( PC10_mem_used[0] & ( PC10_mem_used[1] ) ) # ( !PC10_mem_used[0] & ( PC10_mem_used[1] & ( (TC1L13 & AD1L12) ) ) ) # ( PC10_mem_used[0] & ( !PC10_mem_used[1] & ( (!QC9_read_latency_shift_reg[0]) # ((TC1L13 & AD1L12)) ) ) ) # ( !PC10_mem_used[0] & ( !PC10_mem_used[1] & ( (TC1L13 & AD1L12) ) ) );


--ZD1_R_compare_op[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X23_Y3_N58
--register power-up is low

ZD1_R_compare_op[0] = DFFEAS(ZD1L346, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src1[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X21_Y4_N52
--register power-up is low

ZD1_E_src1[29] = DFFEAS(ZD1L828, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L429 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~25 at LABCELL_X23_Y4_N42
ZD1L429 = ( ZD1_E_src1[29] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[29]))) ) ) # ( !ZD1_E_src1[29] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[29])) # (ZD1L798Q & ((ZD1_E_src2[29]))) ) );


--ZD1_E_src1[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X21_Y4_N20
--register power-up is low

ZD1_E_src1[28] = DFFEAS(ZD1L827, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L428 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~26 at LABCELL_X23_Y4_N45
ZD1L428 = ( ZD1_E_src1[28] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[28]))) ) ) # ( !ZD1_E_src1[28] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[28])) # (ZD1L798Q & ((ZD1_E_src2[28]))) ) );


--ZD1L427 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~27 at LABCELL_X23_Y4_N54
ZD1L427 = (!ZD1_E_src1[27] & ((!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src2[27])) # (ZD1L798Q & ((ZD1_E_src2[27]))))) # (ZD1_E_src1[27] & (!ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src2[27])))));


--ZD1L401 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~28 at LABCELL_X22_Y5_N21
ZD1L401 = ( ZD1_E_src1[1] & ( !ZD1L798Q $ (((!ZD1_E_src2[1]) # (!ZD1_R_logic_op[0]))) ) ) # ( !ZD1_E_src1[1] & ( (!ZD1_E_src2[1] & (!ZD1_R_logic_op[0] & !ZD1L798Q)) # (ZD1_E_src2[1] & ((ZD1L798Q))) ) );


--ZD1L400 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~29 at MLABCELL_X25_Y4_N18
ZD1L400 = ( ZD1_R_logic_op[0] & ( ZD1_E_src1[0] & ( !ZD1_E_src2[0] $ (!ZD1L798Q) ) ) ) # ( !ZD1_R_logic_op[0] & ( ZD1_E_src1[0] & ( ZD1L798Q ) ) ) # ( ZD1_R_logic_op[0] & ( !ZD1_E_src1[0] & ( (ZD1_E_src2[0] & ZD1L798Q) ) ) ) # ( !ZD1_R_logic_op[0] & ( !ZD1_E_src1[0] & ( !ZD1_E_src2[0] $ (ZD1L798Q) ) ) );


--ZD1_E_src2[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X23_Y6_N37
--register power-up is low

ZD1_E_src2[31] = DFFEAS(ZD1L848, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_E_src1[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X21_Y4_N31
--register power-up is low

ZD1_E_src1[31] = DFFEAS(ZD1L830, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L431 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~30 at LABCELL_X24_Y4_N9
ZD1L431 = ( ZD1_E_src2[31] & ( !ZD1L798Q $ (((!ZD1_R_logic_op[0]) # (!ZD1_E_src1[31]))) ) ) # ( !ZD1_E_src2[31] & ( (!ZD1L798Q & (!ZD1_R_logic_op[0] & !ZD1_E_src1[31])) # (ZD1L798Q & ((ZD1_E_src1[31]))) ) );


--ZD1_E_src1[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X22_Y4_N25
--register power-up is low

ZD1_E_src1[30] = DFFEAS(ZD1L829, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L430 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~31 at MLABCELL_X25_Y4_N0
ZD1L430 = ( ZD1_R_logic_op[0] & ( ZD1_E_src1[30] & ( !ZD1_E_src2[30] $ (!ZD1L798Q) ) ) ) # ( !ZD1_R_logic_op[0] & ( ZD1_E_src1[30] & ( ZD1L798Q ) ) ) # ( ZD1_R_logic_op[0] & ( !ZD1_E_src1[30] & ( (ZD1_E_src2[30] & ZD1L798Q) ) ) ) # ( !ZD1_R_logic_op[0] & ( !ZD1_E_src1[30] & ( !ZD1_E_src2[30] $ (ZD1L798Q) ) ) );


--ZD1L650 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at MLABCELL_X25_Y4_N33
ZD1L650 = ( !ZD1L400 & ( (!ZD1L430 & (!ZD1L431 & !ZD1L403)) ) );


--ZD1L651 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X23_Y3_N42
ZD1L651 = ( !ZD1L427 & ( (!ZD1L428 & (!ZD1L429 & (ZD1L650 & !ZD1L401))) ) );


--ZD1L652 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X24_Y5_N36
ZD1L652 = ( !ZD1L412 & ( !ZD1L411 ) );


--ZD1L653 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X27_Y4_N57
ZD1L653 = ( !ZD1L420 & ( !ZD1L404 & ( (!ZD1L406 & (!ZD1L405 & (!ZD1L421 & !ZD1L425))) ) ) );


--ZD1L654 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at MLABCELL_X25_Y5_N48
ZD1L654 = ( ZD1L653 & ( ZD1L652 & ( (!ZD1L408 & (!ZD1L407 & (!ZD1L409 & !ZD1L410))) ) ) );


--ZD1L655 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X23_Y3_N45
ZD1L655 = ( !ZD1L422 & ( !ZD1L423 ) );


--ZD1L656 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X27_Y5_N54
ZD1L656 = ( !ZD1L418 & ( !ZD1L419 & ( (!ZD1L414 & (!ZD1L417 & (!ZD1L415 & !ZD1L413))) ) ) );


--ZD1L657 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X23_Y3_N0
ZD1L657 = ( ZD1L655 & ( !ZD1L416 & ( (!ZD1L402 & (!ZD1L424 & (ZD1L656 & !ZD1L426))) ) ) );


--ZD1_R_compare_op[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X23_Y3_N37
--register power-up is low

ZD1_R_compare_op[1] = DFFEAS(ZD1L347, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L389 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at LABCELL_X23_Y3_N48
ZD1L389 = ( ZD1L214 & ( ZD1L654 & ( (!ZD1L651 & (((ZD1_R_compare_op[1])))) # (ZD1L651 & ((!ZD1L657 & ((ZD1_R_compare_op[1]))) # (ZD1L657 & (!ZD1_R_compare_op[0])))) ) ) ) # ( !ZD1L214 & ( ZD1L654 & ( (!ZD1L651 & (ZD1_R_compare_op[0])) # (ZD1L651 & ((!ZD1L657 & (ZD1_R_compare_op[0])) # (ZD1L657 & ((!ZD1_R_compare_op[1]))))) ) ) ) # ( ZD1L214 & ( !ZD1L654 & ( ZD1_R_compare_op[1] ) ) ) # ( !ZD1L214 & ( !ZD1L654 & ( ZD1_R_compare_op[0] ) ) );


--ZD1L295 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X18_Y3_N18
ZD1L295 = ( !ZD1L644 & ( (!ZD1L646 & !ZD1L645) ) );


--ZD1L296 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X19_Y3_N21
ZD1L296 = ( ZD1L295 & ( ((ZD1L618 & ((ZD1L648) # (ZD1L647)))) # (ZD1L271) ) ) # ( !ZD1L295 & ( (ZD1L271) # (ZD1L618) ) );


--ZD1L262 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X19_Y2_N24
ZD1L262 = ( !ZD1L266 & ( !ZD1L265 & ( (!ZD1L627 & (!ZD1L264 & (!ZD1L628 & !ZD1L630))) ) ) );


--ZD1L254 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at MLABCELL_X21_Y6_N9
ZD1L254 = ( ZD1L262 & ( ZD1L267 & ( ZD1L618 ) ) ) # ( !ZD1L262 & ( ZD1L267 ) ) # ( ZD1L262 & ( !ZD1L267 & ( (ZD1L255 & ZD1L618) ) ) ) # ( !ZD1L262 & ( !ZD1L267 ) );


--ZD1L253 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at LABCELL_X22_Y3_N33
ZD1L253 = ( ZD1L618 & ( (ZD1_D_iw[13] & (!ZD1_D_iw[12] & (ZD1L252 & ZD1_D_iw[16]))) ) );


--ZD1L974 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at LABCELL_X24_Y7_N39
ZD1L974 = ( !ZD1L1122 & ( !ZD1L613 & ( (ZD1_E_valid_from_R & (!ZD1L615 & ((!ZD1_d_write) # (AD1L4)))) ) ) );


--ND1L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~1 at LABCELL_X10_Y6_N30
ND1L3 = ( !ND1L2 & ( TC1_src4_valid ) );


--CE1L131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X10_Y6_N45
CE1L131 = ( AD1L13 & ( (!CE1_write & (((ND1L3 & !PC5_mem_used[1])))) # (CE1_write & (SE1L195Q)) ) ) # ( !AD1L13 & ( (SE1L195Q & CE1_write) ) );


--WC1_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[46] at LABCELL_X13_Y5_N18
WC1_src_data[46] = ( ZD1_W_alu_result[10] & ( ((ZD1L712Q & WC1L17)) # (ND1L3) ) ) # ( !ZD1_W_alu_result[10] & ( (ZD1L712Q & WC1L17) ) );


--UE1_jdo[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X3_Y5_N38
--register power-up is low

UE1_jdo[34] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[34],  ,  , VCC);


--UE1_jdo[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X6_Y4_N53
--register power-up is low

UE1_jdo[17] = DFFEAS(UE1L32, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--SE1L135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X3_Y5_N30
SE1L135 = ( UE1_jdo[17] & ( (UE1L65 & (SE1L2 & ((!UE1_jdo[34]) # (UE1_jdo[35])))) ) ) # ( !UE1_jdo[17] & ( (UE1L65 & (((!UE1_jdo[35] & UE1_jdo[34])) # (SE1L2))) ) );


--CE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X10_Y5_N57
CE1L84 = ( SE1L195Q & ( ((!PC5_mem_used[1] & NC5L1)) # (CE1_read) ) ) # ( !SE1L195Q & ( (!PC5_mem_used[1] & (NC5L1 & !CE1_read)) ) );


--SE1L133 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X11_Y5_N33
SE1L133 = ( SE1L193 & ( (CE1_write & (SE1_waitrequest & SE1_avalon_ociram_readdata_ready)) ) ) # ( !SE1L193 & ( (SE1_waitrequest & ((!CE1_write & (CE1_read)) # (CE1_write & ((SE1_avalon_ociram_readdata_ready))))) ) );


--PC5L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X13_Y5_N51
PC5L9 = ( PC5_mem_used[1] & ( PC5_mem_used[0] ) ) # ( !PC5_mem_used[1] & ( (!SE1L195Q & (((!QC5_read_latency_shift_reg[0] & PC5_mem_used[0])) # (NC5L1))) # (SE1L195Q & (!QC5_read_latency_shift_reg[0] & ((PC5_mem_used[0])))) ) );


--PC6L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X16_Y6_N9
PC6L9 = ( QC6L4 ) # ( !QC6L4 & ( (PC6_mem_used[0] & ((!QC6_read_latency_shift_reg[0]) # (PC6_mem_used[1]))) ) );


--PC9_empty is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty at FF_X25_Y8_N47
--register power-up is low

PC9_empty = DFFEAS(PC9L15, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_rd_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0] at FF_X25_Y8_N41
--register power-up is low

PC9_rd_ptr[0] = DFFEAS(PC9L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_wr_ptr[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0] at FF_X25_Y8_N55
--register power-up is low

PC9_wr_ptr[0] = DFFEAS(PC9L42, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC9_write,  ,  ,  ,  );


--PC9_wr_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1] at FF_X25_Y8_N49
--register power-up is low

PC9_wr_ptr[1] = DFFEAS(PC9L1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC9_write,  ,  ,  ,  );


--PC9_rd_ptr[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1] at FF_X25_Y8_N38
--register power-up is low

PC9_rd_ptr[1] = DFFEAS(PC9L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_wr_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2] at FF_X25_Y8_N58
--register power-up is low

PC9_wr_ptr[2] = DFFEAS(PC9L2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC9_write,  ,  ,  ,  );


--PC9_rd_ptr[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2] at FF_X25_Y8_N23
--register power-up is low

PC9_rd_ptr[2] = DFFEAS(PC9L13, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0 at MLABCELL_X25_Y8_N9
PC9L7 = ( PC9_wr_ptr[2] & ( (!PC9_rd_ptr[2] & (PC9_rd_ptr[0] & (!PC9_wr_ptr[1] & PC9_rd_ptr[1]))) # (PC9_rd_ptr[2] & ((!PC9_rd_ptr[0] & (!PC9_wr_ptr[1] $ (PC9_rd_ptr[1]))) # (PC9_rd_ptr[0] & (PC9_wr_ptr[1] & !PC9_rd_ptr[1])))) ) ) # ( !PC9_wr_ptr[2] & ( (!PC9_rd_ptr[2] & ((!PC9_rd_ptr[0] & (!PC9_wr_ptr[1] $ (PC9_rd_ptr[1]))) # (PC9_rd_ptr[0] & (PC9_wr_ptr[1] & !PC9_rd_ptr[1])))) # (PC9_rd_ptr[2] & (PC9_rd_ptr[0] & (!PC9_wr_ptr[1] & PC9_rd_ptr[1]))) ) );


--PC9L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1 at MLABCELL_X25_Y8_N42
PC9L8 = ( PC9_rd_ptr[0] & ( (PC9_internal_out_ready & (PC9_internal_out_valid & (PC9L7 & !PC9_wr_ptr[0]))) ) ) # ( !PC9_rd_ptr[0] & ( (PC9_internal_out_ready & (PC9_internal_out_valid & (PC9L7 & PC9_wr_ptr[0]))) ) );


--PC9L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2 at MLABCELL_X25_Y8_N6
PC9L9 = ( !PC9L8 & ( PC9_empty ) );


--PC8_mem_used[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2] at FF_X28_Y9_N44
--register power-up is low

PC8_mem_used[2] = DFFEAS(PC8L92, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--PC8L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always1~0 at MLABCELL_X28_Y10_N39
PC8L2 = ( NC8L2 & ( PC8_mem_used[1] ) ) # ( NC8L2 & ( !PC8_mem_used[1] ) ) # ( !NC8L2 & ( !PC8_mem_used[1] ) );


--PC8L90 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~5 at MLABCELL_X28_Y9_N45
PC8L90 = ( PC8L78Q & ( ((BD1L19 & (NC8L8 & QC1L3))) # (PC8_mem_used[2]) ) ) # ( !PC8L78Q & ( (PC8_mem_used[2] & ((!BD1L19) # ((!NC8L8) # (!QC1L3)))) ) );


--PC8_mem[2][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52] at FF_X29_Y10_N7
--register power-up is low

PC8_mem[2][52] = DFFEAS(PC8L30, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]~1 at MLABCELL_X28_Y10_N6
PC8L21 = ( PC8_mem[2][52] & ( (PC8_mem[1][52]) # (PC8L2) ) ) # ( !PC8_mem[2][52] & ( (!PC8L2 & ((PC8_mem[1][52]))) # (PC8L2 & (!PC8_mem_used[2])) ) );


--YC2L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0 at LABCELL_X11_Y9_N39
YC2L68 = ( YC2_endofpacket_reg & ( YC2_use_reg ) ) # ( YC2_endofpacket_reg & ( !YC2_use_reg ) ) # ( !YC2_endofpacket_reg & ( !YC2_use_reg ) );


--ZD1L300 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at MLABCELL_X21_Y6_N27
ZD1L300 = ( ZD1_D_iw[23] & ( (ZD1_D_iw[18]) # (ZD1L248) ) ) # ( !ZD1_D_iw[23] & ( (!ZD1L248 & ZD1_D_iw[18]) ) );


--ZD1L301 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at MLABCELL_X21_Y6_N42
ZD1L301 = ( ZD1L300 & ( ZD1L629 ) ) # ( !ZD1L300 & ( ZD1L629 ) ) # ( ZD1L300 & ( !ZD1L629 & ( (ZD1L262 & ((!ZD1L618) # ((!ZD1L263 & !ZD1L267)))) ) ) );


--ZD1L298 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2 at MLABCELL_X21_Y6_N54
ZD1L298 = (!ZD1L248 & ((ZD1_D_iw[17]))) # (ZD1L248 & (ZD1_D_iw[22]));


--ZD1L299 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3 at MLABCELL_X21_Y6_N12
ZD1L299 = ( ZD1L298 & ( ZD1L629 ) ) # ( !ZD1L298 & ( ZD1L629 ) ) # ( ZD1L298 & ( !ZD1L629 ) ) # ( !ZD1L298 & ( !ZD1L629 & ( (!ZD1L262) # ((ZD1L618 & ((ZD1L267) # (ZD1L263)))) ) ) );


--ZD1L302 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4 at MLABCELL_X21_Y6_N57
ZD1L302 = ( ZD1_D_iw[19] & ( (!ZD1L248) # (ZD1_D_iw[24]) ) ) # ( !ZD1_D_iw[19] & ( (ZD1L248 & ZD1_D_iw[24]) ) );


--ZD1L303 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5 at MLABCELL_X21_Y6_N15
ZD1L303 = ( ZD1L302 & ( ZD1L629 ) ) # ( !ZD1L302 & ( ZD1L629 ) ) # ( ZD1L302 & ( !ZD1L629 ) ) # ( !ZD1L302 & ( !ZD1L629 & ( (!ZD1L262) # ((ZD1L618 & ((ZD1L267) # (ZD1L263)))) ) ) );


--ZD1L304 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~6 at MLABCELL_X21_Y6_N18
ZD1L304 = ( ZD1_D_iw[20] & ( (!ZD1L248) # (ZD1_D_iw[25]) ) ) # ( !ZD1_D_iw[20] & ( (ZD1_D_iw[25] & ZD1L248) ) );


--ZD1L305 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~7 at MLABCELL_X21_Y6_N0
ZD1L305 = ( ZD1L629 & ( ZD1L304 ) ) # ( !ZD1L629 & ( ZD1L304 ) ) # ( ZD1L629 & ( !ZD1L304 ) ) # ( !ZD1L629 & ( !ZD1L304 & ( (!ZD1L262) # ((ZD1L618 & ((ZD1L267) # (ZD1L263)))) ) ) );


--ZD1L306 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~8 at MLABCELL_X21_Y6_N24
ZD1L306 = ( ZD1_D_iw[21] & ( (!ZD1L248) # (ZD1_D_iw[26]) ) ) # ( !ZD1_D_iw[21] & ( (ZD1L248 & ZD1_D_iw[26]) ) );


--ZD1L307 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~9 at MLABCELL_X21_Y6_N3
ZD1L307 = ( ZD1L629 & ( ZD1L306 ) ) # ( !ZD1L629 & ( ZD1L306 ) ) # ( ZD1L629 & ( !ZD1L306 ) ) # ( !ZD1L629 & ( !ZD1L306 & ( (!ZD1L262) # ((ZD1L618 & ((ZD1L267) # (ZD1L263)))) ) ) );


--ZD1L352 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X19_Y3_N3
ZD1L352 = ( !ZD1L631 & ( (!ZD1L353 & !ZD1L765) ) );


--ZD1_D_wr_dst_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at MLABCELL_X21_Y6_N36
ZD1_D_wr_dst_reg = ( ZD1L352 & ( ZD1L301 ) ) # ( ZD1L352 & ( !ZD1L301 & ( (((ZD1L303) # (ZD1L307)) # (ZD1L299)) # (ZD1L305) ) ) );


--YC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0 at LABCELL_X18_Y8_N51
YC1L36 = ( NC8_rp_valid & ( (!YC1L1) # (!KD8L15) ) );


--HD1L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at MLABCELL_X25_Y8_N15
HD1L7 = ( YC1_data_reg[0] & ( ((KD8L15 & PC9_out_payload[0])) # (PC8_mem[0][52]) ) ) # ( !YC1_data_reg[0] & ( (KD8L15 & PC9_out_payload[0]) ) );


--QC4_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0] at FF_X16_Y7_N22
--register power-up is low

QC4_av_readdata_pre[0] = DFFEAS(QC4L3, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC7_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[0] at FF_X17_Y7_N52
--register power-up is low

QC7_av_readdata_pre[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[0],  ,  , VCC);


--QC9_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[0] at FF_X16_Y7_N26
--register power-up is low

QC9_av_readdata_pre[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , FB1_readdata[0],  ,  , VCC);


--HD1L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~2 at LABCELL_X16_Y7_N24
HD1L8 = ( QC9_av_readdata_pre[0] & ( QC7_av_readdata_pre[0] & ( (!QC9_read_latency_shift_reg[0] & (!QC7_read_latency_shift_reg[0] & ((!QC4_av_readdata_pre[0]) # (!QC4_read_latency_shift_reg[0])))) ) ) ) # ( !QC9_av_readdata_pre[0] & ( QC7_av_readdata_pre[0] & ( (!QC7_read_latency_shift_reg[0] & ((!QC4_av_readdata_pre[0]) # (!QC4_read_latency_shift_reg[0]))) ) ) ) # ( QC9_av_readdata_pre[0] & ( !QC7_av_readdata_pre[0] & ( (!QC9_read_latency_shift_reg[0] & ((!QC4_av_readdata_pre[0]) # (!QC4_read_latency_shift_reg[0]))) ) ) ) # ( !QC9_av_readdata_pre[0] & ( !QC7_av_readdata_pre[0] & ( (!QC4_av_readdata_pre[0]) # (!QC4_read_latency_shift_reg[0]) ) ) );


--QC10_av_readdata_pre[0] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|av_readdata_pre[0] at FF_X13_Y6_N35
--register power-up is low

QC10_av_readdata_pre[0] = DFFEAS(AB1_readdata[0], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3 at MLABCELL_X15_Y5_N39
HD1L9 = ( QC5_av_readdata_pre[0] & ( QC10_av_readdata_pre[0] & ( (QC10_read_latency_shift_reg[0]) # (UC2L1) ) ) ) # ( !QC5_av_readdata_pre[0] & ( QC10_av_readdata_pre[0] & ( QC10_read_latency_shift_reg[0] ) ) ) # ( QC5_av_readdata_pre[0] & ( !QC10_av_readdata_pre[0] & ( UC2L1 ) ) );


--HD1L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4 at LABCELL_X17_Y8_N42
HD1L10 = ( HD1L12 & ( (!UC3L1) # ((!EF1_address_reg_a[0] & (!EF1_ram_block1a0)) # (EF1_address_reg_a[0] & ((!EF1_ram_block1a32)))) ) );


--HD1L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5 at LABCELL_X19_Y7_N24
HD1L11 = ( YC1L36 & ( (!HD1L8) # ((!HD1L10) # ((HD1L9) # (HD1L7))) ) ) # ( !YC1L36 & ( (!HD1L8) # ((!HD1L10) # (HD1L9)) ) );


--ZD1L1107 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X24_Y7_N6
ZD1L1107 = ( ZD1_av_ld_align_cycle[0] & ( (ZD1_W_alu_result[1] & (!ZD1_av_ld_align_cycle[1] & ZD1_av_ld_aligning_data)) ) ) # ( !ZD1_av_ld_align_cycle[0] & ( (ZD1_av_ld_aligning_data & ((!ZD1_W_alu_result[1] & (!ZD1_av_ld_align_cycle[1] & ZD1_W_alu_result[0])) # (ZD1_W_alu_result[1] & ((!ZD1_av_ld_align_cycle[1]) # (ZD1_W_alu_result[0]))))) ) );


--ZD1L988 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X24_Y7_N9
ZD1L988 = ( ZD1_av_ld_aligning_data & ( (!ZD1_W_alu_result[1] & (!ZD1_av_ld_align_cycle[1] & (!ZD1_av_ld_align_cycle[0] & ZD1_W_alu_result[0]))) # (ZD1_W_alu_result[1] & ((!ZD1_av_ld_align_cycle[1]) # ((!ZD1_av_ld_align_cycle[0] & ZD1_W_alu_result[0])))) ) ) # ( !ZD1_av_ld_aligning_data );


--ZD1L658 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X18_Y6_N21
ZD1L658 = ( !ZD1_D_iw[8] & ( (!ZD1_D_iw[7] & (!ZD1_D_iw[9] & (!ZD1_D_iw[10] & !ZD1_D_iw[6]))) ) );


--ZD1L659 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X18_Y6_N3
ZD1L659 = ( !ZD1_D_iw[7] & ( !ZD1_D_iw[9] & ( (ZD1_D_iw[6] & (!ZD1_D_iw[8] & !ZD1_D_iw[10])) ) ) );


--ZD1_W_bstatus_reg is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X19_Y6_N20
--register power-up is low

ZD1_W_bstatus_reg = DFFEAS(ZD1L911, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_E_valid_from_R,  ,  ,  ,  );


--ZD1L660 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X18_Y6_N18
ZD1L660 = ( !ZD1_D_iw[8] & ( (!ZD1_D_iw[9] & (!ZD1_D_iw[10] & ZD1_D_iw[7])) ) );


--ZD1_W_ienable_reg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X19_Y6_N55
--register power-up is low

ZD1_W_ienable_reg[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L925, ZD1_E_src1[0],  ,  , VCC);


--ZD1L390 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X18_Y6_N30
ZD1L390 = ( !ZD1_D_iw[6] & ( !ZD1_D_iw[9] & ( (ZD1_W_ipending_reg[0] & (ZD1_D_iw[8] & (!ZD1_D_iw[7] & !ZD1_D_iw[10]))) ) ) );


--ZD1L391 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X19_Y6_N54
ZD1L391 = ( ZD1_W_bstatus_reg & ( (!ZD1L390 & ((!ZD1L660) # ((ZD1L316Q & !ZD1_W_ienable_reg[0])))) ) ) # ( !ZD1_W_bstatus_reg & ( (!ZD1L660 & (((!ZD1L390)))) # (ZD1L660 & ((!ZD1L316Q) # ((!ZD1L390 & !ZD1_W_ienable_reg[0])))) ) );


--ZD1L392 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X19_Y6_N36
ZD1L392 = ( ZD1_W_estatus_reg & ( (!ZD1L658 & ((!ZD1L391) # ((ZD1L659)))) # (ZD1L658 & (((ZD1L972Q)))) ) ) # ( !ZD1_W_estatus_reg & ( (!ZD1L658 & (!ZD1L391 & ((!ZD1L659)))) # (ZD1L658 & (((ZD1L972Q)))) ) );


--ZD1L354 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~26 at MLABCELL_X25_Y4_N51
ZD1L354 = ( ZD1L400 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L194)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[0])))) ) ) # ( !ZD1L400 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & ((ZD1L194)))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[0])))) ) );


--ZD1L850 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~4 at LABCELL_X23_Y6_N54
ZD1L850 = ( !ZD1_R_ctrl_force_src2_zero & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1L855 & ((ZD1L316Q))) # (ZD1L855 & (EE2_q_b[0])))) ) );


--ZD1L799 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[0]~27 at LABCELL_X22_Y4_N21
ZD1L799 = ( !ZD1L831 & ( !ZD1L832 & ( EE1_q_b[0] ) ) );


--ZD1_R_ctrl_wrctl_inst is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X19_Y6_N16
--register power-up is low

ZD1_R_ctrl_wrctl_inst = DFFEAS(ZD1_D_op_wrctl, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L969 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X19_Y6_N42
ZD1L969 = (!ZD1L788Q & (((ZD1L972Q)))) # (ZD1L788Q & ((!ZD1L658 & ((ZD1L972Q))) # (ZD1L658 & (ZD1_E_src1[0]))));


--ZD1L970 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X19_Y6_N6
ZD1L970 = ( ZD1L648 & ( ZD1L969 & ( (!ZD1L618) # (ZD1_W_estatus_reg) ) ) ) # ( !ZD1L648 & ( ZD1L969 & ( (!ZD1L618) # ((!ZD1L647) # (ZD1_W_bstatus_reg)) ) ) ) # ( ZD1L648 & ( !ZD1L969 & ( (ZD1_W_estatus_reg & ZD1L618) ) ) ) # ( !ZD1L648 & ( !ZD1L969 & ( (ZD1L618 & (ZD1_W_bstatus_reg & ZD1L647)) ) ) );


--ZD1L971 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2 at LABCELL_X19_Y6_N45
ZD1L971 = ( ZD1L970 & ( (!ZD1_R_ctrl_exception & !ZD1_R_ctrl_break) ) );


--ZD1_W_ienable_reg[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1] at FF_X18_Y6_N35
--register power-up is low

ZD1_W_ienable_reg[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L925, ZD1_E_src1[1],  ,  , VCC);


--GE1_oci_ienable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] at FF_X11_Y5_N23
--register power-up is low

GE1_oci_ienable[1] = DFFEAS(GE1L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  , GE1L15,  ,  ,  ,  );


--V1_fifo_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X10_Y7_N25
--register power-up is low

V1_fifo_AE = DFFEAS(V1L58, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_ien_AE is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X10_Y9_N40
--register power-up is low

V1_ien_AE = DFFEAS(V1L79, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L78,  ,  ,  ,  );


--V1_av_readdata[9] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X16_Y7_N57
V1_av_readdata[9] = ( V1_fifo_AE & ( V1_ien_AE ) );


--V1_ien_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X11_Y7_N14
--register power-up is low

V1_ien_AF = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L78, ZD1_d_writedata[0],  ,  , VCC);


--V1_pause_irq is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X10_Y7_N46
--register power-up is low

V1_pause_irq = DFFEAS(V1L83, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_fifo_AF is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X11_Y7_N49
--register power-up is low

V1_fifo_AF = DFFEAS(V1L60, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L66 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at LABCELL_X11_Y7_N51
V1L66 = ( V1_ien_AF & ( (V1_pause_irq) # (V1_fifo_AF) ) );


--ZD1L931 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[1]~0 at LABCELL_X16_Y7_N54
ZD1L931 = ( ZD1L924Q & ( (!GE1L9Q & ((V1L66) # (V1_av_readdata[9]))) ) );


--GE1_oci_ienable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X11_Y5_N19
--register power-up is low

GE1_oci_ienable[0] = DFFEAS(GE1L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  , GE1L15,  ,  ,  ,  );


--FB1_timeout_occurred is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred at FF_X11_Y6_N58
--register power-up is low

FB1_timeout_occurred = DFFEAS(FB1L79, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1_control_register is nios_system:NiosII|nios_system_timer_0:timer_0|control_register at FF_X11_Y6_N26
--register power-up is low

FB1_control_register = DFFEAS(FB1L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_W_ipending_reg_nxt[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0] at LABCELL_X11_Y6_N48
ZD1_W_ipending_reg_nxt[0] = ( ZD1_W_ienable_reg[0] & ( FB1_timeout_occurred & ( (FB1_control_register & !GE1_oci_ienable[0]) ) ) );


--ZD1L1175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at LABCELL_X19_Y3_N18
ZD1L1175 = ( ZD1L618 & ( ((!ZD1L647 & ZD1_hbreak_enabled)) # (ZD1_R_ctrl_break) ) ) # ( !ZD1L618 & ( (ZD1_R_ctrl_break) # (ZD1_hbreak_enabled) ) );


--ZD1L1177 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at MLABCELL_X15_Y5_N15
ZD1L1177 = ( ZD1_hbreak_enabled & ( (ZD1L1178 & !ZD1_hbreak_pending) ) ) # ( !ZD1_hbreak_enabled & ( (ZD1_hbreak_pending) # (ZD1L1178) ) );


--UE1_take_action_ocimem_a is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at MLABCELL_X3_Y5_N9
UE1_take_action_ocimem_a = ( UE1L65 & ( (!UE1_jdo[35] & UE1_jdo[34]) ) );


--UE1_jdo[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X6_Y4_N16
--register power-up is low

UE1_jdo[21] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[21],  ,  , VCC);


--UE1_jdo[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X6_Y4_N10
--register power-up is low

UE1_jdo[20] = DFFEAS(UE1L37, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--KE1_break_on_reset is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X7_Y5_N32
--register power-up is low

KE1_break_on_reset = DFFEAS(KE1L2, GLOBAL(LF1L42),  ,  , UE1_take_action_ocimem_a,  ,  ,  ,  );


--XE1_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X7_Y5_N26
--register power-up is low

XE1_dreg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , XE1_din_s1,  ,  , VCC);


--KE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X7_Y5_N0
KE1L4 = ( KE1_jtag_break & ( UE1_take_action_ocimem_a & ( (!UE1_jdo[20]) # (UE1_jdo[21]) ) ) ) # ( !KE1_jtag_break & ( UE1_take_action_ocimem_a & ( UE1_jdo[21] ) ) ) # ( KE1_jtag_break & ( !UE1_take_action_ocimem_a & ( (!XE1_dreg[0]) # (KE1_break_on_reset) ) ) ) # ( !KE1_jtag_break & ( !UE1_take_action_ocimem_a & ( (KE1_break_on_reset & XE1_dreg[0]) ) ) );


--GE1_oci_single_step_mode is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X11_Y5_N37
--register power-up is low

GE1_oci_single_step_mode = DFFEAS(GE1L14, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1188 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at MLABCELL_X15_Y5_N18
ZD1L1188 = ( ZD1_wait_for_one_post_bret_inst & ( ZD1_hbreak_enabled & ( GE1_oci_single_step_mode ) ) ) # ( !ZD1_wait_for_one_post_bret_inst & ( ZD1_hbreak_enabled & ( GE1_oci_single_step_mode ) ) ) # ( ZD1_wait_for_one_post_bret_inst & ( !ZD1_hbreak_enabled & ( (GE1_oci_single_step_mode & !ZD1L758) ) ) );


--WC2_src_data[51] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[51] at LABCELL_X17_Y6_N54
WC2_src_data[51] = ( ZD1L885Q & ( ZD1_F_pc[13] & ( (!TC1L21 & (WC2L21 & ((!ND2L5Q) # (ND2_top_priority_reg[1])))) # (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1])))) ) ) ) # ( !ZD1L885Q & ( ZD1_F_pc[13] & ( (WC2L21 & (((!TC1L21 & !ND2L5Q)) # (ND2_top_priority_reg[1]))) ) ) ) # ( ZD1L885Q & ( !ZD1_F_pc[13] & ( (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) );


--Z1L2 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0 at MLABCELL_X25_Y7_N45
Z1L2 = ( ZD1_d_write & ( (!AD1_write_accepted & !PC6L13Q) ) );


--Z1L3 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|wren~1 at LABCELL_X27_Y9_N42
Z1L3 = ( ZC1L2 & ( BD1L3 & ( ((!ND2L2) # ((!Z1L2) # (BD1L17))) # (BD1L16) ) ) ) # ( !ZC1L2 & ( BD1L3 ) ) # ( ZC1L2 & ( !BD1L3 ) ) # ( !ZC1L2 & ( !BD1L3 ) );


--FF1_eq_node[1] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1] at LABCELL_X17_Y6_N36
FF1_eq_node[1] = ( WC2L21 & ( FF1L4 & ( (!Z1L3 & ((ZD1_F_pc[13]) # (TC1L21))) ) ) ) # ( !WC2L21 & ( FF1L4 & ( (!Z1L3 & TC1L21) ) ) ) # ( WC2L21 & ( !FF1L4 & ( (!Z1L3 & (!ND2L5Q & (!TC1L21 & ZD1_F_pc[13]))) ) ) );


--CB1_r_early_rst is nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst at FF_X10_Y2_N14
--register power-up is low

CB1_r_early_rst = DFFEAS(CB1L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--ZD1_d_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X35_Y6_N14
--register power-up is low

ZD1_d_writedata[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[4],  ,  , VCC);


--WC2L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~2 at LABCELL_X35_Y6_N12
WC2L23 = ( ZD1_d_writedata[4] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--WC2_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[38] at LABCELL_X17_Y5_N42
WC2_src_data[38] = ( ND2_top_priority_reg[1] & ( WC2L21 & ( ((!ND2_top_priority_reg[0] & (ZD1_W_alu_result[2] & TC1L21))) # (ZD1L702Q) ) ) ) # ( !ND2_top_priority_reg[1] & ( WC2L21 & ( (!ND2_top_priority_reg[0] & ((!TC1L21 & ((ZD1L702Q))) # (TC1L21 & (ZD1_W_alu_result[2])))) ) ) ) # ( ND2_top_priority_reg[1] & ( !WC2L21 & ( (ZD1_W_alu_result[2] & TC1L21) ) ) ) # ( !ND2_top_priority_reg[1] & ( !WC2L21 & ( (!ND2_top_priority_reg[0] & (ZD1_W_alu_result[2] & TC1L21)) ) ) );


--WC2_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[39] at LABCELL_X17_Y6_N18
WC2_src_data[39] = ( ZD1_F_pc[1] & ( ZD1_W_alu_result[3] & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & ((TC1L21) # (WC2L21)))) # (ND2_top_priority_reg[1] & (((TC1L21)) # (WC2L21))) ) ) ) # ( !ZD1_F_pc[1] & ( ZD1_W_alu_result[3] & ( (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1_F_pc[1] & ( !ZD1_W_alu_result[3] & ( (WC2L21 & (((!TC1L21 & !ND2L5Q)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[40] at LABCELL_X17_Y5_N51
WC2_src_data[40] = ( ZD1_W_alu_result[4] & ( ZD1_F_pc[2] & ( (!TC1L21 & (WC2L21 & ((!ND2_top_priority_reg[0]) # (ND2_top_priority_reg[1])))) # (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1])))) ) ) ) # ( !ZD1_W_alu_result[4] & ( ZD1_F_pc[2] & ( (WC2L21 & (((!TC1L21 & !ND2_top_priority_reg[0])) # (ND2_top_priority_reg[1]))) ) ) ) # ( ZD1_W_alu_result[4] & ( !ZD1_F_pc[2] & ( (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) );


--WC2_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[41] at LABCELL_X17_Y6_N57
WC2_src_data[41] = ( ZD1_W_alu_result[5] & ( ZD1_F_pc[3] & ( (!TC1L21 & (WC2L21 & ((!ND2L5Q) # (ND2_top_priority_reg[1])))) # (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1])))) ) ) ) # ( !ZD1_W_alu_result[5] & ( ZD1_F_pc[3] & ( (WC2L21 & (((!TC1L21 & !ND2L5Q)) # (ND2_top_priority_reg[1]))) ) ) ) # ( ZD1_W_alu_result[5] & ( !ZD1_F_pc[3] & ( (TC1L21 & ((!ND2L5Q) # ((!WC2L21 & ND2_top_priority_reg[1])))) ) ) );


--WC2_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[42] at LABCELL_X17_Y5_N57
WC2_src_data[42] = ( ZD1_F_pc[4] & ( ZD1L873Q & ( (!ND2_top_priority_reg[0] & (((TC1L21) # (WC2L21)))) # (ND2_top_priority_reg[0] & (ND2_top_priority_reg[1] & ((TC1L21) # (WC2L21)))) ) ) ) # ( !ZD1_F_pc[4] & ( ZD1L873Q & ( (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1_F_pc[4] & ( !ZD1L873Q & ( (WC2L21 & (((!ND2_top_priority_reg[0] & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[43] at LABCELL_X17_Y5_N3
WC2_src_data[43] = ( TC1L21 & ( ZD1_F_pc[5] & ( (!ZD1_W_alu_result[7] & (WC2L21 & (ND2_top_priority_reg[1]))) # (ZD1_W_alu_result[7] & (((!ND2_top_priority_reg[0]) # (ND2_top_priority_reg[1])))) ) ) ) # ( !TC1L21 & ( ZD1_F_pc[5] & ( (WC2L21 & ((!ND2_top_priority_reg[0]) # (ND2_top_priority_reg[1]))) ) ) ) # ( TC1L21 & ( !ZD1_F_pc[5] & ( (ZD1_W_alu_result[7] & ((!ND2_top_priority_reg[0]) # ((!WC2L21 & ND2_top_priority_reg[1])))) ) ) );


--WC2_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[44] at LABCELL_X17_Y5_N54
WC2_src_data[44] = ( ZD1_F_pc[6] & ( ZD1_W_alu_result[8] & ( (!ND2_top_priority_reg[0] & (((WC2L21) # (TC1L21)))) # (ND2_top_priority_reg[0] & (ND2_top_priority_reg[1] & ((WC2L21) # (TC1L21)))) ) ) ) # ( !ZD1_F_pc[6] & ( ZD1_W_alu_result[8] & ( (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1_F_pc[6] & ( !ZD1_W_alu_result[8] & ( (WC2L21 & (((!ND2_top_priority_reg[0] & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[45] at LABCELL_X17_Y6_N21
WC2_src_data[45] = ( ZD1_F_pc[7] & ( ZD1_W_alu_result[9] & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & ((TC1L21) # (WC2L21)))) # (ND2_top_priority_reg[1] & (((TC1L21)) # (WC2L21))) ) ) ) # ( !ZD1_F_pc[7] & ( ZD1_W_alu_result[9] & ( (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1_F_pc[7] & ( !ZD1_W_alu_result[9] & ( (WC2L21 & (((!ND2L5Q & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[46] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[46] at LABCELL_X17_Y6_N0
WC2_src_data[46] = ( ZD1L712Q & ( ZD1_W_alu_result[10] & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & ((WC2L21) # (TC1L21)))) # (ND2_top_priority_reg[1] & (((WC2L21) # (TC1L21)))) ) ) ) # ( !ZD1L712Q & ( ZD1_W_alu_result[10] & ( (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1L712Q & ( !ZD1_W_alu_result[10] & ( (WC2L21 & (((!ND2L5Q & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[47] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[47] at LABCELL_X17_Y5_N30
WC2_src_data[47] = ( ZD1_W_alu_result[11] & ( ZD1_F_pc[9] & ( (!ND2_top_priority_reg[0] & (((WC2L21) # (TC1L21)))) # (ND2_top_priority_reg[0] & (ND2_top_priority_reg[1] & ((WC2L21) # (TC1L21)))) ) ) ) # ( !ZD1_W_alu_result[11] & ( ZD1_F_pc[9] & ( (WC2L21 & (((!ND2_top_priority_reg[0] & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) ) # ( ZD1_W_alu_result[11] & ( !ZD1_F_pc[9] & ( (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) );


--WC2_src_data[48] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[48] at LABCELL_X17_Y6_N3
WC2_src_data[48] = ( ZD1_F_pc[10] & ( ZD1_W_alu_result[12] & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & ((TC1L21) # (WC2L21)))) # (ND2_top_priority_reg[1] & (((TC1L21) # (WC2L21)))) ) ) ) # ( !ZD1_F_pc[10] & ( ZD1_W_alu_result[12] & ( (TC1L21 & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) ) # ( ZD1_F_pc[10] & ( !ZD1_W_alu_result[12] & ( (WC2L21 & (((!ND2L5Q & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) );


--WC2_src_data[49] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[49] at LABCELL_X17_Y5_N33
WC2_src_data[49] = ( ZD1L881Q & ( ZD1_F_pc[11] & ( (!ND2_top_priority_reg[0] & (((TC1L21) # (WC2L21)))) # (ND2_top_priority_reg[0] & (ND2_top_priority_reg[1] & ((TC1L21) # (WC2L21)))) ) ) ) # ( !ZD1L881Q & ( ZD1_F_pc[11] & ( (WC2L21 & (((!ND2_top_priority_reg[0] & !TC1L21)) # (ND2_top_priority_reg[1]))) ) ) ) # ( ZD1L881Q & ( !ZD1_F_pc[11] & ( (TC1L21 & ((!ND2_top_priority_reg[0]) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) ) );


--WC2_src_data[50] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[50] at LABCELL_X17_Y5_N27
WC2_src_data[50] = ( ND2_top_priority_reg[1] & ( ZD1L883Q & ( (!WC2L21 & (TC1L21)) # (WC2L21 & (((TC1L21 & !ND2_top_priority_reg[0])) # (ZD1_F_pc[12]))) ) ) ) # ( !ND2_top_priority_reg[1] & ( ZD1L883Q & ( (!ND2_top_priority_reg[0] & (((ZD1_F_pc[12] & WC2L21)) # (TC1L21))) ) ) ) # ( ND2_top_priority_reg[1] & ( !ZD1L883Q & ( (ZD1_F_pc[12] & WC2L21) ) ) ) # ( !ND2_top_priority_reg[1] & ( !ZD1L883Q & ( (!TC1L21 & (!ND2_top_priority_reg[0] & (ZD1_F_pc[12] & WC2L21))) ) ) );


--WC2_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[32] at LABCELL_X17_Y6_N15
WC2_src_data[32] = ( WC2L21 & ( ((!ND2L5Q & ((!TC1L21) # (ZD1L1113Q)))) # (ND2_top_priority_reg[1]) ) ) # ( !WC2L21 & ( (TC1L21 & (ZD1L1113Q & ((!ND2L5Q) # (ND2_top_priority_reg[1])))) ) );


--FF1_eq_node[0] is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[0] at LABCELL_X17_Y6_N48
FF1_eq_node[0] = ( WC2L21 & ( FF1L4 & ( (!Z1L3 & (!TC1L21 & !ZD1_F_pc[13])) ) ) ) # ( !WC2L21 & ( FF1L4 & ( (!Z1L3 & !TC1L21) ) ) ) # ( WC2L21 & ( !FF1L4 & ( (!Z1L3 & (((!ZD1_F_pc[13]) # (TC1L21)) # (ND2L5Q))) ) ) ) # ( !WC2L21 & ( !FF1L4 & ( !Z1L3 ) ) );


--CE1_readdata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X10_Y5_N31
--register power-up is low

CE1_readdata[0] = DFFEAS(CE1L80, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--WC2L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~3 at LABCELL_X35_Y6_N51
WC2L24 = ( ZD1_d_writedata[0] & ( ND2L2 & ( (ZC1L2 & (BD1L3 & (!BD1L16 & !BD1L17))) ) ) );


--CE1_readdata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X11_Y5_N25
--register power-up is low

CE1_readdata[1] = DFFEAS(CE1L81, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--ZD1_d_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X35_Y6_N17
--register power-up is low

ZD1_d_writedata[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[1],  ,  , VCC);


--WC2L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~4 at LABCELL_X35_Y6_N15
WC2L25 = ( ZD1_d_writedata[1] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--ZD1_d_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X35_Y6_N11
--register power-up is low

ZD1_d_writedata[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[2],  ,  , VCC);


--WC2L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~5 at LABCELL_X35_Y6_N9
WC2L26 = ( ZD1_d_writedata[2] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--WC2L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~6 at LABCELL_X35_Y6_N42
WC2L27 = ( ZD1_d_writedata[3] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--ZD1L851 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~5 at LABCELL_X24_Y6_N9
ZD1L851 = ( EE2_q_b[1] & ( (!ZD1_R_ctrl_hi_imm16 & (!ZD1_R_ctrl_force_src2_zero & ((ZD1_D_iw[7]) # (ZD1L855)))) ) ) # ( !EE2_q_b[1] & ( (!ZD1_R_ctrl_hi_imm16 & (!ZD1L855 & (ZD1_D_iw[7] & !ZD1_R_ctrl_force_src2_zero))) ) );


--ZD1L800 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[1]~28 at MLABCELL_X21_Y4_N48
ZD1L800 = ( EE1_q_b[1] & ( (!ZD1L832 & !ZD1L831) ) );


--ZD1L492 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~26 at LABCELL_X22_Y5_N18
ZD1L492 = ( ZD1_E_shift_rot_result[2] & ( (ZD1_E_shift_rot_result[0]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1_E_shift_rot_result[2] & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[0]) ) );


--ZD1L937 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~24 at MLABCELL_X25_Y6_N30
ZD1L937 = ( ZD1_W_alu_result[2] & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[2]) ) ) ) # ( !ZD1_W_alu_result[2] & ( ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[2]) ) ) ) # ( ZD1_W_alu_result[2] & ( !ZD1L386 & ( (!ZD1_R_ctrl_ld) # (ZD1_av_ld_byte0_data[2]) ) ) ) # ( !ZD1_W_alu_result[2] & ( !ZD1L386 & ( (ZD1_R_ctrl_ld & ZD1_av_ld_byte0_data[2]) ) ) );


--XB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|Selector2~0 at LABCELL_X18_Y11_N54
XB1L4 = ( XB1_s_serial_protocol.STATE_1_INITIALIZE ) # ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( ((!AC1_middle_of_low_level & XB1_s_serial_protocol.STATE_3_START_BIT)) # (XB1L10) ) );


--XB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~12 at MLABCELL_X15_Y11_N27
XB1L32 = ( !T1_internal_reset & ( (XB1L8 & !XB1_s_serial_protocol.STATE_0_IDLE) ) );


--V1_r_val is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X6_Y7_N29
--register power-up is low

V1_r_val = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , V1L85,  ,  , VCC);


--BC1_r_ena1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X6_Y7_N25
--register power-up is low

BC1_r_ena1 = AMPP_FUNCTION(LF1L42, BC1L51, !CB1_r_sync_rst);


--BC1L29 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X6_Y7_N27
BC1L29 = AMPP_FUNCTION(!V1_r_val, !BC1_r_ena1);


--JC2_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X11_Y7_N25
--register power-up is low

JC2_b_full = DFFEAS(JC2L6, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L112 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X1_Y6_N54
BC1L112 = AMPP_FUNCTION(!BC1_write_stalled, !A1L6, !BC1_tck_t_dav, !BC1_td_shift[10]);


--BC1L113 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X1_Y3_N24
BC1L113 = AMPP_FUNCTION(!Q1_state[4], !H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !BC1_state, !N1_irf_reg[1][0], !BC1_count[1]);


--BC1_td_shift[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X1_Y3_N31
--register power-up is low

BC1_td_shift[3] = AMPP_FUNCTION(A1L5, BC1L85, !N1_clr_reg, BC1L68);


--BC1L84 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X4_Y3_N27
BC1L84 = AMPP_FUNCTION(!N1_irf_reg[1][0], !BC1_td_shift[3], !BC1_rdata[0], !BC1_count[9], !Q1_state[4], !BC1L82);


--BC1L51 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X6_Y7_N24
BC1L51 = AMPP_FUNCTION(!BC1_rvalid0, !V1_r_val, !BC1_r_ena1);


--BC1_read_req is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X1_Y6_N1
--register power-up is low

BC1_read_req = AMPP_FUNCTION(A1L5, BC1L43, !N1_clr_reg, BC1L113);


--BC1_read1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X6_Y7_N35
--register power-up is low

BC1_read1 = AMPP_FUNCTION(LF1L42, BC1_read, !CB1_r_sync_rst, GND);


--BC1_read2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X10_Y7_N40
--register power-up is low

BC1_read2 = AMPP_FUNCTION(LF1L42, BC1_read1, !CB1_r_sync_rst, GND);


--BC1_rst2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X11_Y7_N28
--register power-up is low

BC1_rst2 = AMPP_FUNCTION(LF1L42, BC1_rst1, !CB1_r_sync_rst, GND);


--BC1L52 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X6_Y7_N30
BC1L52 = AMPP_FUNCTION(!BC1L51, !BC1_read_req, !BC1_rst2, !BC1_read1, !BC1_user_saw_rvalid, !BC1_read2);


--UE1_jdo[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X6_Y4_N40
--register power-up is low

UE1_jdo[25] = DFFEAS(UE1L44, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--CE1_writedata[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X10_Y5_N49
--register power-up is low

CE1_writedata[0] = DFFEAS(WC1L18, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X11_Y5_N43
--register power-up is low

CE1_address[0] = DFFEAS(WC1_src_data[38], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X11_Y5_N49
--register power-up is low

CE1_address[3] = DFFEAS(WC1_src_data[41], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X13_Y5_N58
--register power-up is low

CE1_address[7] = DFFEAS(WC1_src_data[45], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X13_Y5_N1
--register power-up is low

CE1_address[6] = DFFEAS(WC1_src_data[44], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X13_Y5_N5
--register power-up is low

CE1_address[5] = DFFEAS(WC1_src_data[43], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X13_Y5_N55
--register power-up is low

CE1_address[4] = DFFEAS(WC1_src_data[42], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GE1L1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X13_Y5_N42
GE1L1 = ( CE1_address[8] & ( (!CE1_address[5] & (!CE1_address[6] & (!CE1_address[7] & !CE1_address[4]))) ) );


--CE1_address[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X11_Y5_N7
--register power-up is low

CE1_address[2] = DFFEAS(WC1_src_data[40], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_address[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X11_Y5_N46
--register power-up is low

CE1_address[1] = DFFEAS(WC1_src_data[39], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X10_Y5_N3
GE1L2 = ( !CE1_address[2] & ( !CE1_address[1] ) );


--GE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 at LABCELL_X11_Y5_N3
GE1L3 = ( GE1L2 & ( (!CE1_address[3] & GE1L1) ) );


--CE1_debugaccess is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X1_Y5_N22
--register power-up is low

CE1_debugaccess = DFFEAS(WC1L19, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at MLABCELL_X3_Y5_N24
GE1L16 = ( CE1_debugaccess & ( (!CE1_address[0] & (GE1L3 & CE1_write)) ) );


--KE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at MLABCELL_X3_Y5_N54
KE1L11 = ( KE1_monitor_ready & ( GE1L16 & ( (!UE1_take_action_ocimem_a) # (!UE1_jdo[25]) ) ) ) # ( !KE1_monitor_ready & ( GE1L16 & ( (CE1_writedata[0] & ((!UE1_take_action_ocimem_a) # (!UE1_jdo[25]))) ) ) ) # ( KE1_monitor_ready & ( !GE1L16 & ( (!UE1_take_action_ocimem_a) # (!UE1_jdo[25]) ) ) );


--VE1L60 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at LABCELL_X1_Y4_N54
VE1L60 = ( HE1_break_readreg[2] & ( (!TE1L3 & (((SE1_MonDReg[2])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[4])))) ) ) # ( !HE1_break_readreg[2] & ( (!TE1L3 & (!N1_irf_reg[2][1] & (SE1_MonDReg[2]))) # (TE1L3 & (((VE1_sr[4])))) ) );


--UE1_jdo[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X6_Y4_N35
--register power-up is low

UE1_jdo[1] = DFFEAS(UE1L9, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_jdo[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X6_Y4_N2
--register power-up is low

UE1_jdo[4] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[4],  ,  , VCC);


--SE1L109 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at LABCELL_X7_Y4_N51
SE1L109 = ( UE1_jdo[4] & ( (((SE1L139Q & DF1_q_a[1])) # (UE1_take_action_ocimem_b)) # (SE1L107) ) ) # ( !UE1_jdo[4] & ( (!UE1_take_action_ocimem_b & (((SE1L139Q & DF1_q_a[1])) # (SE1L107))) ) );


--UE1_update_jdo_strobe is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X2_Y3_N38
--register power-up is low

UE1_update_jdo_strobe = DFFEAS(UE1L71, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--VE1_sr[36] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X2_Y4_N58
--register power-up is low

VE1_sr[36] = DFFEAS(VE1L62, A1L5,  ,  , VE1L54,  ,  ,  ,  );


--VE1_sr[37] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X2_Y4_N56
--register power-up is low

VE1_sr[37] = DFFEAS(VE1L63, A1L5,  ,  , VE1L54,  ,  ,  ,  );


--UE1_jxuir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X7_Y5_N37
--register power-up is low

UE1_jxuir = DFFEAS(UE1L61, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--VE1_sr[35] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X2_Y4_N14
--register power-up is low

VE1_sr[35] = DFFEAS(VE1L64, A1L5,  ,  ,  ,  ,  ,  ,  );


--SE1_jtag_ram_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X9_Y5_N4
--register power-up is low

SE1_jtag_ram_rd = DFFEAS(SE1L140, GLOBAL(LF1L42),  ,  , !UE1_take_action_ocimem_b,  ,  ,  ,  );


--UE1_jdo[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X6_Y4_N11
--register power-up is low

UE1_jdo[27] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[27],  ,  , VCC);


--UE1_jdo[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X6_Y4_N41
--register power-up is low

UE1_jdo[26] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[26],  ,  , VCC);


--UE1_jdo[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X6_Y4_N52
--register power-up is low

UE1_jdo[28] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[28],  ,  , VCC);


--SE1_jtag_ram_wr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X9_Y5_N22
--register power-up is low

SE1_jtag_ram_wr = DFFEAS(SE1L142, GLOBAL(LF1L42),  ,  , !UE1L66,  ,  ,  ,  );


--SE1L191 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at MLABCELL_X3_Y5_N6
SE1L191 = ( CE1_address[8] & ( (SE1_jtag_ram_wr & SE1L136Q) ) ) # ( !CE1_address[8] & ( (!SE1L136Q & (((CE1_debugaccess & CE1_write)))) # (SE1L136Q & (SE1_jtag_ram_wr)) ) );


--SE1_ociram_reset_req is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X10_Y5_N27
SE1_ociram_reset_req = ( SE1L136Q ) # ( !SE1L136Q & ( !CB1_r_early_rst ) );


--SE1L159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X1_Y5_N36
SE1L159 = ( SE1_MonDReg[0] & ( (CE1_writedata[0]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[0] & ( (!SE1L136Q & CE1_writedata[0]) ) );


--SE1L146 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X9_Y5_N24
SE1L146 = ( CE1_address[0] & ( (!SE1L136Q) # (SE1_MonAReg[2]) ) ) # ( !CE1_address[0] & ( (SE1L136Q & SE1_MonAReg[2]) ) );


--SE1L147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X9_Y5_N57
SE1L147 = ( CE1_address[1] & ( (!SE1L136Q) # (SE1_MonAReg[3]) ) ) # ( !CE1_address[1] & ( (SE1L136Q & SE1_MonAReg[3]) ) );


--SE1L148 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X10_Y5_N6
SE1L148 = ( SE1L43Q & ( CE1_address[2] ) ) # ( !SE1L43Q & ( CE1_address[2] & ( !SE1L136Q ) ) ) # ( SE1L43Q & ( !CE1_address[2] & ( SE1L136Q ) ) );


--SE1L149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X9_Y5_N27
SE1L149 = ( SE1_MonAReg[5] & ( (CE1_address[3]) # (SE1L136Q) ) ) # ( !SE1_MonAReg[5] & ( (!SE1L136Q & CE1_address[3]) ) );


--SE1L150 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X7_Y5_N54
SE1L150 = ( CE1_address[4] & ( (!SE1L136Q) # (SE1_MonAReg[6]) ) ) # ( !CE1_address[4] & ( (SE1L136Q & SE1_MonAReg[6]) ) );


--SE1L151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X13_Y5_N45
SE1L151 = (!SE1L136Q & (CE1_address[5])) # (SE1L136Q & ((SE1_MonAReg[7])));


--SE1L152 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X7_Y5_N24
SE1L152 = (!SE1L136Q & ((CE1_address[6]))) # (SE1L136Q & (SE1_MonAReg[8]));


--SE1L153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X7_Y5_N15
SE1L153 = ( SE1L136Q & ( CE1L10Q & ( SE1_MonAReg[9] ) ) ) # ( !SE1L136Q & ( CE1L10Q ) ) # ( SE1L136Q & ( !CE1L10Q & ( SE1_MonAReg[9] ) ) );


--CE1_byteenable[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X9_Y5_N41
--register power-up is low

CE1_byteenable[0] = DFFEAS(WC1_src_data[32], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L154 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X2_Y5_N3
SE1L154 = ( CE1_byteenable[0] ) # ( !CE1_byteenable[0] & ( SE1_jtag_ram_access ) );


--SE1_jtag_rd is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X9_Y5_N1
--register power-up is low

SE1_jtag_rd = DFFEAS(UE1L66, GLOBAL(LF1L42),  ,  , !UE1_take_action_ocimem_b,  ,  ,  ,  );


--YC2L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25 at LABCELL_X30_Y6_N18
YC2L69 = ( ZD1_d_writedata[0] & ( YC2_data_reg[0] ) ) # ( !ZD1_d_writedata[0] & ( YC2_data_reg[0] & ( YC2_use_reg ) ) ) # ( ZD1_d_writedata[0] & ( !YC2_data_reg[0] & ( !YC2_use_reg ) ) );


--YC2L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26 at LABCELL_X29_Y6_N30
YC2L70 = ( YC2_data_reg[1] & ( ZD1_d_writedata[1] ) ) # ( !YC2_data_reg[1] & ( ZD1_d_writedata[1] & ( !YC2_use_reg ) ) ) # ( YC2_data_reg[1] & ( !ZD1_d_writedata[1] & ( YC2_use_reg ) ) );


--YC2L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27 at LABCELL_X30_Y6_N24
YC2L71 = ( YC2_use_reg & ( YC2_data_reg[2] ) ) # ( !YC2_use_reg & ( ZD1_d_writedata[2] ) );


--YC2L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28 at LABCELL_X30_Y6_N45
YC2L72 = (!YC2_use_reg & (ZD1_d_writedata[3])) # (YC2_use_reg & ((YC2_data_reg[3])));


--YC2L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29 at LABCELL_X33_Y4_N33
YC2L73 = ( YC2_data_reg[4] & ( ZD1_d_writedata[4] ) ) # ( !YC2_data_reg[4] & ( ZD1_d_writedata[4] & ( !YC2_use_reg ) ) ) # ( YC2_data_reg[4] & ( !ZD1_d_writedata[4] & ( YC2_use_reg ) ) );


--ZD1_d_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X35_Y6_N50
--register power-up is low

ZD1_d_writedata[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[5],  ,  , VCC);


--YC2L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30 at LABCELL_X29_Y6_N48
YC2L74 = ( YC2_data_reg[5] & ( ZD1_d_writedata[5] ) ) # ( !YC2_data_reg[5] & ( ZD1_d_writedata[5] & ( !YC2_use_reg ) ) ) # ( YC2_data_reg[5] & ( !ZD1_d_writedata[5] & ( YC2_use_reg ) ) );


--ZD1_d_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X22_Y6_N52
--register power-up is low

ZD1_d_writedata[6] = DFFEAS(ZD1L1131, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31 at LABCELL_X30_Y2_N30
YC2L75 = ( YC2_use_reg & ( YC2_data_reg[6] ) ) # ( !YC2_use_reg & ( ZD1_d_writedata[6] ) );


--ZD1_d_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X35_Y6_N8
--register power-up is low

ZD1_d_writedata[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[7],  ,  , VCC);


--YC2L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32 at LABCELL_X31_Y5_N51
YC2L76 = ( YC2_data_reg[7] & ( (ZD1_d_writedata[7]) # (YC2_use_reg) ) ) # ( !YC2_data_reg[7] & ( (!YC2_use_reg & ZD1_d_writedata[7]) ) );


--YC2L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33 at LABCELL_X27_Y6_N21
YC2L77 = ( ZD1_d_writedata[8] & ( YC2_data_reg[8] ) ) # ( !ZD1_d_writedata[8] & ( YC2_data_reg[8] & ( YC2_use_reg ) ) ) # ( ZD1_d_writedata[8] & ( !YC2_data_reg[8] & ( !YC2_use_reg ) ) );


--YC2L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34 at LABCELL_X31_Y5_N36
YC2L78 = ( ZD1_d_writedata[9] & ( (!YC2_use_reg) # (YC2_data_reg[9]) ) ) # ( !ZD1_d_writedata[9] & ( (YC2_data_reg[9] & YC2_use_reg) ) );


--YC2L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35 at LABCELL_X29_Y4_N51
YC2L79 = ( YC2_data_reg[10] & ( (ZD1_d_writedata[10]) # (YC2_use_reg) ) ) # ( !YC2_data_reg[10] & ( (!YC2_use_reg & ZD1_d_writedata[10]) ) );


--YC2L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36 at LABCELL_X29_Y6_N3
YC2L80 = ( YC2_use_reg & ( YC2_data_reg[11] ) ) # ( !YC2_use_reg & ( ZD1_d_writedata[11] ) );


--YC2L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37 at LABCELL_X29_Y4_N27
YC2L81 = ( YC2_data_reg[12] & ( ZD1_d_writedata[12] ) ) # ( !YC2_data_reg[12] & ( ZD1_d_writedata[12] & ( !YC2_use_reg ) ) ) # ( YC2_data_reg[12] & ( !ZD1_d_writedata[12] & ( YC2_use_reg ) ) );


--YC2L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38 at LABCELL_X29_Y4_N48
YC2L82 = ( YC2_data_reg[13] & ( (ZD1_d_writedata[13]) # (YC2_use_reg) ) ) # ( !YC2_data_reg[13] & ( (!YC2_use_reg & ZD1_d_writedata[13]) ) );


--YC2L83 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39 at LABCELL_X29_Y4_N18
YC2L83 = ( ZD1_d_writedata[14] & ( YC2_data_reg[14] ) ) # ( !ZD1_d_writedata[14] & ( YC2_data_reg[14] & ( YC2_use_reg ) ) ) # ( ZD1_d_writedata[14] & ( !YC2_data_reg[14] & ( !YC2_use_reg ) ) );


--YC2L84 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40 at LABCELL_X30_Y6_N42
YC2L84 = ( YC2_data_reg[15] & ( (ZD1_d_writedata[15]) # (YC2_use_reg) ) ) # ( !YC2_data_reg[15] & ( (!YC2_use_reg & ZD1_d_writedata[15]) ) );


--T1_device_for_transfer[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1] at FF_X17_Y11_N32
--register power-up is low

T1_device_for_transfer[1] = DFFEAS(T1L74, GLOBAL(LF1L42),  ,  , T1L72,  ,  ,  ,  );


--T1_device_for_transfer[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0] at FF_X17_Y11_N35
--register power-up is low

T1_device_for_transfer[0] = DFFEAS(T1L75, GLOBAL(LF1L42),  ,  , T1L72,  ,  ,  ,  );


--T1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal5~0 at LABCELL_X17_Y11_N48
T1L5 = ( !T1_device_for_transfer[1] & ( !T1_device_for_transfer[0] ) );


--XB1L43 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~1 at LABCELL_X17_Y11_N51
XB1L43 = ( VB1_auto_init_complete & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE) # (XB1L10) ) ) # ( !VB1_auto_init_complete & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L44 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]~2 at LABCELL_X17_Y11_N54
XB1L44 = (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((XB1L10))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (!VB1_auto_init_complete));


--XB1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~3 at LABCELL_X17_Y11_N15
XB1L72 = ( XB1L43 & ( (!T1L5) # (XB1L44) ) ) # ( !XB1L43 & ( (!XB1L44 & (XB1_shiftreg_data[24])) # (XB1L44 & ((VB1_data_out[25]))) ) );


--XB1L131 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~3 at LABCELL_X18_Y11_N6
XB1L131 = ( XB1_shiftreg_mask[24] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--PC8_mem_used[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4] at FF_X28_Y9_N29
--register power-up is low

PC8_mem_used[4] = DFFEAS(PC8L93, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--PC8L91 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6 at MLABCELL_X28_Y9_N0
PC8L91 = ( NC8L8 & ( (!BD1L19 & (((PC8_mem_used[6])))) # (BD1L19 & ((!QC1L3 & ((PC8_mem_used[6]))) # (QC1L3 & (PC8_mem_used[4])))) ) ) # ( !NC8L8 & ( PC8_mem_used[6] ) );


--X1L64 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector4~0 at MLABCELL_X28_Y1_N15
X1L64 = ( X1_i_refs[0] & ( (!X1L263Q & (X1_i_state.000 & ((X1_i_refs[2])))) # (X1L263Q & ((!X1_i_refs[1] $ (!X1_i_refs[2])))) ) ) # ( !X1_i_refs[0] & ( (X1_i_refs[2] & ((X1L263Q) # (X1_i_state.000))) ) );


--X1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector5~0 at MLABCELL_X28_Y1_N54
X1L65 = ( X1L263Q & ( !X1_i_refs[0] $ (!X1_i_refs[1]) ) ) # ( !X1L263Q & ( (X1_i_state.000 & X1_i_refs[1]) ) );


--X1L66 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector6~0 at MLABCELL_X28_Y1_N12
X1L66 = (!X1L263Q & (X1_i_state.000 & X1_i_refs[0])) # (X1L263Q & ((!X1_i_refs[0])));


--X1L246 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]~2 at LABCELL_X29_Y1_N33
X1L246 = ( X1L263Q & ( (!X1L245 & ((X1_i_count[0]))) # (X1L245 & ((!X1_i_state.011) # (!X1_i_count[0]))) ) ) # ( !X1L263Q & ( (!X1L245 & ((X1_i_count[0]))) # (X1L245 & (X1_i_state.011 & !X1_i_count[0])) ) );


--CB1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X9_Y2_N29
--register power-up is low

CB1_altera_reset_synchronizer_int_chain[0] = DFFEAS(CB1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--TB3L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X11_Y8_N3
TB3L1 = ( S1L12 & ( !JB1_read_left_channel $ (((!JB1L69) # ((!AD1L13) # (!JB1L68)))) ) ) # ( !S1L12 );


--TB4L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X11_Y8_N54
TB4L1 = ( JB1L68 & ( (!S1L12) # (!JB1L124 $ (((!JB1L71) # (!AD1L13)))) ) ) # ( !JB1L68 & ( (!S1L12) # (JB1L124) ) );


--JB1L96 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~6 at LABCELL_X4_Y8_N0
JB1L96 = ( RB3_q_b[12] & ( ((!JB1L124 & (JB1_data_out_shift_reg[11])) # (JB1L124 & ((RB4_q_b[12])))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[12] & ( (!JB1_read_left_channel & ((!JB1L124 & (JB1_data_out_shift_reg[11])) # (JB1L124 & ((RB4_q_b[12]))))) ) );


--HD1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X24_Y8_N51
HD1L28 = ( YC1_data_reg[3] & ( ((KD8L15 & PC9_out_payload[3])) # (PC8_mem[0][52]) ) ) # ( !YC1_data_reg[3] & ( (KD8L15 & PC9_out_payload[3]) ) );


--QC4_av_readdata_pre[30] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30] at FF_X16_Y7_N35
--register power-up is low

QC4_av_readdata_pre[30] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_W_alu_result[2],  ,  , VCC);


--HD1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at LABCELL_X16_Y7_N33
HD1L29 = ( QC4_av_readdata_pre[30] & ( QC4_read_latency_shift_reg[0] ) );


--QC7_av_readdata_pre[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[3] at FF_X13_Y4_N41
--register power-up is low

QC7_av_readdata_pre[3] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[3],  ,  , VCC);


--HD1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17 at LABCELL_X13_Y4_N39
HD1L30 = ( QC7_read_latency_shift_reg[0] & ( (!HD1L29 & !QC7_av_readdata_pre[3]) ) ) # ( !QC7_read_latency_shift_reg[0] & ( !HD1L29 ) );


--T1_readdata[3] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[3] at FF_X16_Y10_N4
--register power-up is low

T1_readdata[3] = DFFEAS( , GLOBAL(LF1L42),  ,  , T1L87, T1L95,  ,  , VCC);


--HD1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18 at MLABCELL_X21_Y9_N33
HD1L31 = ( EF1_address_reg_a[0] & ( (HD1L70 & ((!EF1_ram_block1a35) # (!UC3L1))) ) ) # ( !EF1_address_reg_a[0] & ( (HD1L70 & ((!EF1_ram_block1a3) # (!UC3L1))) ) );


--HD1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19 at LABCELL_X19_Y7_N9
HD1L32 = ( HD1L28 & ( UC2L1 & ( (((!HD1L31) # (!HD1L30)) # (YC1L36)) # (QC5_av_readdata_pre[3]) ) ) ) # ( !HD1L28 & ( UC2L1 & ( ((!HD1L31) # (!HD1L30)) # (QC5_av_readdata_pre[3]) ) ) ) # ( HD1L28 & ( !UC2L1 & ( ((!HD1L31) # (!HD1L30)) # (YC1L36) ) ) ) # ( !HD1L28 & ( !UC2L1 & ( (!HD1L31) # (!HD1L30) ) ) );


--WC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~7 at LABCELL_X27_Y9_N39
WC2L28 = ( ND2L2 & ( ZD1_d_writedata[11] & ( (!BD1L16 & (!BD1L17 & (BD1L3 & ZC1L2))) ) ) );


--WC2_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[33] at LABCELL_X17_Y6_N33
WC2_src_data[33] = ( TC1L21 & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & ((ZD1_d_byteenable[1])))) # (ND2_top_priority_reg[1] & (((ZD1_d_byteenable[1]) # (WC2L21)))) ) ) # ( !TC1L21 & ( (WC2L21 & ((!ND2L5Q) # (ND2_top_priority_reg[1]))) ) );


--WC2L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~8 at LABCELL_X27_Y9_N30
WC2L29 = ( ZD1_d_writedata[12] & ( ND2L2 & ( (!BD1L16 & (!BD1L17 & (ZC1L2 & BD1L3))) ) ) );


--WC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~9 at LABCELL_X27_Y9_N15
WC2L30 = ( ND2L2 & ( ZD1_d_writedata[13] & ( (!BD1L16 & (!BD1L17 & (BD1L3 & ZC1L2))) ) ) );


--WC2L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~10 at LABCELL_X27_Y9_N57
WC2L31 = ( ND2L2 & ( ZD1_d_writedata[14] & ( (!BD1L16 & (!BD1L17 & (BD1L3 & ZC1L2))) ) ) );


--WC2L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~11 at LABCELL_X35_Y6_N3
WC2L32 = ( ND2L2 & ( ZD1_d_writedata[15] & ( (ZC1L2 & (BD1L3 & (!BD1L16 & !BD1L17))) ) ) );


--WC2L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~12 at LABCELL_X35_Y6_N30
WC2L33 = ( ND2L2 & ( ZD1_d_writedata[16] & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--WC2_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[34] at LABCELL_X17_Y6_N42
WC2_src_data[34] = ( WC2L21 & ( ((!ND2L5Q & ((!TC1L21) # (ZD1_d_byteenable[2])))) # (ND2_top_priority_reg[1]) ) ) # ( !WC2L21 & ( (TC1L21 & (ZD1_d_byteenable[2] & ((!ND2L5Q) # (ND2_top_priority_reg[1])))) ) );


--WC2L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~13 at LABCELL_X35_Y6_N48
WC2L34 = ( ZD1_d_writedata[5] & ( ND2L2 & ( (ZC1L2 & (BD1L3 & (!BD1L17 & !BD1L16))) ) ) );


--ZD1L980 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X24_Y7_N42
ZD1L980 = ( ZD1_d_read & ( (HD1_WideOr1 & (!ZD1_av_ld_align_cycle[0] $ (!ZD1_av_ld_align_cycle[1]))) ) ) # ( !ZD1_d_read & ( !ZD1_av_ld_align_cycle[0] $ (!ZD1_av_ld_align_cycle[1]) ) );


--ZD1L979 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X24_Y7_N30
ZD1L979 = ( ZD1_d_read & ( (HD1_WideOr1 & !ZD1_av_ld_align_cycle[0]) ) ) # ( !ZD1_d_read & ( !ZD1_av_ld_align_cycle[0] ) );


--ZD1L237 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at LABCELL_X22_Y5_N27
ZD1L237 = !ZD1L614 $ (!ZD1_E_shift_rot_cnt[4]);


--ZD1L238 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at LABCELL_X22_Y5_N57
ZD1L238 = ( ZD1_E_shift_rot_cnt[0] & ( ZD1_E_shift_rot_cnt[3] ) ) # ( !ZD1_E_shift_rot_cnt[0] & ( !ZD1_E_shift_rot_cnt[3] $ (((ZD1_E_shift_rot_cnt[1]) # (ZD1_E_shift_rot_cnt[2]))) ) );


--ZD1L239 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at LABCELL_X22_Y5_N51
ZD1L239 = ( ZD1_E_shift_rot_cnt[0] & ( ZD1_E_shift_rot_cnt[2] ) ) # ( !ZD1_E_shift_rot_cnt[0] & ( !ZD1_E_shift_rot_cnt[1] $ (ZD1_E_shift_rot_cnt[2]) ) );


--ZD1L240 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at LABCELL_X22_Y5_N42
ZD1L240 = ( ZD1_E_shift_rot_cnt[1] & ( ZD1_E_shift_rot_cnt[0] ) ) # ( !ZD1_E_shift_rot_cnt[1] & ( !ZD1_E_shift_rot_cnt[0] ) );


--WC2L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~14 at LABCELL_X35_Y6_N36
WC2L35 = ( ND2L2 & ( ZD1L1134Q & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--ZD1L732 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~16 at LABCELL_X17_Y5_N18
ZD1L732 = ( ZD1L756 & ( !ZD1L755 & ( ZD1L102 ) ) ) # ( !ZD1L756 & ( !ZD1L755 & ( ZD1L2 ) ) );


--QC7_av_readdata_pre[4] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4] at FF_X13_Y4_N34
--register power-up is low

QC7_av_readdata_pre[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[4],  ,  , VCC);


--HD1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20 at LABCELL_X27_Y8_N54
HD1L33 = ( PC9_out_payload[4] & ( YC1_data_reg[4] & ( (NC8_rp_valid & ((!PC8_mem[0][52] & ((KD8L15))) # (PC8_mem[0][52] & ((!KD8L15) # (PC8_mem[0][88]))))) ) ) ) # ( !PC9_out_payload[4] & ( YC1_data_reg[4] & ( (PC8_mem[0][52] & (NC8_rp_valid & ((!KD8L15) # (PC8_mem[0][88])))) ) ) ) # ( PC9_out_payload[4] & ( !YC1_data_reg[4] & ( (KD8L15 & (NC8_rp_valid & ((!PC8_mem[0][52]) # (PC8_mem[0][88])))) ) ) );


--T1_readdata[4] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[4] at FF_X17_Y10_N14
--register power-up is low

T1_readdata[4] = DFFEAS(T1L96, GLOBAL(LF1L42),  ,  , T1L87,  ,  ,  ,  );


--HD1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21 at MLABCELL_X21_Y9_N51
HD1L34 = ( EF1_address_reg_a[0] & ( UC3L1 & ( (HD1L74 & !EF1_ram_block1a36) ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L1 & ( (!EF1_ram_block1a4 & HD1L74) ) ) ) # ( EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L74 ) ) ) # ( !EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L74 ) ) );


--HD1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22 at LABCELL_X19_Y7_N15
HD1L35 = ( QC5_av_readdata_pre[4] & ( UC2L1 ) ) # ( !QC5_av_readdata_pre[4] & ( UC2L1 & ( (!HD1L34) # (((QC7_read_latency_shift_reg[0] & QC7_av_readdata_pre[4])) # (HD1L33)) ) ) ) # ( QC5_av_readdata_pre[4] & ( !UC2L1 & ( (!HD1L34) # (((QC7_read_latency_shift_reg[0] & QC7_av_readdata_pre[4])) # (HD1L33)) ) ) ) # ( !QC5_av_readdata_pre[4] & ( !UC2L1 & ( (!HD1L34) # (((QC7_read_latency_shift_reg[0] & QC7_av_readdata_pre[4])) # (HD1L33)) ) ) );


--QC5_av_readdata_pre[31] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X15_Y8_N37
--register power-up is low

QC5_av_readdata_pre[31] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[31],  ,  , VCC);


--HD1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23 at LABCELL_X42_Y8_N15
HD1L36 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a63 ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a31 ) );


--ZD1L699 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~38 at MLABCELL_X21_Y8_N18
ZD1L699 = ( UC3L2 & ( (!ZD1L1182 & (((UC2L2 & QC5_av_readdata_pre[31])) # (HD1L36))) ) ) # ( !UC3L2 & ( (UC2L2 & (!ZD1L1182 & QC5_av_readdata_pre[31])) ) );


--WC2L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~15 at LABCELL_X27_Y9_N48
WC2L36 = ( ND2L2 & ( ZD1_d_writedata[10] & ( (!BD1L16 & (!BD1L17 & (ZC1L2 & BD1L3))) ) ) );


--ZD1L733 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~17 at LABCELL_X17_Y5_N39
ZD1L733 = ( ZD1L756 & ( ZD1L106 & ( !ZD1L755 ) ) ) # ( !ZD1L756 & ( ZD1L106 & ( (ZD1L6 & !ZD1L755) ) ) ) # ( !ZD1L756 & ( !ZD1L106 & ( (ZD1L6 & !ZD1L755) ) ) );


--HD1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24 at LABCELL_X18_Y8_N6
HD1L37 = ( PC8_mem[0][52] & ( ((KD8L15 & PC9_out_payload[6])) # (YC1_data_reg[6]) ) ) # ( !PC8_mem[0][52] & ( (KD8L15 & PC9_out_payload[6]) ) );


--QC7_av_readdata_pre[6] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6] at FF_X13_Y4_N2
--register power-up is low

QC7_av_readdata_pre[6] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[6],  ,  , VCC);


--HD1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25 at LABCELL_X13_Y4_N0
HD1L38 = ( QC7_read_latency_shift_reg[0] & ( (!HD1L29 & !QC7_av_readdata_pre[6]) ) ) # ( !QC7_read_latency_shift_reg[0] & ( !HD1L29 ) );


--T1_readdata[6] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[6] at FF_X17_Y10_N16
--register power-up is low

T1_readdata[6] = DFFEAS(T1L97, GLOBAL(LF1L42),  ,  , T1L87,  ,  ,  ,  );


--HD1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26 at LABCELL_X23_Y7_N24
HD1L39 = ( EF1_address_reg_a[0] & ( EF1_ram_block1a38 & ( (!UC3L1 & HD1L75) ) ) ) # ( !EF1_address_reg_a[0] & ( EF1_ram_block1a38 & ( (HD1L75 & ((!UC3L1) # (!EF1_ram_block1a6))) ) ) ) # ( EF1_address_reg_a[0] & ( !EF1_ram_block1a38 & ( HD1L75 ) ) ) # ( !EF1_address_reg_a[0] & ( !EF1_ram_block1a38 & ( (HD1L75 & ((!UC3L1) # (!EF1_ram_block1a6))) ) ) );


--HD1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27 at LABCELL_X19_Y7_N42
HD1L40 = ( QC5_av_readdata_pre[6] & ( UC2L1 ) ) # ( !QC5_av_readdata_pre[6] & ( UC2L1 & ( (!HD1L38) # ((!HD1L39) # ((HD1L37 & YC1L36))) ) ) ) # ( QC5_av_readdata_pre[6] & ( !UC2L1 & ( (!HD1L38) # ((!HD1L39) # ((HD1L37 & YC1L36))) ) ) ) # ( !QC5_av_readdata_pre[6] & ( !UC2L1 & ( (!HD1L38) # ((!HD1L39) # ((HD1L37 & YC1L36))) ) ) );


--QC7_av_readdata_pre[5] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5] at FF_X22_Y7_N56
--register power-up is low

QC7_av_readdata_pre[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[5],  ,  , VCC);


--HD1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28 at LABCELL_X18_Y8_N30
HD1L41 = ( PC9_out_payload[5] & ( PC8_mem[0][52] & ( (NC8_rp_valid & ((!KD8L15 & (YC1_data_reg[5])) # (KD8L15 & ((PC8_mem[0][88]))))) ) ) ) # ( !PC9_out_payload[5] & ( PC8_mem[0][52] & ( (YC1_data_reg[5] & (NC8_rp_valid & ((!KD8L15) # (PC8_mem[0][88])))) ) ) ) # ( PC9_out_payload[5] & ( !PC8_mem[0][52] & ( (NC8_rp_valid & KD8L15) ) ) );


--T1_readdata[5] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5] at FF_X17_Y10_N7
--register power-up is low

T1_readdata[5] = DFFEAS(T1L98, GLOBAL(LF1L42),  ,  , T1L87,  ,  ,  ,  );


--HD1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29 at MLABCELL_X21_Y9_N42
HD1L42 = ( EF1_address_reg_a[0] & ( UC3L1 & ( (HD1L76 & !EF1_ram_block1a37) ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L1 & ( (!EF1_ram_block1a5 & HD1L76) ) ) ) # ( EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L76 ) ) ) # ( !EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L76 ) ) );


--HD1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30 at LABCELL_X22_Y7_N12
HD1L43 = ( QC7_av_readdata_pre[5] & ( QC7_read_latency_shift_reg[0] ) ) # ( !QC7_av_readdata_pre[5] & ( QC7_read_latency_shift_reg[0] & ( ((!HD1L42) # ((UC2L1 & QC5_av_readdata_pre[5]))) # (HD1L41) ) ) ) # ( QC7_av_readdata_pre[5] & ( !QC7_read_latency_shift_reg[0] & ( ((!HD1L42) # ((UC2L1 & QC5_av_readdata_pre[5]))) # (HD1L41) ) ) ) # ( !QC7_av_readdata_pre[5] & ( !QC7_read_latency_shift_reg[0] & ( ((!HD1L42) # ((UC2L1 & QC5_av_readdata_pre[5]))) # (HD1L41) ) ) );


--WC2L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~16 at LABCELL_X27_Y9_N51
WC2L37 = ( ND2L2 & ( ZD1_d_writedata[9] & ( (!BD1L16 & (!BD1L17 & (BD1L3 & ZC1L2))) ) ) );


--ZD1L754 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~18 at MLABCELL_X21_Y6_N51
ZD1L754 = ( ZD1L10 & ( ZD1L110 ) ) # ( !ZD1L10 & ( ZD1L110 & ( (ZD1L755) # (ZD1L756) ) ) ) # ( ZD1L10 & ( !ZD1L110 & ( (!ZD1L756) # (ZD1L755) ) ) ) # ( !ZD1L10 & ( !ZD1L110 & ( ZD1L755 ) ) );


--ZD1_d_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X27_Y6_N26
--register power-up is low

ZD1_d_writedata[24] = DFFEAS(ZD1L604, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~17 at LABCELL_X35_Y6_N39
WC2L38 = ( ND2L2 & ( ZD1_d_writedata[24] & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--WC2_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_data[35] at LABCELL_X17_Y5_N6
WC2_src_data[35] = ( ND2_top_priority_reg[1] & ( WC2L21 ) ) # ( !ND2_top_priority_reg[1] & ( WC2L21 & ( (!ND2_top_priority_reg[0] & ((!TC1L21) # (ZD1L1117Q))) ) ) ) # ( ND2_top_priority_reg[1] & ( !WC2L21 & ( (ZD1L1117Q & TC1L21) ) ) ) # ( !ND2_top_priority_reg[1] & ( !WC2L21 & ( (!ND2_top_priority_reg[0] & (ZD1L1117Q & TC1L21)) ) ) );


--ZD1L759 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X24_Y7_N45
ZD1L759 = ( ZD1_av_ld_align_cycle[1] & ( (!ZD1_av_ld_align_cycle[0] & (ZD1_W_alu_result[0] & ZD1_W_alu_result[1])) ) ) # ( !ZD1_av_ld_align_cycle[1] & ( ((!ZD1_av_ld_align_cycle[0] & ZD1_W_alu_result[0])) # (ZD1_W_alu_result[1]) ) );


--ZD1_R_ctrl_ld_signed is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X21_Y3_N46
--register power-up is low

ZD1_R_ctrl_ld_signed = DFFEAS(ZD1L272, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L975 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X22_Y7_N51
ZD1L975 = ( ZD1L1004Q & ( ZD1L280 & ( ZD1_R_ctrl_ld_signed ) ) ) # ( ZD1L1004Q & ( !ZD1L280 & ( (ZD1_av_ld_byte0_data[7] & ZD1_R_ctrl_ld_signed) ) ) ) # ( !ZD1L1004Q & ( !ZD1L280 & ( (ZD1_av_ld_byte0_data[7] & ZD1_R_ctrl_ld_signed) ) ) );


--HD1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31 at LABCELL_X18_Y8_N57
HD1L44 = ( NC8_rp_valid & ( !KD8L15 ) );


--ZD1L1079 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~1 at LABCELL_X23_Y7_N18
ZD1L1079 = ( EF1_address_reg_a[0] & ( UC3L1 & ( (!ZD1_av_ld_aligning_data & ((!ZD1L1082) # (EF1_ram_block1a52))) ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L1 & ( (!ZD1_av_ld_aligning_data & ((!ZD1L1082) # (EF1_ram_block1a20))) ) ) ) # ( EF1_address_reg_a[0] & ( !UC3L1 & ( (!ZD1_av_ld_aligning_data & !ZD1L1082) ) ) ) # ( !EF1_address_reg_a[0] & ( !UC3L1 & ( (!ZD1_av_ld_aligning_data & !ZD1L1082) ) ) );


--ZD1L1080 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~2 at LABCELL_X23_Y7_N54
ZD1L1080 = ( ZD1L975 & ( ((ZD1_av_ld_aligning_data & ((!ZD1L759) # (ZD1_av_ld_byte3_data[4])))) # (ZD1L1079) ) ) # ( !ZD1L975 & ( ((ZD1_av_ld_aligning_data & (ZD1_av_ld_byte3_data[4] & ZD1L759))) # (ZD1L1079) ) );


--WC2L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~18 at LABCELL_X27_Y9_N9
WC2L39 = ( ND2L2 & ( ZD1_d_writedata[21] & ( (!BD1L16 & (BD1L3 & (!BD1L17 & ZC1L2))) ) ) );


--ZD1_d_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X27_Y6_N43
--register power-up is low

ZD1_d_writedata[29] = DFFEAS(ZD1L609, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~19 at LABCELL_X27_Y9_N12
WC2L40 = ( ND2L2 & ( ZD1_d_writedata[29] & ( (!BD1L16 & (!BD1L17 & (ZC1L2 & BD1L3))) ) ) );


--HD1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~32 at MLABCELL_X15_Y8_N51
HD1L45 = ( QC5_av_readdata_pre[25] & ( ((QC1_read_latency_shift_reg[0] & S1_readdata[25])) # (UC2L1) ) ) # ( !QC5_av_readdata_pre[25] & ( (QC1_read_latency_shift_reg[0] & S1_readdata[25]) ) );


--HD1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~33 at LABCELL_X22_Y8_N24
HD1L46 = ( HD1L21 & ( UC3L1 ) ) # ( !HD1L21 & ( UC3L1 & ( ((HD1L44 & PC9_out_payload[9])) # (HD1L45) ) ) ) # ( HD1L21 & ( !UC3L1 & ( ((HD1L44 & PC9_out_payload[9])) # (HD1L45) ) ) ) # ( !HD1L21 & ( !UC3L1 & ( ((HD1L44 & PC9_out_payload[9])) # (HD1L45) ) ) );


--ZD1L1083 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3 at LABCELL_X22_Y8_N51
ZD1L1083 = ( UC3L1 & ( !ZD1_av_ld_aligning_data & ( (!ZD1L1086) # ((!EF1_address_reg_a[0] & (EF1_ram_block1a21)) # (EF1_address_reg_a[0] & ((EF1_ram_block1a53)))) ) ) ) # ( !UC3L1 & ( !ZD1_av_ld_aligning_data & ( !ZD1L1086 ) ) );


--ZD1L1084 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~4 at LABCELL_X22_Y8_N12
ZD1L1084 = ( ZD1L759 & ( ((ZD1_av_ld_aligning_data & ZD1_av_ld_byte3_data[5])) # (ZD1L1083) ) ) # ( !ZD1L759 & ( ((ZD1_av_ld_aligning_data & ZD1L975)) # (ZD1L1083) ) );


--ZD1_d_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X27_Y6_N56
--register power-up is low

ZD1_d_writedata[25] = DFFEAS(ZD1L605, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~20 at LABCELL_X35_Y6_N21
WC2L41 = ( ZD1_d_writedata[25] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--ZD1L1071 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~5 at LABCELL_X17_Y8_N6
ZD1L1071 = ( ZD1L1074 & ( EF1_ram_block1a18 & ( (UC3L1 & (!ZD1_av_ld_aligning_data & ((!EF1_address_reg_a[0]) # (EF1_ram_block1a50)))) ) ) ) # ( !ZD1L1074 & ( EF1_ram_block1a18 & ( !ZD1_av_ld_aligning_data ) ) ) # ( ZD1L1074 & ( !EF1_ram_block1a18 & ( (EF1_address_reg_a[0] & (UC3L1 & (EF1_ram_block1a50 & !ZD1_av_ld_aligning_data))) ) ) ) # ( !ZD1L1074 & ( !EF1_ram_block1a18 & ( !ZD1_av_ld_aligning_data ) ) );


--ZD1L1072 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~6 at LABCELL_X23_Y8_N24
ZD1L1072 = ( ZD1L1071 ) # ( !ZD1L1071 & ( (ZD1_av_ld_aligning_data & ((!ZD1L759 & ((ZD1L975))) # (ZD1L759 & (ZD1_av_ld_byte3_data[2])))) ) );


--WC2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~21 at LABCELL_X35_Y6_N45
WC2L42 = ( ND2L2 & ( ZD1_d_writedata[22] & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--ZD1L1075 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7 at MLABCELL_X21_Y7_N42
ZD1L1075 = ( !ZD1_av_ld_aligning_data & ( ZD1L1078 & ( (UC3L1 & ((!EF1_address_reg_a[0] & ((EF1_ram_block1a19))) # (EF1_address_reg_a[0] & (EF1_ram_block1a51)))) ) ) ) # ( !ZD1_av_ld_aligning_data & ( !ZD1L1078 ) );


--ZD1L1076 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~8 at MLABCELL_X21_Y7_N30
ZD1L1076 = ( ZD1_av_ld_byte3_data[3] & ( ((ZD1_av_ld_aligning_data & ((ZD1L975) # (ZD1L759)))) # (ZD1L1075) ) ) # ( !ZD1_av_ld_byte3_data[3] & ( ((ZD1_av_ld_aligning_data & (!ZD1L759 & ZD1L975))) # (ZD1L1075) ) );


--WC2L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~22 at LABCELL_X27_Y9_N36
WC2L43 = ( ND2L2 & ( ZD1_d_writedata[23] & ( (!BD1L16 & (!BD1L17 & (ZC1L2 & BD1L3))) ) ) );


--ZD1L1087 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~9 at LABCELL_X23_Y8_N42
ZD1L1087 = ( ZD1L975 & ( ZD1_av_ld_aligning_data & ( (!ZD1L759) # (!ZD1L1089) ) ) ) # ( !ZD1L975 & ( ZD1_av_ld_aligning_data & ( (ZD1L759 & !ZD1L1089) ) ) ) # ( ZD1L975 & ( !ZD1_av_ld_aligning_data & ( (!ZD1L1089) # ((UC3L1 & GF1L4)) ) ) ) # ( !ZD1L975 & ( !ZD1_av_ld_aligning_data & ( (!ZD1L1089) # ((UC3L1 & GF1L4)) ) ) );


--ZD1_d_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X27_Y6_N49
--register power-up is low

ZD1_d_writedata[26] = DFFEAS(ZD1L606, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~23 at LABCELL_X35_Y6_N33
WC2L44 = ( ND2L2 & ( ZD1_d_writedata[26] & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--ZD1L1090 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~10 at LABCELL_X22_Y10_N9
ZD1L1090 = ( EF1_ram_block1a55 & ( EF1_address_reg_a[0] & ( (ZD1L1092 & !UC3L1) ) ) ) # ( !EF1_ram_block1a55 & ( EF1_address_reg_a[0] & ( ZD1L1092 ) ) ) # ( EF1_ram_block1a55 & ( !EF1_address_reg_a[0] & ( (ZD1L1092 & ((!EF1_ram_block1a23) # (!UC3L1))) ) ) ) # ( !EF1_ram_block1a55 & ( !EF1_address_reg_a[0] & ( (ZD1L1092 & ((!EF1_ram_block1a23) # (!UC3L1))) ) ) );


--ZD1L1091 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~11 at LABCELL_X22_Y8_N42
ZD1L1091 = ( ZD1L1090 & ( (ZD1_av_ld_aligning_data & ((!ZD1L759 & (ZD1L975)) # (ZD1L759 & ((ZD1_av_ld_byte3_data[7]))))) ) ) # ( !ZD1L1090 & ( (!ZD1_av_ld_aligning_data) # ((!ZD1L759 & (ZD1L975)) # (ZD1L759 & ((ZD1_av_ld_byte3_data[7])))) ) );


--ZD1_d_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X27_Y6_N7
--register power-up is low

ZD1_d_writedata[27] = DFFEAS(ZD1L607, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~24 at LABCELL_X35_Y6_N24
WC2L45 = ( ND2L2 & ( ZD1_d_writedata[27] & ( (ZC1L2 & (BD1L3 & (!BD1L17 & !BD1L16))) ) ) );


--ZD1L519 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~27 at LABCELL_X24_Y4_N18
ZD1L519 = (!ZD1_R_ctrl_shift_rot_right & (ZD1_E_shift_rot_result[27])) # (ZD1_R_ctrl_shift_rot_right & ((ZD1_E_shift_rot_result[29])));


--ZD1L826 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[27]~29 at MLABCELL_X21_Y5_N18
ZD1L826 = ( !ZD1L832 & ( (EE1_q_b[27] & !ZD1L831) ) );


--ZD1_d_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X27_Y6_N31
--register power-up is low

ZD1_d_writedata[30] = DFFEAS(ZD1L610, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~25 at LABCELL_X35_Y6_N57
WC2L46 = ( ND2L2 & ( ZD1_d_writedata[30] & ( (ZC1L2 & (!BD1L16 & (BD1L3 & !BD1L17))) ) ) );


--HD1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~34 at LABCELL_X23_Y8_N36
HD1L47 = ( HD1L29 & ( HD1L44 ) ) # ( !HD1L29 & ( HD1L44 & ( (((UC3L1 & HD1L22)) # (HD1L78)) # (PC9_out_payload[10]) ) ) ) # ( HD1L29 & ( !HD1L44 ) ) # ( !HD1L29 & ( !HD1L44 & ( ((UC3L1 & HD1L22)) # (HD1L78) ) ) );


--HD1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~35 at LABCELL_X22_Y8_N6
HD1L48 = ( HD1L79 & ( PC9_out_payload[8] ) ) # ( !HD1L79 & ( PC9_out_payload[8] & ( (((HD1L19 & UC3L1)) # (HD1L29)) # (HD1L44) ) ) ) # ( HD1L79 & ( !PC9_out_payload[8] ) ) # ( !HD1L79 & ( !PC9_out_payload[8] & ( ((HD1L19 & UC3L1)) # (HD1L29) ) ) );


--ZD1_d_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X27_Y6_N13
--register power-up is low

ZD1_d_writedata[28] = DFFEAS(ZD1L608, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WC2L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~26 at LABCELL_X35_Y6_N18
WC2L47 = ( ND2L2 & ( ZD1_d_writedata[28] & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--WC2L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~27 at LABCELL_X35_Y6_N27
WC2L48 = ( ND2L2 & ( ZD1_d_writedata[17] & ( (ZC1L2 & (BD1L3 & (!BD1L16 & !BD1L17))) ) ) );


--QC3_av_readdata_pre[13] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X13_Y9_N50
--register power-up is low

QC3_av_readdata_pre[13] = DFFEAS(QC3L23, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1034 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~2 at LABCELL_X22_Y7_N57
ZD1L1034 = ( ZD1L1036 & ( UC3L1 & ( (!ZD1L1037 & ((!EF1_address_reg_a[0] & ((!EF1_ram_block1a13))) # (EF1_address_reg_a[0] & (!EF1_ram_block1a45)))) ) ) ) # ( ZD1L1036 & ( !UC3L1 & ( !ZD1L1037 ) ) );


--ZD1L1035 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~3 at LABCELL_X22_Y7_N3
ZD1L1035 = ( ZD1L1034 & ( ZD1_av_ld_byte2_data[5] & ( (ZD1_av_ld_aligning_data & ((ZD1L759) # (ZD1L975))) ) ) ) # ( !ZD1L1034 & ( ZD1_av_ld_byte2_data[5] & ( ((!ZD1_av_ld_aligning_data) # (ZD1L759)) # (ZD1L975) ) ) ) # ( ZD1L1034 & ( !ZD1_av_ld_byte2_data[5] & ( (ZD1L975 & (!ZD1L759 & ZD1_av_ld_aligning_data)) ) ) ) # ( !ZD1L1034 & ( !ZD1_av_ld_byte2_data[5] & ( (!ZD1_av_ld_aligning_data) # ((ZD1L975 & !ZD1L759)) ) ) );


--ZD1L1005 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X23_Y7_N57
ZD1L1005 = ( ZD1L279 & ( (ZD1_D_iw[4]) # (ZD1L988) ) ) # ( !ZD1L279 );


--WC2L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~28 at LABCELL_X27_Y9_N33
WC2L49 = ( ND2L2 & ( ZD1_d_writedata[19] & ( (!BD1L16 & (!BD1L17 & (BD1L3 & ZC1L2))) ) ) );


--WC2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~29 at LABCELL_X27_Y9_N6
WC2L50 = ( ND2L2 & ( ZD1_d_writedata[18] & ( (!BD1L16 & (BD1L3 & (ZC1L2 & !BD1L17))) ) ) );


--ZD1L1039 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~4 at LABCELL_X24_Y8_N54
ZD1L1039 = ( PC8_mem[0][52] & ( (YC1L36 & (((PC9_out_payload[14] & KD8L15)) # (YC1_data_reg[14]))) ) ) # ( !PC8_mem[0][52] & ( (PC9_out_payload[14] & (KD8L15 & YC1L36)) ) );


--QC3_av_readdata_pre[14] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X13_Y8_N38
--register power-up is low

QC3_av_readdata_pre[14] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , V1_woverflow,  ,  , VCC);


--ZD1L1040 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~5 at LABCELL_X23_Y8_N0
ZD1L1040 = ( ZD1L975 & ( ZD1L1042 & ( (!ZD1L759) # ((!ZD1_av_ld_aligning_data) # (ZD1_av_ld_byte2_data[6])) ) ) ) # ( !ZD1L975 & ( ZD1L1042 & ( (!ZD1_av_ld_aligning_data) # ((ZD1L759 & ZD1_av_ld_byte2_data[6])) ) ) ) # ( ZD1L975 & ( !ZD1L1042 & ( (!ZD1_av_ld_aligning_data & (((ZD1L1039)))) # (ZD1_av_ld_aligning_data & ((!ZD1L759) # ((ZD1_av_ld_byte2_data[6])))) ) ) ) # ( !ZD1L975 & ( !ZD1L1042 & ( (!ZD1_av_ld_aligning_data & (((ZD1L1039)))) # (ZD1_av_ld_aligning_data & (ZD1L759 & ((ZD1_av_ld_byte2_data[6])))) ) ) );


--WC2L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~30 at LABCELL_X27_Y9_N54
WC2L51 = ( ND2L2 & ( ZD1_d_writedata[20] & ( (!BD1L16 & (!BD1L17 & (ZC1L2 & BD1L3))) ) ) );


--QC3_av_readdata_pre[15] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X13_Y9_N32
--register power-up is low

QC3_av_readdata_pre[15] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , V1_rvalid,  ,  , VCC);


--ZD1L1046 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~6 at LABCELL_X22_Y7_N36
ZD1L1046 = ( EF1_ram_block1a47 & ( !ZD1L1049 & ( (ZD1L1048 & ((!UC3L1) # ((!EF1_ram_block1a15 & !EF1_address_reg_a[0])))) ) ) ) # ( !EF1_ram_block1a47 & ( !ZD1L1049 & ( (ZD1L1048 & ((!EF1_ram_block1a15) # ((!UC3L1) # (EF1_address_reg_a[0])))) ) ) );


--ZD1L1047 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~7 at LABCELL_X22_Y7_N6
ZD1L1047 = ( ZD1L1046 & ( ZD1L975 & ( (ZD1_av_ld_aligning_data & ((!ZD1L759) # (ZD1_av_ld_byte2_data[7]))) ) ) ) # ( !ZD1L1046 & ( ZD1L975 & ( ((!ZD1L759) # (!ZD1_av_ld_aligning_data)) # (ZD1_av_ld_byte2_data[7]) ) ) ) # ( ZD1L1046 & ( !ZD1L975 & ( (ZD1_av_ld_byte2_data[7] & (ZD1L759 & ZD1_av_ld_aligning_data)) ) ) ) # ( !ZD1L1046 & ( !ZD1L975 & ( (!ZD1_av_ld_aligning_data) # ((ZD1_av_ld_byte2_data[7] & ZD1L759)) ) ) );


--ZD1L1067 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~12 at MLABCELL_X21_Y7_N18
ZD1L1067 = ( !ZD1_av_ld_aligning_data & ( UC3L1 & ( (!ZD1L1070) # ((!EF1_address_reg_a[0] & ((EF1_ram_block1a17))) # (EF1_address_reg_a[0] & (EF1_ram_block1a49))) ) ) ) # ( !ZD1_av_ld_aligning_data & ( !UC3L1 & ( !ZD1L1070 ) ) );


--ZD1L1068 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~13 at MLABCELL_X21_Y7_N12
ZD1L1068 = ( ZD1L975 & ( ZD1L759 & ( ((ZD1_av_ld_aligning_data & ZD1_av_ld_byte3_data[1])) # (ZD1L1067) ) ) ) # ( !ZD1L975 & ( ZD1L759 & ( ((ZD1_av_ld_aligning_data & ZD1_av_ld_byte3_data[1])) # (ZD1L1067) ) ) ) # ( ZD1L975 & ( !ZD1L759 & ( (ZD1L1067) # (ZD1_av_ld_aligning_data) ) ) ) # ( !ZD1L975 & ( !ZD1L759 & ( ZD1L1067 ) ) );


--WC2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~31 at LABCELL_X35_Y6_N6
WC2L52 = ( ZD1_d_writedata[7] & ( ND2L2 & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--WC2L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~32 at LABCELL_X35_Y6_N0
WC2L53 = ( ND2L2 & ( ZD1_d_writedata[6] & ( (ZC1L2 & (BD1L3 & (!BD1L17 & !BD1L16))) ) ) );


--ZD1L1061 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~14 at LABCELL_X13_Y8_N9
ZD1L1061 = ( S1_readdata[16] & ( QC2_read_latency_shift_reg[0] & ( (!HD1L29 & (!QC1_read_latency_shift_reg[0] & !T1_readdata[16])) ) ) ) # ( !S1_readdata[16] & ( QC2_read_latency_shift_reg[0] & ( (!HD1L29 & !T1_readdata[16]) ) ) ) # ( S1_readdata[16] & ( !QC2_read_latency_shift_reg[0] & ( (!HD1L29 & !QC1_read_latency_shift_reg[0]) ) ) ) # ( !S1_readdata[16] & ( !QC2_read_latency_shift_reg[0] & ( !HD1L29 ) ) );


--ZD1L1062 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~15 at LABCELL_X22_Y8_N30
ZD1L1062 = ( UC3L1 & ( ZD1L1065 & ( (!ZD1_av_ld_aligning_data & ((!EF1_address_reg_a[0] & ((EF1_ram_block1a16))) # (EF1_address_reg_a[0] & (EF1_ram_block1a48)))) ) ) ) # ( UC3L1 & ( !ZD1L1065 & ( !ZD1_av_ld_aligning_data ) ) ) # ( !UC3L1 & ( !ZD1L1065 & ( !ZD1_av_ld_aligning_data ) ) );


--ZD1L1063 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~16 at LABCELL_X22_Y8_N45
ZD1L1063 = ( ZD1_av_ld_byte3_data[0] & ( ((ZD1_av_ld_aligning_data & ((ZD1L759) # (ZD1L975)))) # (ZD1L1062) ) ) # ( !ZD1_av_ld_byte3_data[0] & ( ((ZD1_av_ld_aligning_data & (ZD1L975 & !ZD1L759))) # (ZD1L1062) ) );


--ZD1L734 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~19 at LABCELL_X16_Y5_N6
ZD1L734 = ( ZD1L170 & ( (!ZD1L755 & ((ZD1L70) # (ZD1L756))) ) ) # ( !ZD1L170 & ( (!ZD1L755 & (!ZD1L756 & ZD1L70)) ) );


--QC7_av_readdata_pre[7] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7] at FF_X22_Y7_N47
--register power-up is low

QC7_av_readdata_pre[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[7],  ,  , VCC);


--HD1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~36 at LABCELL_X27_Y8_N57
HD1L49 = ( PC9_out_payload[7] & ( YC1_data_reg[7] & ( (NC8_rp_valid & ((!PC8_mem[0][52] & ((KD8L15))) # (PC8_mem[0][52] & ((!KD8L15) # (PC8_mem[0][88]))))) ) ) ) # ( !PC9_out_payload[7] & ( YC1_data_reg[7] & ( (PC8_mem[0][52] & (NC8_rp_valid & ((!KD8L15) # (PC8_mem[0][88])))) ) ) ) # ( PC9_out_payload[7] & ( !YC1_data_reg[7] & ( (NC8_rp_valid & (KD8L15 & ((!PC8_mem[0][52]) # (PC8_mem[0][88])))) ) ) );


--T1_readdata[7] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[7] at FF_X17_Y10_N10
--register power-up is low

T1_readdata[7] = DFFEAS(T1L101, GLOBAL(LF1L42),  ,  , T1L87,  ,  ,  ,  );


--HD1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~37 at LABCELL_X22_Y10_N15
HD1L50 = ( EF1_ram_block1a39 & ( EF1_address_reg_a[0] & ( (HD1L77 & !UC3L1) ) ) ) # ( !EF1_ram_block1a39 & ( EF1_address_reg_a[0] & ( HD1L77 ) ) ) # ( EF1_ram_block1a39 & ( !EF1_address_reg_a[0] & ( (HD1L77 & ((!EF1_ram_block1a7) # (!UC3L1))) ) ) ) # ( !EF1_ram_block1a39 & ( !EF1_address_reg_a[0] & ( (HD1L77 & ((!EF1_ram_block1a7) # (!UC3L1))) ) ) );


--HD1L51 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~38 at LABCELL_X22_Y7_N18
HD1L51 = ( QC7_av_readdata_pre[7] & ( HD1L50 & ( (((QC5_av_readdata_pre[7] & UC2L1)) # (QC7_read_latency_shift_reg[0])) # (HD1L49) ) ) ) # ( !QC7_av_readdata_pre[7] & ( HD1L50 & ( ((QC5_av_readdata_pre[7] & UC2L1)) # (HD1L49) ) ) ) # ( QC7_av_readdata_pre[7] & ( !HD1L50 ) ) # ( !QC7_av_readdata_pre[7] & ( !HD1L50 ) );


--ZD1L735 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~20 at LABCELL_X16_Y5_N27
ZD1L735 = ( ZD1L74 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L174))) ) ) # ( !ZD1L74 & ( (!ZD1L755 & (ZD1L756 & ZD1L174)) ) );


--HD1L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~39 at LABCELL_X24_Y8_N18
HD1L52 = ( PC8_mem[0][52] & ( (YC1L36 & (((KD8L15 & PC9_out_payload[8])) # (YC1_data_reg[8]))) ) ) # ( !PC8_mem[0][52] & ( (KD8L15 & (PC9_out_payload[8] & YC1L36)) ) );


--QC3_av_readdata_pre[8] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X11_Y7_N52
--register power-up is low

QC3_av_readdata_pre[8] = DFFEAS(V1L66, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--HD1L53 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~40 at LABCELL_X22_Y10_N30
HD1L53 = ( EF1_ram_block1a40 & ( HD1L72 & ( (!HD1L29 & ((!UC3L1) # ((!EF1_ram_block1a8 & !EF1_address_reg_a[0])))) ) ) ) # ( !EF1_ram_block1a40 & ( HD1L72 & ( (!HD1L29 & ((!UC3L1) # ((!EF1_ram_block1a8) # (EF1_address_reg_a[0])))) ) ) );


--ZD1L1006 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~8 at LABCELL_X23_Y8_N33
ZD1L1006 = ( ZD1L759 & ( HD1L53 & ( (!ZD1_av_ld_aligning_data & (HD1L52)) # (ZD1_av_ld_aligning_data & ((ZD1_av_ld_byte2_data[0]))) ) ) ) # ( !ZD1L759 & ( HD1L53 & ( (!ZD1_av_ld_aligning_data & (HD1L52)) # (ZD1_av_ld_aligning_data & ((ZD1L975))) ) ) ) # ( ZD1L759 & ( !HD1L53 & ( (!ZD1_av_ld_aligning_data) # (ZD1_av_ld_byte2_data[0]) ) ) ) # ( !ZD1L759 & ( !HD1L53 & ( (!ZD1_av_ld_aligning_data) # (ZD1L975) ) ) );


--ZD1L736 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~21 at LABCELL_X16_Y5_N9
ZD1L736 = ( ZD1L78 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L178))) ) ) # ( !ZD1L78 & ( (!ZD1L755 & (ZD1L756 & ZD1L178)) ) );


--ZD1L1007 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9 at LABCELL_X24_Y8_N12
ZD1L1007 = ( PC8_mem[0][52] & ( (YC1L36 & (((PC9_out_payload[9] & KD8L15)) # (YC1_data_reg[9]))) ) ) # ( !PC8_mem[0][52] & ( (PC9_out_payload[9] & (KD8L15 & YC1L36)) ) );


--QC3_av_readdata_pre[9] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X16_Y7_N58
--register power-up is low

QC3_av_readdata_pre[9] = DFFEAS(V1_av_readdata[9], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1008 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~10 at LABCELL_X23_Y8_N48
ZD1L1008 = ( ZD1_av_ld_byte2_data[1] & ( ZD1L975 & ( ((ZD1L1010) # (ZD1L1007)) # (ZD1_av_ld_aligning_data) ) ) ) # ( !ZD1_av_ld_byte2_data[1] & ( ZD1L975 & ( (!ZD1_av_ld_aligning_data & (((ZD1L1010) # (ZD1L1007)))) # (ZD1_av_ld_aligning_data & (!ZD1L759)) ) ) ) # ( ZD1_av_ld_byte2_data[1] & ( !ZD1L975 & ( (!ZD1_av_ld_aligning_data & (((ZD1L1010) # (ZD1L1007)))) # (ZD1_av_ld_aligning_data & (ZD1L759)) ) ) ) # ( !ZD1_av_ld_byte2_data[1] & ( !ZD1L975 & ( (!ZD1_av_ld_aligning_data & ((ZD1L1010) # (ZD1L1007))) ) ) );


--ZD1L737 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~22 at LABCELL_X16_Y5_N0
ZD1L737 = ( ZD1L182 & ( (!ZD1L755 & ((ZD1L82) # (ZD1L756))) ) ) # ( !ZD1L182 & ( (!ZD1L755 & (!ZD1L756 & ZD1L82)) ) );


--ZD1L1014 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~11 at LABCELL_X24_Y8_N6
ZD1L1014 = ( PC8_mem[0][52] & ( (YC1L36 & (((PC9_out_payload[10] & KD8L15)) # (YC1_data_reg[10]))) ) ) # ( !PC8_mem[0][52] & ( (PC9_out_payload[10] & (KD8L15 & YC1L36)) ) );


--QC3_av_readdata_pre[10] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X13_Y8_N35
--register power-up is low

QC3_av_readdata_pre[10] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , V1_ac,  ,  , VCC);


--ZD1L1015 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~12 at LABCELL_X23_Y8_N21
ZD1L1015 = ( ZD1L759 & ( ZD1_av_ld_byte2_data[2] & ( ((ZD1L1014) # (ZD1L1017)) # (ZD1_av_ld_aligning_data) ) ) ) # ( !ZD1L759 & ( ZD1_av_ld_byte2_data[2] & ( (!ZD1_av_ld_aligning_data & (((ZD1L1014)) # (ZD1L1017))) # (ZD1_av_ld_aligning_data & (((ZD1L975)))) ) ) ) # ( ZD1L759 & ( !ZD1_av_ld_byte2_data[2] & ( (!ZD1_av_ld_aligning_data & ((ZD1L1014) # (ZD1L1017))) ) ) ) # ( !ZD1L759 & ( !ZD1_av_ld_byte2_data[2] & ( (!ZD1_av_ld_aligning_data & (((ZD1L1014)) # (ZD1L1017))) # (ZD1_av_ld_aligning_data & (((ZD1L975)))) ) ) );


--ZD1L1022 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~13 at LABCELL_X18_Y8_N12
ZD1L1022 = ( EF1_ram_block1a11 & ( !ZD1L1025 & ( (!ZD1L1026 & ((!UC3L1) # ((!EF1_ram_block1a43 & EF1_address_reg_a[0])))) ) ) ) # ( !EF1_ram_block1a11 & ( !ZD1L1025 & ( (!ZD1L1026 & ((!EF1_ram_block1a43) # ((!UC3L1) # (!EF1_address_reg_a[0])))) ) ) );


--ZD1L1023 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~14 at LABCELL_X23_Y8_N15
ZD1L1023 = ( ZD1L759 & ( ZD1_av_ld_byte2_data[3] & ( (!ZD1L1022) # (ZD1_av_ld_aligning_data) ) ) ) # ( !ZD1L759 & ( ZD1_av_ld_byte2_data[3] & ( (!ZD1_av_ld_aligning_data & ((!ZD1L1022))) # (ZD1_av_ld_aligning_data & (ZD1L975)) ) ) ) # ( ZD1L759 & ( !ZD1_av_ld_byte2_data[3] & ( (!ZD1L1022 & !ZD1_av_ld_aligning_data) ) ) ) # ( !ZD1L759 & ( !ZD1_av_ld_byte2_data[3] & ( (!ZD1_av_ld_aligning_data & ((!ZD1L1022))) # (ZD1_av_ld_aligning_data & (ZD1L975)) ) ) );


--ZD1L1027 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~15 at LABCELL_X24_Y8_N42
ZD1L1027 = ( KD8L15 & ( (YC1L36 & (((PC8_mem[0][52] & YC1_data_reg[12])) # (PC9_out_payload[12]))) ) ) # ( !KD8L15 & ( (YC1L36 & (PC8_mem[0][52] & YC1_data_reg[12])) ) );


--QC3_av_readdata_pre[12] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X16_Y7_N2
--register power-up is low

QC3_av_readdata_pre[12] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , JC2L9Q,  ,  , VCC);


--ZD1L1028 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~16 at LABCELL_X23_Y7_N6
ZD1L1028 = ( ZD1_av_ld_aligning_data & ( ZD1L975 & ( (!ZD1L759) # (ZD1_av_ld_byte2_data[4]) ) ) ) # ( !ZD1_av_ld_aligning_data & ( ZD1L975 & ( (ZD1L1027) # (ZD1L1030) ) ) ) # ( ZD1_av_ld_aligning_data & ( !ZD1L975 & ( (ZD1L759 & ZD1_av_ld_byte2_data[4]) ) ) ) # ( !ZD1_av_ld_aligning_data & ( !ZD1L975 & ( (ZD1L1027) # (ZD1L1030) ) ) );


--T1L128 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~18 at MLABCELL_X15_Y10_N51
T1L128 = ( XB1_transfer_complete & ( (T1_s_serial_transfer.STATE_2_WRITE_TRANSFER & !T1_internal_reset) ) );


--ZD1L603 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X24_Y6_N6
ZD1L603 = ( ZD1_D_iw[4] ) # ( !ZD1_D_iw[4] & ( (!ZD1L277 & !ZD1L279) ) );


--ZD1L846 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~12 at LABCELL_X23_Y6_N0
ZD1L846 = ( ZD1_R_ctrl_hi_imm16 & ( ZD1_D_iw[19] ) ) # ( !ZD1_R_ctrl_hi_imm16 & ( (!ZD1_R_src2_use_imm & ((EE2_q_b[29]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21])) ) );


--ZD1L828 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[29]~30 at MLABCELL_X21_Y4_N51
ZD1L828 = (!ZD1L832 & (EE1_q_b[29] & !ZD1L831));


--ZD1L845 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~13 at LABCELL_X23_Y6_N42
ZD1L845 = ( EE2_q_b[28] & ( (!ZD1_R_ctrl_hi_imm16 & (((!ZD1_R_src2_use_imm)) # (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[18])))) ) ) # ( !EE2_q_b[28] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_D_iw[21] & (ZD1_R_src2_use_imm))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[18])))) ) );


--ZD1L827 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[28]~31 at MLABCELL_X21_Y4_N18
ZD1L827 = ( !ZD1L831 & ( (EE1_q_b[28] & !ZD1L832) ) );


--ZD1L844 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~14 at LABCELL_X23_Y6_N30
ZD1L844 = ( ZD1_D_iw[17] & ( ((!ZD1_R_src2_use_imm & ((EE2_q_b[27]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16) ) ) # ( !ZD1_D_iw[17] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm & ((EE2_q_b[27]))) # (ZD1_R_src2_use_imm & (ZD1_D_iw[21])))) ) );


--ZD1L848 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~15 at LABCELL_X23_Y6_N36
ZD1L848 = ( !ZD1L849 & ( (!ZD1_R_src2_use_imm & ((!ZD1_R_ctrl_hi_imm16 & (EE2_q_b[31])) # (ZD1_R_ctrl_hi_imm16 & ((ZD1_D_iw[21]))))) # (ZD1_R_src2_use_imm & (((ZD1_D_iw[21])))) ) );


--ZD1L830 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[31]~32 at MLABCELL_X21_Y4_N30
ZD1L830 = ( !ZD1L831 & ( (!ZD1L832 & EE1_q_b[31]) ) );


--ZD1L847 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~16 at LABCELL_X23_Y6_N33
ZD1L847 = ( EE2_q_b[30] & ( (!ZD1_R_ctrl_hi_imm16 & ((!ZD1_R_src2_use_imm) # ((ZD1_D_iw[21])))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[20])))) ) ) # ( !EE2_q_b[30] & ( (!ZD1_R_ctrl_hi_imm16 & (ZD1_R_src2_use_imm & (ZD1_D_iw[21]))) # (ZD1_R_ctrl_hi_imm16 & (((ZD1_D_iw[20])))) ) );


--ZD1L829 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[30]~33 at LABCELL_X22_Y4_N24
ZD1L829 = ( !ZD1L832 & ( (EE1_q_b[30] & !ZD1L831) ) );


--VE1_sr[34] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X3_Y5_N14
--register power-up is low

VE1_sr[34] = DFFEAS(VE1L65, A1L5,  ,  , VE1L29,  ,  ,  ,  );


--X1_za_valid is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_valid at FF_X25_Y8_N26
--register power-up is low

X1_za_valid = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , X1_rd_valid[2],  ,  , VCC);


--PC9_full is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|full at FF_X25_Y8_N29
--register power-up is low

PC9_full = DFFEAS(PC9L17, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC9_write is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|write at MLABCELL_X25_Y8_N24
PC9_write = (!PC9_full & X1_za_valid);


--PC9L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0 at MLABCELL_X25_Y8_N45
PC9L15 = ( PC9_write & ( (!PC9_internal_out_ready) # ((!PC9_internal_out_valid) # (PC9_empty)) ) ) # ( !PC9_write & ( (!PC9L8 & PC9_empty) ) );


--PC9L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~0 at MLABCELL_X25_Y8_N39
PC9L11 = !PC9_rd_ptr[0] $ (((!PC9_internal_out_ready) # (!PC9_internal_out_valid)));


--PC9L1 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0 at MLABCELL_X25_Y8_N48
PC9L1 = !PC9_wr_ptr[0] $ (!PC9_wr_ptr[1]);


--PC9L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~1 at MLABCELL_X25_Y8_N36
PC9L12 = ( PC9_rd_ptr[0] & ( !PC9_rd_ptr[1] $ (((!PC9_internal_out_ready) # (!PC9_internal_out_valid))) ) ) # ( !PC9_rd_ptr[0] & ( PC9_rd_ptr[1] ) );


--PC9L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1 at MLABCELL_X25_Y8_N57
PC9L2 = !PC9_wr_ptr[2] $ (((!PC9_wr_ptr[0]) # (!PC9_wr_ptr[1])));


--PC9L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 at MLABCELL_X25_Y8_N21
PC9L13 = ( PC9_rd_ptr[2] & ( PC9_internal_out_ready & ( (!PC9_rd_ptr[1]) # ((!PC9_internal_out_valid) # (!PC9_rd_ptr[0])) ) ) ) # ( !PC9_rd_ptr[2] & ( PC9_internal_out_ready & ( (PC9_rd_ptr[1] & (PC9_internal_out_valid & PC9_rd_ptr[0])) ) ) ) # ( PC9_rd_ptr[2] & ( !PC9_internal_out_ready ) );


--PC8_mem_used[3] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3] at FF_X28_Y9_N5
--register power-up is low

PC8_mem_used[3] = DFFEAS(PC8L94, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L80,  ,  ,  ,  );


--PC8L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always2~0 at LABCELL_X29_Y10_N51
PC8L3 = ( NC8L2 ) # ( !NC8L2 & ( !PC8_mem_used[2] ) );


--PC8L92 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7 at MLABCELL_X28_Y9_N42
PC8L92 = ( PC8_mem_used[1] & ( ((BD1L19 & (NC8L8 & QC1L3))) # (PC8_mem_used[3]) ) ) # ( !PC8_mem_used[1] & ( (PC8_mem_used[3] & ((!BD1L19) # ((!NC8L8) # (!QC1L3)))) ) );


--PC8_mem[3][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52] at FF_X28_Y9_N34
--register power-up is low

PC8_mem[3][52] = DFFEAS(PC8L39, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]~2 at LABCELL_X29_Y10_N6
PC8L30 = ( PC8_mem[2][52] & ( PC8L3 & ( (!PC8_mem_used[3]) # (PC8_mem[3][52]) ) ) ) # ( !PC8_mem[2][52] & ( PC8L3 & ( (!PC8_mem_used[3]) # (PC8_mem[3][52]) ) ) ) # ( PC8_mem[2][52] & ( !PC8L3 ) );


--YC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0 at MLABCELL_X25_Y8_N12
YC1L20 = ((KD8L15 & PC9_out_payload[0])) # (YC1_data_reg[0]);


--YC1L2 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|always10~1 at LABCELL_X18_Y8_N0
YC1L2 = (!KD8L15) # (!YC1L1);


--BB1_readdata[0] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[0] at FF_X25_Y9_N40
--register power-up is low

BB1_readdata[0] = DFFEAS(BB1_read_mux_out[0], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1_readdata[0] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[0] at FF_X11_Y6_N31
--register power-up is low

FB1_readdata[0] = DFFEAS(FB1L72, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AB1_readdata[0] is nios_system:NiosII|nios_system_pin:pin|readdata[0] at LABCELL_X13_Y6_N33
AB1_readdata[0] = ( S1L6 & ( AB1_data_out ) );


--V1_read_0 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X12_Y7_N32
--register power-up is low

V1_read_0 = DFFEAS(V1L74, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_read_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en at FF_X10_Y9_N55
--register power-up is low

S1_read_interrupt_en = DFFEAS(S1L22, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--S1L61 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~0 at LABCELL_X10_Y11_N48
S1L61 = ( S1_read_interrupt_en & ( RB2_q_b[0] & ( (!ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB1_q_b[0]))) # (ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (HB1_right_audio_fifo_read_space[0])))) ) ) ) # ( !S1_read_interrupt_en & ( RB2_q_b[0] & ( (!ZD1_W_alu_result[2] & (RB1_q_b[0] & ((ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (HB1_right_audio_fifo_read_space[0])))) ) ) ) # ( S1_read_interrupt_en & ( !RB2_q_b[0] & ( (!ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB1_q_b[0]))) # (ZD1_W_alu_result[2] & (((HB1_right_audio_fifo_read_space[0] & !ZD1_W_alu_result[3])))) ) ) ) # ( !S1_read_interrupt_en & ( !RB2_q_b[0] & ( (!ZD1_W_alu_result[2] & (RB1_q_b[0] & ((ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((HB1_right_audio_fifo_read_space[0] & !ZD1_W_alu_result[3])))) ) ) );


--S1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[1]~1 at MLABCELL_X15_Y8_N39
S1L28 = ( BD1L10 & ( ZD1_W_alu_result[4] & ( ((ZC1L1 & (BC1_rst1 & !PC1_mem_used[1]))) # (CB1_r_sync_rst) ) ) ) # ( !BD1L10 & ( ZD1_W_alu_result[4] & ( CB1_r_sync_rst ) ) ) # ( BD1L10 & ( !ZD1_W_alu_result[4] & ( CB1_r_sync_rst ) ) ) # ( !BD1L10 & ( !ZD1_W_alu_result[4] & ( CB1_r_sync_rst ) ) );


--T1_ack is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|ack at LABCELL_X16_Y10_N15
T1_ack = (!XB1_shiftreg_data[18] & (!XB1_shiftreg_data[0] & !XB1_shiftreg_data[9]));


--T1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~0 at LABCELL_X17_Y10_N45
T1L93 = ( T1_ack & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & (XB1_shiftreg_data[1])) # (ZD1_W_alu_result[3] & ((T1_address_reg[0]))))) # (ZD1_W_alu_result[2] & (ZD1_W_alu_result[3] & (XB1_shiftreg_data[1]))) ) ) # ( !T1_ack & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & (XB1_shiftreg_data[1])) # (ZD1_W_alu_result[3] & ((T1_address_reg[0]))))) # (ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3]) # ((XB1_shiftreg_data[1])))) ) );


--T1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~1 at MLABCELL_X15_Y9_N12
T1L94 = ( T1_readdata[0] & ( T1L93 & ( (!AD1L12) # ((!T1L40) # ((!BD1L11) # (!S1L6))) ) ) ) # ( !T1_readdata[0] & ( T1L93 & ( (AD1L12 & (T1L40 & (BD1L11 & !S1L6))) ) ) ) # ( T1_readdata[0] & ( !T1L93 & ( (!AD1L12) # ((!T1L40) # (!BD1L11)) ) ) );


--ZD1L355 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~27 at LABCELL_X19_Y5_N9
ZD1L355 = ( ZD1L449Q & ( ((!ZD1_R_ctrl_logic & (ZD1L198)) # (ZD1_R_ctrl_logic & ((ZD1L401)))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1L449Q & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & (ZD1L198)) # (ZD1_R_ctrl_logic & ((ZD1L401))))) ) );


--ZD1L920 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X19_Y6_N24
ZD1L920 = ( ZD1_W_estatus_reg & ( (!ZD1L788Q) # ((!ZD1L659) # (ZD1_E_src1[0])) ) ) # ( !ZD1_W_estatus_reg & ( (ZD1L788Q & (ZD1_E_src1[0] & ZD1L659)) ) );


--ZD1L925 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0 at LABCELL_X19_Y6_N57
ZD1L925 = (ZD1L316Q & (ZD1L660 & (ZD1L788Q & ZD1_E_valid_from_R)));


--ZD1_R_ctrl_shift_logical is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X19_Y4_N34
--register power-up is low

ZD1_R_ctrl_shift_logical = DFFEAS(ZD1L286, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1_R_ctrl_rot_right is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X24_Y4_N56
--register power-up is low

ZD1_R_ctrl_rot_right = DFFEAS(ZD1_R_ctrl_rot_right_nxt, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L445 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X24_Y4_N30
ZD1L445 = ( !ZD1_R_ctrl_shift_logical & ( (!ZD1_R_ctrl_rot_right & (ZD1_E_shift_rot_result[31])) # (ZD1_R_ctrl_rot_right & ((ZD1_E_shift_rot_result[0]))) ) );


--ZD1L491 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~28 at LABCELL_X24_Y4_N33
ZD1L491 = ( ZD1_R_ctrl_shift_rot_right & ( ZD1L449Q ) ) # ( !ZD1_R_ctrl_shift_rot_right & ( ZD1L445 ) );


--GE1_oci_ienable[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X11_Y5_N1
--register power-up is low

GE1_oci_ienable[31] = DFFEAS(GE1L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  , GE1L15,  ,  ,  ,  );


--GE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0 at LABCELL_X11_Y5_N9
GE1L12 = (GE1_oci_ienable[31] & (CE1_address[0] & GE1L3));


--ZD1L649 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~16 at LABCELL_X22_Y3_N45
ZD1L649 = ( ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (ZD1_D_iw[13] & (ZD1_D_iw[14] & (ZD1_D_iw[12] & !ZD1_D_iw[15]))) ) ) );


--ZD1_D_op_wrctl is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X19_Y6_N15
ZD1_D_op_wrctl = ( ZD1L649 & ( ZD1L618 ) );


--CE1_writedata[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X2_Y5_N46
--register power-up is low

CE1_writedata[1] = DFFEAS(WC1L20, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GE1L15 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X11_Y5_N54
GE1L15 = ( GE1L1 & ( !CE1_address[3] & ( (CE1_write & (CE1_address[0] & (CE1_debugaccess & GE1L2))) ) ) );


--JC1_b_full is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X10_Y7_N38
--register power-up is low

JC1_b_full = DFFEAS(JC1L4, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X9_Y7_N40
--register power-up is low

MC1_counter_reg_bit[3] = DFFEAS(MC1_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--MC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X9_Y7_N31
--register power-up is low

MC1_counter_reg_bit[0] = DFFEAS(MC1_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--MC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X9_Y7_N37
--register power-up is low

MC1_counter_reg_bit[2] = DFFEAS(MC1_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--MC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X9_Y7_N35
--register power-up is low

MC1_counter_reg_bit[1] = DFFEAS(MC1_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--V1L57 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X10_Y7_N57
V1L57 = ( MC1_counter_reg_bit[0] & ( MC1_counter_reg_bit[3] ) ) # ( !MC1_counter_reg_bit[0] & ( (MC1_counter_reg_bit[3] & ((MC1_counter_reg_bit[1]) # (MC1_counter_reg_bit[2]))) ) );


--MC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X9_Y7_N46
--register power-up is low

MC1_counter_reg_bit[5] = DFFEAS(MC1_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--MC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X9_Y7_N43
--register power-up is low

MC1_counter_reg_bit[4] = DFFEAS(MC1_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC1L1,  ,  ,  ,  );


--V1L58 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X10_Y7_N24
V1L58 = ( !MC1_counter_reg_bit[5] & ( (!V1L57 & (!JC1_b_full & !MC1_counter_reg_bit[4])) ) );


--V1L72 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X12_Y7_N12
V1L72 = ( ZD1_W_alu_result[3] & ( (!PC3L6Q & (!V1_av_waitrequest & BD1L13)) ) );


--V1L78 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X12_Y10_N51
V1L78 = ( ZC1L2 & ( (AD1L13 & (ZD1_W_alu_result[2] & V1L72)) ) );


--JC2_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X10_Y7_N44
--register power-up is low

JC2_b_non_empty = DFFEAS(JC2L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L63Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X6_Y3_N20
--register power-up is low

BC1L63Q = AMPP_FUNCTION(LF1L42, BC1L62, !CB1_r_sync_rst);


--V1L83 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at LABCELL_X10_Y7_N45
V1L83 = ( V1_read_0 & ( (JC2_b_non_empty & BC1L63Q) ) ) # ( !V1_read_0 & ( ((JC2_b_non_empty & BC1L63Q)) # (V1_pause_irq) ) );


--MC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y7_N32
--register power-up is low

MC2_counter_reg_bit[0] = DFFEAS(MC2_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--V1L59 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X11_Y7_N54
V1L59 = ( MC2_counter_reg_bit[0] & ( V1L18 ) ) # ( !MC2_counter_reg_bit[0] & ( (V1L18 & ((V1L26) # (V1L22))) ) );


--V1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X11_Y7_N48
V1L60 = ( !V1L10 & ( (!V1L14 & (!V1L2 & (!V1L59 & !V1L6))) ) );


--FB1L71 is nios_system:NiosII|nios_system_timer_0:timer_0|period_l_wr_strobe~0 at LABCELL_X13_Y7_N6
FB1L71 = ( !QC9_wait_latency_counter[1] & ( !PC10_mem_used[1] & ( (BC1_rst1 & (!QC9_wait_latency_counter[0] & (BD1L8 & AD1L13))) ) ) );


--FB1_delayed_unxcounter_is_zeroxx0 is nios_system:NiosII|nios_system_timer_0:timer_0|delayed_unxcounter_is_zeroxx0 at FF_X12_Y10_N17
--register power-up is low

FB1_delayed_unxcounter_is_zeroxx0 = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , FB1L43,  ,  , VCC);


--FB1_internal_counter[5] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[5] at FF_X12_Y10_N59
--register power-up is low

FB1_internal_counter[5] = DFFEAS(FB1L61, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[4] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[4] at FF_X12_Y10_N56
--register power-up is low

FB1_internal_counter[4] = DFFEAS(FB1L62, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[9] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[9] at FF_X11_Y10_N56
--register power-up is low

FB1_internal_counter[9] = DFFEAS(FB1L63, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[8] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[8] at FF_X11_Y10_N53
--register power-up is low

FB1_internal_counter[8] = DFFEAS(FB1L64, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[7] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[7] at FF_X11_Y10_N50
--register power-up is low

FB1_internal_counter[7] = DFFEAS(FB1L65, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[6] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[6] at FF_X11_Y10_N59
--register power-up is low

FB1_internal_counter[6] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44, FB1L66,  ,  , VCC);


--FB1L41 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~0 at LABCELL_X11_Y10_N33
FB1L41 = ( FB1_internal_counter[7] & ( (FB1_internal_counter[8] & (FB1_internal_counter[6] & FB1_internal_counter[9])) ) );


--FB1_internal_counter[3] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[3] at FF_X11_Y10_N32
--register power-up is low

FB1_internal_counter[3] = DFFEAS(FB1L67, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[2] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[2] at FF_X11_Y10_N38
--register power-up is low

FB1_internal_counter[2] = DFFEAS(FB1L68, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[1] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[1] at FF_X11_Y10_N41
--register power-up is low

FB1_internal_counter[1] = DFFEAS(FB1L69, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1_internal_counter[0] is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter[0] at FF_X11_Y10_N44
--register power-up is low

FB1_internal_counter[0] = DFFEAS(FB1L70, GLOBAL(LF1L42), !CB1_r_sync_rst,  , FB1L44,  ,  ,  ,  );


--FB1L42 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~1 at LABCELL_X11_Y10_N45
FB1L42 = ( FB1_internal_counter[0] & ( (FB1_internal_counter[3] & (FB1_internal_counter[1] & FB1_internal_counter[2])) ) );


--FB1L43 is nios_system:NiosII|nios_system_timer_0:timer_0|Equal0~2 at LABCELL_X11_Y10_N57
FB1L43 = ( FB1L41 & ( (FB1L42 & (FB1_internal_counter[4] & FB1_internal_counter[5])) ) );


--FB1L78 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~0 at LABCELL_X12_Y10_N15
FB1L78 = ( FB1L43 & ( FB1_delayed_unxcounter_is_zeroxx0 & ( !FB1_timeout_occurred ) ) ) # ( !FB1L43 & ( FB1_delayed_unxcounter_is_zeroxx0 & ( !FB1_timeout_occurred ) ) ) # ( !FB1L43 & ( !FB1_delayed_unxcounter_is_zeroxx0 & ( !FB1_timeout_occurred ) ) );


--FB1L79 is nios_system:NiosII|nios_system_timer_0:timer_0|timeout_occurred~1 at LABCELL_X11_Y6_N57
FB1L79 = ( FB1L71 & ( ZD1_W_alu_result[3] & ( !FB1L78 ) ) ) # ( !FB1L71 & ( ZD1_W_alu_result[3] & ( !FB1L78 ) ) ) # ( FB1L71 & ( !ZD1_W_alu_result[3] & ( (!FB1L78 & ((ZD1_W_alu_result[4]) # (ZD1_W_alu_result[2]))) ) ) ) # ( !FB1L71 & ( !ZD1_W_alu_result[3] & ( !FB1L78 ) ) );


--FB1L46 is nios_system:NiosII|nios_system_timer_0:timer_0|control_register~0 at LABCELL_X11_Y6_N24
FB1L46 = ( FB1_control_register & ( ZD1_W_alu_result[2] & ( (!FB1L71) # (((ZD1_W_alu_result[4]) # (ZD1_d_writedata[0])) # (ZD1_W_alu_result[3])) ) ) ) # ( !FB1_control_register & ( ZD1_W_alu_result[2] & ( (FB1L71 & (!ZD1_W_alu_result[3] & (ZD1_d_writedata[0] & !ZD1_W_alu_result[4]))) ) ) ) # ( FB1_control_register & ( !ZD1_W_alu_result[2] ) );


--UE1_jdo[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X8_Y4_N17
--register power-up is low

UE1_jdo[19] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[19],  ,  , VCC);


--UE1_jdo[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X6_Y4_N56
--register power-up is low

UE1_jdo[18] = DFFEAS(UE1L34, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--KE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X7_Y5_N30
KE1L2 = ( KE1_break_on_reset & ( UE1_jdo[18] & ( UE1_jdo[19] ) ) ) # ( !KE1_break_on_reset & ( UE1_jdo[18] & ( UE1_jdo[19] ) ) ) # ( KE1_break_on_reset & ( !UE1_jdo[18] ) ) # ( !KE1_break_on_reset & ( !UE1_jdo[18] & ( UE1_jdo[19] ) ) );


--XE1_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X9_Y6_N40
--register power-up is low

XE1_din_s1 = DFFEAS(XE1L2, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1_writedata[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X2_Y5_N40
--register power-up is low

CE1_writedata[3] = DFFEAS(WC1L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--GE1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X11_Y5_N36
GE1L14 = ( CE1_writedata[3] & ( (GE1_oci_single_step_mode) # (GE1L16) ) ) # ( !CE1_writedata[3] & ( (!GE1L16 & GE1_oci_single_step_mode) ) );


--HF2_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X10_Y2_N17
--register power-up is low

HF2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , HF2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--CB1L13 is nios_system:NiosII|altera_reset_controller:rst_controller|always2~0 at LABCELL_X10_Y2_N12
CB1L13 = ( CB1_r_sync_rst_chain[2] & ( HF2_altera_reset_synchronizer_int_chain_out ) ) # ( !CB1_r_sync_rst_chain[2] );


--ZD1L730 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~23 at LABCELL_X16_Y5_N3
ZD1L730 = ( ZD1L94 & ( (!ZD1L755 & ((!ZD1L756) # (ZD1L202))) ) ) # ( !ZD1L94 & ( (!ZD1L755 & (ZD1L756 & ZD1L202)) ) );


--ZD1L731 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~24 at MLABCELL_X15_Y5_N51
ZD1L731 = ( ZD1L206 & ( (!ZD1L755 & ((ZD1L756) # (ZD1L98))) ) ) # ( !ZD1L206 & ( (ZD1L98 & (!ZD1L756 & !ZD1L755)) ) );


--KE1_monitor_error is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X3_Y5_N47
--register power-up is low

KE1_monitor_error = DFFEAS(KE1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X10_Y5_N30
CE1L80 = ( GE1L3 & ( CE1_address[0] & ( (!CE1_address[8] & (DF1_q_a[0])) # (CE1_address[8] & ((!GE1_oci_ienable[0]))) ) ) ) # ( !GE1L3 & ( CE1_address[0] & ( (DF1_q_a[0] & !CE1_address[8]) ) ) ) # ( GE1L3 & ( !CE1_address[0] & ( (!CE1_address[8] & (DF1_q_a[0])) # (CE1_address[8] & ((KE1L7Q))) ) ) ) # ( !GE1L3 & ( !CE1_address[0] & ( (DF1_q_a[0] & !CE1_address[8]) ) ) );


--CE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X11_Y5_N24
CE1L81 = ( CE1_address[0] & ( KE1_monitor_ready & ( (!CE1_address[8] & (((DF1_q_a[1])))) # (CE1_address[8] & (GE1L3 & ((!GE1_oci_ienable[1])))) ) ) ) # ( !CE1_address[0] & ( KE1_monitor_ready & ( (!CE1_address[8] & ((DF1_q_a[1]))) # (CE1_address[8] & (GE1L3)) ) ) ) # ( CE1_address[0] & ( !KE1_monitor_ready & ( (!CE1_address[8] & (((DF1_q_a[1])))) # (CE1_address[8] & (GE1L3 & ((!GE1_oci_ienable[1])))) ) ) ) # ( !CE1_address[0] & ( !KE1_monitor_ready & ( (DF1_q_a[1] & !CE1_address[8]) ) ) );


--KE1_monitor_go is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X3_Y5_N49
--register power-up is low

KE1_monitor_go = DFFEAS(KE1L9, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--CE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at MLABCELL_X3_Y5_N27
CE1L82 = ( GE1_oci_ienable[31] & ( (GE1L3 & ((KE1_monitor_go) # (CE1_address[0]))) ) ) # ( !GE1_oci_ienable[31] & ( (!CE1_address[0] & (GE1L3 & KE1_monitor_go)) ) );


--CE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3 at LABCELL_X11_Y5_N15
CE1L83 = (GE1L3 & ((!CE1_address[0] & (GE1_oci_single_step_mode)) # (CE1_address[0] & ((GE1_oci_ienable[31])))));


--ZD1_W_control_rd_data[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1] at FF_X18_Y6_N7
--register power-up is low

ZD1_W_control_rd_data[1] = DFFEAS(ZD1L393, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L936 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~25 at LABCELL_X18_Y5_N6
ZD1L936 = ( ZD1_R_ctrl_rd_ctl_reg & ( ZD1_R_ctrl_br_cmp & ( (ZD1_av_ld_byte0_data[1] & ZD1_R_ctrl_ld) ) ) ) # ( !ZD1_R_ctrl_rd_ctl_reg & ( ZD1_R_ctrl_br_cmp & ( (ZD1_av_ld_byte0_data[1] & ZD1_R_ctrl_ld) ) ) ) # ( ZD1_R_ctrl_rd_ctl_reg & ( !ZD1_R_ctrl_br_cmp & ( (!ZD1_R_ctrl_ld & (ZD1_W_control_rd_data[1])) # (ZD1_R_ctrl_ld & ((ZD1_av_ld_byte0_data[1]))) ) ) ) # ( !ZD1_R_ctrl_rd_ctl_reg & ( !ZD1_R_ctrl_br_cmp & ( (!ZD1_R_ctrl_ld & (ZD1_W_alu_result[1])) # (ZD1_R_ctrl_ld & ((ZD1_av_ld_byte0_data[1]))) ) ) );


--HD1L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~41 at LABCELL_X18_Y8_N45
HD1L54 = ( YC1_data_reg[2] & ( ((PC9_out_payload[2] & KD8L15)) # (PC8_mem[0][52]) ) ) # ( !YC1_data_reg[2] & ( (PC9_out_payload[2] & KD8L15) ) );


--QC7_av_readdata_pre[2] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[2] at FF_X12_Y6_N56
--register power-up is low

QC7_av_readdata_pre[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[2],  ,  , VCC);


--HD1L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~42 at LABCELL_X12_Y6_N54
HD1L55 = ( !QC7_av_readdata_pre[2] & ( QC7_read_latency_shift_reg[0] & ( !HD1L29 ) ) ) # ( QC7_av_readdata_pre[2] & ( !QC7_read_latency_shift_reg[0] & ( !HD1L29 ) ) ) # ( !QC7_av_readdata_pre[2] & ( !QC7_read_latency_shift_reg[0] & ( !HD1L29 ) ) );


--HD1L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~43 at LABCELL_X23_Y7_N33
HD1L56 = ( EF1_address_reg_a[0] & ( UC3L1 & ( (HD1L73 & !EF1_ram_block1a34) ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L1 & ( (!EF1_ram_block1a2 & HD1L73) ) ) ) # ( EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L73 ) ) ) # ( !EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L73 ) ) );


--HD1L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~44 at LABCELL_X23_Y7_N0
HD1L57 = ( YC1L36 & ( UC2L1 & ( (!HD1L56) # (((!HD1L55) # (HD1L54)) # (QC5_av_readdata_pre[2])) ) ) ) # ( !YC1L36 & ( UC2L1 & ( (!HD1L56) # ((!HD1L55) # (QC5_av_readdata_pre[2])) ) ) ) # ( YC1L36 & ( !UC2L1 & ( (!HD1L56) # ((!HD1L55) # (HD1L54)) ) ) ) # ( !YC1L36 & ( !UC2L1 & ( (!HD1L56) # (!HD1L55) ) ) );


--V1_fifo_wr is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X6_Y3_N14
--register power-up is low

V1_fifo_wr = DFFEAS(V1L76, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1_b_non_empty is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X6_Y7_N19
--register power-up is low

JC1_b_non_empty = DFFEAS(JC1L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at MLABCELL_X6_Y7_N51
V1L85 = ( JC1_b_non_empty & ( BC1L51 ) );


--LC2_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X8_Y3_N1
--register power-up is low

LC2_counter_reg_bit[0] = DFFEAS(LC2_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X8_Y3_N4
--register power-up is low

LC2_counter_reg_bit[1] = DFFEAS(LC2_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X8_Y3_N7
--register power-up is low

LC2_counter_reg_bit[2] = DFFEAS(LC2_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X8_Y3_N10
--register power-up is low

LC2_counter_reg_bit[3] = DFFEAS(LC2_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X8_Y3_N13
--register power-up is low

LC2_counter_reg_bit[4] = DFFEAS(LC2_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X8_Y3_N16
--register power-up is low

LC2_counter_reg_bit[5] = DFFEAS(LC2_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_fifo_wr,  ,  ,  ,  );


--LC1_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y3_N31
--register power-up is low

LC1_counter_reg_bit[0] = DFFEAS(LC1_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--LC1_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y3_N34
--register power-up is low

LC1_counter_reg_bit[1] = DFFEAS(LC1_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--LC1_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y3_N38
--register power-up is low

LC1_counter_reg_bit[2] = DFFEAS(LC1_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--LC1_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y3_N40
--register power-up is low

LC1_counter_reg_bit[3] = DFFEAS(LC1_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--LC1_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y3_N43
--register power-up is low

LC1_counter_reg_bit[4] = DFFEAS(LC1_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--LC1_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y3_N46
--register power-up is low

LC1_counter_reg_bit[5] = DFFEAS(LC1_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L85,  ,  ,  ,  );


--MC2_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y7_N34
--register power-up is low

MC2_counter_reg_bit[1] = DFFEAS(MC2_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--V1L73 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X12_Y11_N6
V1L73 = ( !ZD1_W_alu_result[2] & ( BC1_rst1 & ( (ZD1L1120Q & !AD1_read_accepted) ) ) );


--V1L88 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X12_Y7_N42
V1L88 = ( BD1L13 & ( !PC3L6Q & ( (!V1_av_waitrequest & (V1L73 & (ZD1_W_alu_result[3] & JC2L9Q))) ) ) );


--BC1L61Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X6_Y3_N56
--register power-up is low

BC1L61Q = AMPP_FUNCTION(LF1L42, BC1L60, !CB1_r_sync_rst);


--MC2_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y7_N44
--register power-up is low

MC2_counter_reg_bit[4] = DFFEAS(MC2_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--MC2_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y7_N41
--register power-up is low

MC2_counter_reg_bit[3] = DFFEAS(MC2_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--MC2_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y7_N38
--register power-up is low

MC2_counter_reg_bit[2] = DFFEAS(MC2_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--MC2_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y7_N47
--register power-up is low

MC2_counter_reg_bit[5] = DFFEAS(MC2_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , JC2L3,  ,  ,  ,  );


--JC2L5 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X10_Y7_N48
JC2L5 = ( JC2_b_non_empty & ( (MC2_counter_reg_bit[5] & (MC2_counter_reg_bit[2] & (MC2_counter_reg_bit[3] & MC2_counter_reg_bit[4]))) ) );


--JC2L6 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X11_Y7_N24
JC2L6 = ( JC2_b_full & ( !V1L88 ) ) # ( !JC2_b_full & ( !V1L88 & ( (JC2L5 & (MC2_counter_reg_bit[1] & (BC1L61Q & MC2_counter_reg_bit[0]))) ) ) );


--BC1_td_shift[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X1_Y3_N43
--register power-up is low

BC1_td_shift[4] = AMPP_FUNCTION(A1L5, BC1L86, !N1_clr_reg, GND, BC1L68);


--BC1L85 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X1_Y3_N30
BC1L85 = AMPP_FUNCTION(!BC1_rdata[1], !BC1L82, !Q1_state[4], !BC1_count[9], !BC1_td_shift[4]);


--BC1_read is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X1_Y6_N10
--register power-up is low

BC1_read = AMPP_FUNCTION(A1L5, BC1L44, !N1_clr_reg, GND, BC1L113);


--WC1L18 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~2 at LABCELL_X10_Y5_N48
WC1L18 = (ND1L3 & ZD1_d_writedata[0]);


--WC1_src_data[38] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[38] at LABCELL_X11_Y5_N42
WC1_src_data[38] = ( ZD1L702Q & ( ((ND1L3 & ZD1_W_alu_result[2])) # (WC1L17) ) ) # ( !ZD1L702Q & ( (ND1L3 & ZD1_W_alu_result[2]) ) );


--WC1_src_data[41] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[41] at LABCELL_X11_Y5_N48
WC1_src_data[41] = ( ZD1_F_pc[3] & ( ((ND1L3 & ZD1_W_alu_result[5])) # (WC1L17) ) ) # ( !ZD1_F_pc[3] & ( (ND1L3 & ZD1_W_alu_result[5]) ) );


--WC1_src_data[45] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[45] at LABCELL_X13_Y5_N57
WC1_src_data[45] = ( ND1L3 & ( ((WC1L17 & ZD1_F_pc[7])) # (ZD1_W_alu_result[9]) ) ) # ( !ND1L3 & ( (WC1L17 & ZD1_F_pc[7]) ) );


--WC1_src_data[44] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[44] at LABCELL_X13_Y5_N0
WC1_src_data[44] = ( WC1L17 & ( ((ND1L3 & ZD1_W_alu_result[8])) # (ZD1_F_pc[6]) ) ) # ( !WC1L17 & ( (ND1L3 & ZD1_W_alu_result[8]) ) );


--WC1_src_data[43] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[43] at LABCELL_X13_Y5_N3
WC1_src_data[43] = ( WC1L17 & ( ((ND1L3 & ZD1_W_alu_result[7])) # (ZD1_F_pc[5]) ) ) # ( !WC1L17 & ( (ND1L3 & ZD1_W_alu_result[7]) ) );


--WC1_src_data[42] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[42] at LABCELL_X13_Y5_N54
WC1_src_data[42] = ( ZD1L873Q & ( ((WC1L17 & ZD1_F_pc[4])) # (ND1L3) ) ) # ( !ZD1L873Q & ( (WC1L17 & ZD1_F_pc[4]) ) );


--WC1_src_data[40] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[40] at LABCELL_X11_Y5_N6
WC1_src_data[40] = ( ND1L3 & ( ((WC1L17 & ZD1L705Q)) # (ZD1_W_alu_result[4]) ) ) # ( !ND1L3 & ( (WC1L17 & ZD1L705Q) ) );


--WC1_src_data[39] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[39] at LABCELL_X11_Y5_N45
WC1_src_data[39] = ( ZD1_W_alu_result[3] & ( ((WC1L17 & ZD1_F_pc[1])) # (ND1L3) ) ) # ( !ZD1_W_alu_result[3] & ( (WC1L17 & ZD1_F_pc[1]) ) );


--WC1L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~3 at LABCELL_X1_Y5_N21
WC1L19 = ( ND1L3 & ( ZD1_hbreak_enabled ) );


--SE1_MonDReg[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X7_Y4_N37
--register power-up is low

SE1_MonDReg[3] = DFFEAS(SE1L110, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--VE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at LABCELL_X1_Y4_N57
VE1L61 = ( VE1_sr[5] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[3]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[3]))) # (TE1L3) ) ) # ( !VE1_sr[5] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[3]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[3])))) ) );


--UE1_jdo[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X6_Y4_N7
--register power-up is low

UE1_jdo[2] = DFFEAS(UE1L11, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_jdo[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X6_Y4_N47
--register power-up is low

UE1_jdo[5] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[5],  ,  , VCC);


--SE1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~4 at MLABCELL_X8_Y4_N18
SE1L98 = ( !SE1L139Q & ( !UE1_take_action_ocimem_b ) );


--SE1L160 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X2_Y5_N18
SE1L160 = ( CE1_writedata[1] & ( SE1_jtag_ram_access & ( SE1L54Q ) ) ) # ( !CE1_writedata[1] & ( SE1_jtag_ram_access & ( SE1L54Q ) ) ) # ( CE1_writedata[1] & ( !SE1_jtag_ram_access ) );


--UE1_sync2_udr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X2_Y3_N41
--register power-up is low

UE1_sync2_udr = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , XE4_dreg[0],  ,  , VCC);


--XE4_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y3_N2
--register power-up is low

XE4_dreg[0] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , XE4_din_s1,  ,  , VCC);


--UE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at LABCELL_X2_Y3_N36
UE1L71 = ( XE4_dreg[0] & ( !UE1_sync2_udr ) );


--VE1L62 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at LABCELL_X2_Y4_N57
VE1L62 = ( VE1_sr[37] & ( (!N1_virtual_ir_scan_reg & (Q1_state[4] & H1_splitter_nodes_receive_1[3])) ) );


--VE1L54 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at MLABCELL_X3_Y3_N42
VE1L54 = ( Q1_state[3] & ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & ((!N1_irf_reg[2][1] $ (!N1_irf_reg[2][0])) # (Q1_state[4]))) ) ) ) # ( !Q1_state[3] & ( H1_splitter_nodes_receive_1[3] & ( (Q1_state[4] & !N1_virtual_ir_scan_reg) ) ) );


--VE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at LABCELL_X2_Y4_N54
VE1L63 = ( H1_splitter_nodes_receive_1[3] & ( (Q1_state[4] & (!N1_virtual_ir_scan_reg & A1L6)) ) );


--UE1_sync2_uir is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X7_Y5_N29
--register power-up is low

UE1_sync2_uir = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , XE5_dreg[0],  ,  , VCC);


--XE5_dreg[0] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X3_Y3_N50
--register power-up is low

XE5_dreg[0] = DFFEAS(XE5L5, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--UE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X7_Y5_N36
UE1L61 = ( XE5_dreg[0] & ( !UE1_sync2_uir ) );


--TE1_virtual_state_cdr is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X4_Y4_N3
TE1_virtual_state_cdr = (Q1_state[3] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3]));


--VE1_DRsize.100 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X2_Y4_N47
--register power-up is low

VE1_DRsize.100 = DFFEAS( , A1L5,  ,  , TE1_virtual_state_uir, VE1L5,  ,  , VCC);


--VE1L64 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X2_Y4_N12
VE1L64 = ( VE1_DRsize.100 & ( VE1_sr[36] & ( (!TE1L3 & (VE1L99)) # (TE1L3 & ((A1L6))) ) ) ) # ( !VE1_DRsize.100 & ( VE1_sr[36] & ( (TE1L3) # (VE1L99) ) ) ) # ( VE1_DRsize.100 & ( !VE1_sr[36] & ( (!TE1L3 & (VE1L99)) # (TE1L3 & ((A1L6))) ) ) ) # ( !VE1_DRsize.100 & ( !VE1_sr[36] & ( (VE1L99 & !TE1L3) ) ) );


--UE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X9_Y5_N0
UE1L66 = (!UE1_jdo[35] & UE1L65);


--SE1L140 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at LABCELL_X9_Y5_N3
SE1L140 = ( UE1_jdo[17] & ( (!UE1_jdo[34] & (SE1L2 & UE1L66)) ) ) # ( !UE1_jdo[17] & ( (UE1L66 & ((SE1L2) # (UE1_jdo[34]))) ) );


--SE1L142 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at LABCELL_X9_Y5_N21
SE1L142 = ( SE1L2 & ( UE1_take_action_ocimem_b ) );


--UE1_jdo[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X8_Y4_N26
--register power-up is low

UE1_jdo[29] = DFFEAS(UE1L49, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_jdo[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X6_Y4_N38
--register power-up is low

UE1_jdo[30] = DFFEAS(UE1L51, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--UE1_jdo[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X6_Y4_N44
--register power-up is low

UE1_jdo[31] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[31],  ,  , VCC);


--UE1_jdo[32] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X6_Y4_N50
--register power-up is low

UE1_jdo[32] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[32],  ,  , VCC);


--UE1_jdo[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X6_Y4_N17
--register power-up is low

UE1_jdo[33] = DFFEAS(UE1L55, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--WC1_src_data[32] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[32] at LABCELL_X9_Y5_N39
WC1_src_data[32] = ( WC1L17 ) # ( !WC1L17 & ( (ND1L3 & ZD1L1113Q) ) );


--ZD1_d_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X27_Y6_N37
--register power-up is low

ZD1_d_writedata[31] = DFFEAS(ZD1L611, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~0 at LABCELL_X17_Y11_N30
T1L74 = ( T1_control_reg[17] & ( !T1_internal_reset ) );


--T1L71 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~1 at LABCELL_X16_Y10_N24
T1L71 = ( T1L116Q & ( T1_s_serial_transfer.STATE_4_PRE_READ & ( !XB1_transfer_complete ) ) ) # ( !T1L116Q & ( T1_s_serial_transfer.STATE_4_PRE_READ & ( !XB1_transfer_complete ) ) ) # ( T1L116Q & ( !T1_s_serial_transfer.STATE_4_PRE_READ & ( !XB1_transfer_complete ) ) );


--T1L72 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]~2 at LABCELL_X16_Y10_N33
T1L72 = ( CB1_r_sync_rst & ( T1L71 ) ) # ( !CB1_r_sync_rst & ( T1L71 ) ) # ( CB1_r_sync_rst & ( !T1L71 ) ) # ( !CB1_r_sync_rst & ( !T1L71 & ( (BD1L11 & (T1L79 & (T1L40 & AD1L13))) ) ) );


--T1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer~3 at LABCELL_X17_Y11_N33
T1L75 = (!T1_internal_reset & T1_control_reg[16]);


--VB1_data_out[24] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] at FF_X21_Y10_N19
--register power-up is low

VB1_data_out[24] = DFFEAS(VB1L32, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--XB1L73 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~4 at LABCELL_X17_Y11_N57
XB1L73 = (!VB1_auto_init_complete & (XB1_s_serial_protocol.STATE_1_INITIALIZE & VB1_data_out[24]));


--XB1L74 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~5 at LABCELL_X17_Y11_N24
XB1L74 = ( XB1L43 & ( ((T1L5 & !XB1L44)) # (XB1L73) ) ) # ( !XB1L43 & ( ((XB1_shiftreg_data[23] & !XB1L44)) # (XB1L73) ) );


--XB1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~4 at LABCELL_X18_Y11_N9
XB1L132 = ( XB1_shiftreg_mask[23] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--PC8L93 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8 at MLABCELL_X28_Y9_N27
PC8L93 = ( PC8_mem_used[5] & ( (!NC8L8) # ((!BD1L19) # ((!QC1L3) # (PC8_mem_used[3]))) ) ) # ( !PC8_mem_used[5] & ( (NC8L8 & (BD1L19 & (QC1L3 & PC8_mem_used[3]))) ) );


--HF1_altera_reset_synchronizer_int_chain_out is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X9_Y2_N32
--register power-up is low

HF1_altera_reset_synchronizer_int_chain_out = DFFEAS(HF1L6, GLOBAL(LF1L42), !CB1L14,  ,  ,  ,  ,  ,  );


--JB1L97 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~7 at LABCELL_X4_Y8_N3
JB1L97 = ( RB3_q_b[11] & ( ((!JB1L124 & (JB1_data_out_shift_reg[10])) # (JB1L124 & ((RB4_q_b[11])))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[11] & ( (!JB1_read_left_channel & ((!JB1L124 & (JB1_data_out_shift_reg[10])) # (JB1L124 & ((RB4_q_b[11]))))) ) );


--YC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1 at LABCELL_X24_Y8_N48
YC1L21 = ((KD8L15 & PC9_out_payload[3])) # (YC1_data_reg[3]);


--BB1_readdata[3] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[3] at FF_X13_Y4_N38
--register power-up is low

BB1_readdata[3] = DFFEAS(BB1_read_mux_out[3], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L62 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~2 at LABCELL_X10_Y11_N18
S1L62 = ( RB1_q_b[3] & ( HB1_right_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (((S1L11Q) # (ZD1_W_alu_result[2])))) # (ZD1_W_alu_result[3] & (((!ZD1_W_alu_result[2])) # (RB2_q_b[3]))) ) ) ) # ( !RB1_q_b[3] & ( HB1_right_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (((S1L11Q) # (ZD1_W_alu_result[2])))) # (ZD1_W_alu_result[3] & (RB2_q_b[3] & (ZD1_W_alu_result[2]))) ) ) ) # ( RB1_q_b[3] & ( !HB1_right_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (((!ZD1_W_alu_result[2] & S1L11Q)))) # (ZD1_W_alu_result[3] & (((!ZD1_W_alu_result[2])) # (RB2_q_b[3]))) ) ) ) # ( !RB1_q_b[3] & ( !HB1_right_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (((!ZD1_W_alu_result[2] & S1L11Q)))) # (ZD1_W_alu_result[3] & (RB2_q_b[3] & (ZD1_W_alu_result[2]))) ) ) );


--T1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~2 at MLABCELL_X15_Y10_N39
T1L95 = ( ZD1_W_alu_result[2] & ( (XB1_shiftreg_data[4] & (!T1_internal_reset & ZD1_W_alu_result[3])) ) ) # ( !ZD1_W_alu_result[2] & ( (!T1_internal_reset & (ZD1_W_alu_result[3] & T1_address_reg[3])) ) );


--T1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata[5]~3 at LABCELL_X16_Y10_N6
T1L87 = ( T1L40 & ( BD1L11 & ( (((T1L79 & AD1L13)) # (CB1_r_sync_rst)) # (AD1L12) ) ) ) # ( !T1L40 & ( BD1L11 & ( CB1_r_sync_rst ) ) ) # ( T1L40 & ( !BD1L11 & ( CB1_r_sync_rst ) ) ) # ( !T1L40 & ( !BD1L11 & ( CB1_r_sync_rst ) ) );


--BB1_readdata[4] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[4] at FF_X13_Y4_N59
--register power-up is low

BB1_readdata[4] = DFFEAS(BB1_read_mux_out[4], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2 at LABCELL_X24_Y8_N33
YC1L22 = ( PC9_out_payload[4] & ( (YC1_data_reg[4]) # (KD8L15) ) ) # ( !PC9_out_payload[4] & ( YC1_data_reg[4] ) );


--S1L63 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~3 at LABCELL_X12_Y11_N36
S1L63 = ( RB2_q_b[4] & ( (!ZD1_W_alu_result[3] & ((!ZD1_W_alu_result[2]) # ((HB1_right_audio_fifo_read_space[4])))) # (ZD1_W_alu_result[3] & (((RB1_q_b[4])) # (ZD1_W_alu_result[2]))) ) ) # ( !RB2_q_b[4] & ( (!ZD1_W_alu_result[3] & (ZD1_W_alu_result[2] & (HB1_right_audio_fifo_read_space[4]))) # (ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2] & ((RB1_q_b[4])))) ) );


--S1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[15]~4 at LABCELL_X13_Y9_N39
S1L43 = ( CB1_r_sync_rst & ( S1L6 ) ) # ( !CB1_r_sync_rst & ( S1L6 ) ) # ( CB1_r_sync_rst & ( !S1L6 ) );


--T1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~4 at LABCELL_X17_Y10_N12
T1L96 = ( XB1L46Q & ( (!T1_internal_reset & (ZD1_W_alu_result[3] & ((T1_address_reg[4]) # (ZD1_W_alu_result[2])))) ) ) # ( !XB1L46Q & ( (!T1_internal_reset & (ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2] & T1_address_reg[4]))) ) );


--WC2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|src_payload~33 at LABCELL_X35_Y6_N54
WC2L54 = ( ND2L2 & ( ZD1_d_writedata[31] & ( (ZC1L2 & (!BD1L16 & (!BD1L17 & BD1L3))) ) ) );


--YC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3 at LABCELL_X18_Y8_N3
YC1L23 = ( PC9_out_payload[6] & ( (YC1_data_reg[6]) # (KD8L15) ) ) # ( !PC9_out_payload[6] & ( YC1_data_reg[6] ) );


--BB1_readdata[6] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[6] at FF_X13_Y4_N5
--register power-up is low

BB1_readdata[6] = DFFEAS(BB1_read_mux_out[6], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L64 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~5 at LABCELL_X12_Y11_N33
S1L64 = ( HB1_right_audio_fifo_read_space[6] & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & ((RB2_q_b[6]))) # (ZD1_W_alu_result[3] & (RB1_q_b[6])))) # (ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3]) # (RB2_q_b[6])))) ) ) # ( !HB1_right_audio_fifo_read_space[6] & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & ((RB2_q_b[6]))) # (ZD1_W_alu_result[3] & (RB1_q_b[6])))) # (ZD1_W_alu_result[2] & (((RB2_q_b[6] & ZD1_W_alu_result[3])))) ) );


--T1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~5 at LABCELL_X17_Y10_N15
T1L97 = ( XB1_shiftreg_data[7] & ( (!T1_internal_reset & (ZD1_W_alu_result[3] & ((ZD1_W_alu_result[2]) # (T1_address_reg[6])))) ) ) # ( !XB1_shiftreg_data[7] & ( (!T1_internal_reset & (ZD1_W_alu_result[3] & (T1_address_reg[6] & !ZD1_W_alu_result[2]))) ) );


--BB1_readdata[5] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[5] at FF_X29_Y9_N52
--register power-up is low

BB1_readdata[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_read_mux_out[5],  ,  , VCC);


--YC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4 at LABCELL_X18_Y8_N9
YC1L24 = ((PC9_out_payload[5] & KD8L15)) # (YC1_data_reg[5]);


--S1L65 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~6 at LABCELL_X12_Y11_N27
S1L65 = ( ZD1_W_alu_result[3] & ( HB1_right_audio_fifo_read_space[5] & ( (!ZD1_W_alu_result[2] & ((RB1_q_b[5]))) # (ZD1_W_alu_result[2] & (RB2_q_b[5])) ) ) ) # ( !ZD1_W_alu_result[3] & ( HB1_right_audio_fifo_read_space[5] & ( (ZD1_W_alu_result[2]) # (RB2_q_b[5]) ) ) ) # ( ZD1_W_alu_result[3] & ( !HB1_right_audio_fifo_read_space[5] & ( (!ZD1_W_alu_result[2] & ((RB1_q_b[5]))) # (ZD1_W_alu_result[2] & (RB2_q_b[5])) ) ) ) # ( !ZD1_W_alu_result[3] & ( !HB1_right_audio_fifo_read_space[5] & ( (RB2_q_b[5] & !ZD1_W_alu_result[2]) ) ) );


--T1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~6 at LABCELL_X17_Y10_N6
T1L98 = ( XB1_shiftreg_data[6] & ( (ZD1_W_alu_result[3] & (!T1_internal_reset & ((T1_address_reg[5]) # (ZD1_W_alu_result[2])))) ) ) # ( !XB1_shiftreg_data[6] & ( (!ZD1_W_alu_result[2] & (ZD1_W_alu_result[3] & (T1_address_reg[5] & !T1_internal_reset))) ) );


--ZD1L604 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X27_Y6_N24
ZD1L604 = ( EE2_q_b[8] & ( (!ZD1L278 & (EE2_q_b[0])) # (ZD1L278 & (((EE2_q_b[24]) # (ZD1L280)))) ) ) # ( !EE2_q_b[8] & ( (!ZD1L278 & (EE2_q_b[0])) # (ZD1L278 & (((!ZD1L280 & EE2_q_b[24])))) ) );


--S1L58 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata[29]~7 at LABCELL_X9_Y8_N15
S1L58 = ( CB1_r_sync_rst ) # ( !CB1_r_sync_rst & ( (!ZD1_W_alu_result[2]) # (ZD1_W_alu_result[3]) ) );


--HD1L58 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~45 at MLABCELL_X15_Y8_N54
HD1L58 = (!UC2L1 & (QC1_read_latency_shift_reg[0] & ((S1_readdata[28])))) # (UC2L1 & (((QC1_read_latency_shift_reg[0] & S1_readdata[28])) # (QC5_av_readdata_pre[28])));


--HD1L59 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~46 at LABCELL_X22_Y8_N0
HD1L59 = ( HD1L25 & ( UC3L1 ) ) # ( !HD1L25 & ( UC3L1 & ( ((HD1L44 & PC9_out_payload[12])) # (HD1L58) ) ) ) # ( HD1L25 & ( !UC3L1 & ( ((HD1L44 & PC9_out_payload[12])) # (HD1L58) ) ) ) # ( !HD1L25 & ( !UC3L1 & ( ((HD1L44 & PC9_out_payload[12])) # (HD1L58) ) ) );


--ZD1L609 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~2 at LABCELL_X27_Y6_N42
ZD1L609 = ( EE2_q_b[13] & ( (!ZD1L278 & (EE2_q_b[5])) # (ZD1L278 & (((EE2_q_b[29]) # (ZD1L280)))) ) ) # ( !EE2_q_b[13] & ( (!ZD1L278 & (EE2_q_b[5])) # (ZD1L278 & (((!ZD1L280 & EE2_q_b[29])))) ) );


--HD1L60 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~47 at LABCELL_X22_Y8_N18
HD1L60 = ( HD1L29 & ( HD1L44 ) ) # ( !HD1L29 & ( HD1L44 & ( (((HD1L20 & UC3L1)) # (HD1L81)) # (PC9_out_payload[13]) ) ) ) # ( HD1L29 & ( !HD1L44 ) ) # ( !HD1L29 & ( !HD1L44 & ( ((HD1L20 & UC3L1)) # (HD1L81) ) ) );


--ZD1L605 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~3 at LABCELL_X27_Y6_N54
ZD1L605 = ( EE2_q_b[9] & ( (!ZD1L278 & (EE2_q_b[1])) # (ZD1L278 & (((EE2_q_b[25]) # (ZD1L280)))) ) ) # ( !EE2_q_b[9] & ( (!ZD1L278 & (EE2_q_b[1])) # (ZD1L278 & (((!ZD1L280 & EE2_q_b[25])))) ) );


--HD1L61 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~48 at LABCELL_X16_Y8_N6
HD1L61 = ( S1_readdata[27] & ( QC5_av_readdata_pre[27] & ( (UC2L1) # (QC1_read_latency_shift_reg[0]) ) ) ) # ( !S1_readdata[27] & ( QC5_av_readdata_pre[27] & ( UC2L1 ) ) ) # ( S1_readdata[27] & ( !QC5_av_readdata_pre[27] & ( QC1_read_latency_shift_reg[0] ) ) );


--HD1L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~49 at LABCELL_X22_Y8_N36
HD1L62 = ( HD1L61 & ( UC3L1 ) ) # ( !HD1L61 & ( UC3L1 & ( ((HD1L44 & PC9_out_payload[11])) # (HD1L23) ) ) ) # ( HD1L61 & ( !UC3L1 ) ) # ( !HD1L61 & ( !UC3L1 & ( (HD1L44 & PC9_out_payload[11]) ) ) );


--HD1L63 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~50 at LABCELL_X23_Y8_N54
HD1L63 = ( UC3L1 & ( HD1L44 & ( (((PC9_out_payload[14]) # (HD1L82)) # (HD1L24)) # (HD1L29) ) ) ) # ( !UC3L1 & ( HD1L44 & ( ((PC9_out_payload[14]) # (HD1L82)) # (HD1L29) ) ) ) # ( UC3L1 & ( !HD1L44 & ( ((HD1L82) # (HD1L24)) # (HD1L29) ) ) ) # ( !UC3L1 & ( !HD1L44 & ( (HD1L82) # (HD1L29) ) ) );


--ZD1L606 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~4 at LABCELL_X27_Y6_N48
ZD1L606 = ( ZD1L280 & ( (!ZD1L278 & ((EE2_q_b[2]))) # (ZD1L278 & (EE2_q_b[10])) ) ) # ( !ZD1L280 & ( (!ZD1L278 & (EE2_q_b[2])) # (ZD1L278 & ((EE2_q_b[26]))) ) );


--HD1L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~51 at MLABCELL_X15_Y8_N3
HD1L64 = ( S1_readdata[31] & ( QC1_read_latency_shift_reg[0] ) ) # ( !S1_readdata[31] & ( QC1_read_latency_shift_reg[0] & ( (UC2L1 & QC5_av_readdata_pre[31]) ) ) ) # ( S1_readdata[31] & ( !QC1_read_latency_shift_reg[0] & ( (UC2L1 & QC5_av_readdata_pre[31]) ) ) ) # ( !S1_readdata[31] & ( !QC1_read_latency_shift_reg[0] & ( (UC2L1 & QC5_av_readdata_pre[31]) ) ) );


--HD1L65 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~52 at LABCELL_X22_Y8_N54
HD1L65 = ( PC9_out_payload[15] & ( (((HD1L36 & UC3L1)) # (HD1L44)) # (HD1L64) ) ) # ( !PC9_out_payload[15] & ( ((HD1L36 & UC3L1)) # (HD1L64) ) );


--ZD1L607 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~5 at LABCELL_X27_Y6_N6
ZD1L607 = ( EE2_q_b[11] & ( (!ZD1L278 & (EE2_q_b[3])) # (ZD1L278 & (((EE2_q_b[27]) # (ZD1L280)))) ) ) # ( !EE2_q_b[11] & ( (!ZD1L278 & (EE2_q_b[3])) # (ZD1L278 & (((!ZD1L280 & EE2_q_b[27])))) ) );


--ZD1L520 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~29 at LABCELL_X24_Y4_N24
ZD1L520 = ( ZD1_E_shift_rot_result[30] & ( (ZD1_E_shift_rot_result[28]) # (ZD1_R_ctrl_shift_rot_right) ) ) # ( !ZD1_E_shift_rot_result[30] & ( (!ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[28]) ) );


--ZD1L962 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26 at MLABCELL_X28_Y5_N57
ZD1L962 = ( ZD1_W_alu_result[27] & ( (!ZD1L774Q & (!ZD1L386)) # (ZD1L774Q & ((ZD1_av_ld_byte3_data[3]))) ) ) # ( !ZD1_W_alu_result[27] & ( (ZD1L774Q & ZD1_av_ld_byte3_data[3]) ) );


--ZD1L610 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~6 at LABCELL_X27_Y6_N30
ZD1L610 = ( EE2_q_b[14] & ( (!ZD1L278 & (EE2_q_b[6])) # (ZD1L278 & (((EE2_q_b[30]) # (ZD1L280)))) ) ) # ( !EE2_q_b[14] & ( (!ZD1L278 & (EE2_q_b[6])) # (ZD1L278 & (((!ZD1L280 & EE2_q_b[30])))) ) );


--ZD1L608 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~7 at LABCELL_X27_Y6_N12
ZD1L608 = ( ZD1L280 & ( (!ZD1L278 & (EE2_q_b[4])) # (ZD1L278 & ((EE2_q_b[12]))) ) ) # ( !ZD1L280 & ( (!ZD1L278 & (EE2_q_b[4])) # (ZD1L278 & ((EE2_q_b[28]))) ) );


--YC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5 at LABCELL_X24_Y8_N39
YC1L25 = ((PC9_out_payload[13] & KD8L15)) # (YC1_data_reg[13]);


--S1L66 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~8 at LABCELL_X13_Y9_N24
S1L66 = ( RB1_q_b[13] & ( RB2_q_b[13] & ( ((!ZD1_W_alu_result[2]) # (ZD1_W_alu_result[3])) # (HB1_left_audio_fifo_read_space[5]) ) ) ) # ( !RB1_q_b[13] & ( RB2_q_b[13] & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3]))) # (ZD1_W_alu_result[2] & ((ZD1_W_alu_result[3]) # (HB1_left_audio_fifo_read_space[5]))) ) ) ) # ( RB1_q_b[13] & ( !RB2_q_b[13] & ( (!ZD1_W_alu_result[2] & ((ZD1_W_alu_result[3]))) # (ZD1_W_alu_result[2] & (HB1_left_audio_fifo_read_space[5] & !ZD1_W_alu_result[3])) ) ) ) # ( !RB1_q_b[13] & ( !RB2_q_b[13] & ( (HB1_left_audio_fifo_read_space[5] & (ZD1_W_alu_result[2] & !ZD1_W_alu_result[3])) ) ) );


--YC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6 at LABCELL_X24_Y8_N57
YC1L26 = ((PC9_out_payload[14] & KD8L15)) # (YC1_data_reg[14]);


--S1L67 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~9 at LABCELL_X12_Y11_N42
S1L67 = ( RB2_q_b[14] & ( HB1_left_audio_fifo_read_space[6] & ( (!ZD1_W_alu_result[3]) # ((RB1_q_b[14]) # (ZD1_W_alu_result[2])) ) ) ) # ( !RB2_q_b[14] & ( HB1_left_audio_fifo_read_space[6] & ( (!ZD1_W_alu_result[3] & (ZD1_W_alu_result[2])) # (ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2] & RB1_q_b[14])) ) ) ) # ( RB2_q_b[14] & ( !HB1_left_audio_fifo_read_space[6] & ( (!ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2])) # (ZD1_W_alu_result[3] & ((RB1_q_b[14]) # (ZD1_W_alu_result[2]))) ) ) ) # ( !RB2_q_b[14] & ( !HB1_left_audio_fifo_read_space[6] & ( (ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2] & RB1_q_b[14])) ) ) );


--V1_woverflow is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X6_Y3_N16
--register power-up is low

V1_woverflow = DFFEAS(V1L94, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7 at LABCELL_X24_Y8_N0
YC1L27 = ( PC9_out_payload[15] & ( (YC1_data_reg[15]) # (KD8L15) ) ) # ( !PC9_out_payload[15] & ( YC1_data_reg[15] ) );


--S1L68 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~10 at LABCELL_X12_Y11_N12
S1L68 = ( ZD1_W_alu_result[3] & ( HB1_left_audio_fifo_read_space[7] & ( (!ZD1_W_alu_result[2] & ((RB1_q_b[15]))) # (ZD1_W_alu_result[2] & (RB2_q_b[15])) ) ) ) # ( !ZD1_W_alu_result[3] & ( HB1_left_audio_fifo_read_space[7] & ( (ZD1_W_alu_result[2]) # (RB2_q_b[15]) ) ) ) # ( ZD1_W_alu_result[3] & ( !HB1_left_audio_fifo_read_space[7] & ( (!ZD1_W_alu_result[2] & ((RB1_q_b[15]))) # (ZD1_W_alu_result[2] & (RB2_q_b[15])) ) ) ) # ( !ZD1_W_alu_result[3] & ( !HB1_left_audio_fifo_read_space[7] & ( (RB2_q_b[15] & !ZD1_W_alu_result[2]) ) ) );


--V1_rvalid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X12_Y7_N35
--register power-up is low

V1_rvalid = DFFEAS(V1L89, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L99 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~7 at LABCELL_X17_Y10_N48
T1L99 = (!ZD1_W_alu_result[3] & ((T1_control_reg[17]) # (ZD1_W_alu_result[2])));


--T1L100 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~8 at LABCELL_X17_Y10_N51
T1L100 = (!ZD1_W_alu_result[3] & ((T1_control_reg[16]) # (ZD1_W_alu_result[2])));


--BB1_readdata[7] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[7] at FF_X13_Y4_N16
--register power-up is low

BB1_readdata[7] = DFFEAS(BB1_read_mux_out[7], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8 at LABCELL_X24_Y8_N3
YC1L28 = ( PC9_out_payload[7] & ( (YC1_data_reg[7]) # (KD8L15) ) ) # ( !PC9_out_payload[7] & ( YC1_data_reg[7] ) );


--S1L69 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~11 at LABCELL_X12_Y11_N39
S1L69 = ( HB1_right_audio_fifo_read_space[7] & ( (!ZD1_W_alu_result[3] & (((RB2_q_b[7])) # (ZD1_W_alu_result[2]))) # (ZD1_W_alu_result[3] & ((!ZD1_W_alu_result[2] & ((RB1_q_b[7]))) # (ZD1_W_alu_result[2] & (RB2_q_b[7])))) ) ) # ( !HB1_right_audio_fifo_read_space[7] & ( (!ZD1_W_alu_result[3] & (!ZD1_W_alu_result[2] & (RB2_q_b[7]))) # (ZD1_W_alu_result[3] & ((!ZD1_W_alu_result[2] & ((RB1_q_b[7]))) # (ZD1_W_alu_result[2] & (RB2_q_b[7])))) ) );


--T1L101 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~9 at LABCELL_X17_Y10_N9
T1L101 = ( !T1_internal_reset & ( (ZD1_W_alu_result[3] & ((!ZD1_W_alu_result[2] & ((T1_address_reg[7]))) # (ZD1_W_alu_result[2] & (XB1_shiftreg_data[8])))) ) );


--YC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9 at LABCELL_X24_Y8_N21
YC1L29 = ( KD8L15 & ( (YC1_data_reg[8]) # (PC9_out_payload[8]) ) ) # ( !KD8L15 & ( YC1_data_reg[8] ) );


--S1L70 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~12 at LABCELL_X10_Y11_N24
S1L70 = ( HB1_left_audio_fifo_read_space[0] & ( S1_read_interrupt & ( (!ZD1_W_alu_result[3]) # ((!ZD1_W_alu_result[2] & (RB1_q_b[8])) # (ZD1_W_alu_result[2] & ((RB2_q_b[8])))) ) ) ) # ( !HB1_left_audio_fifo_read_space[0] & ( S1_read_interrupt & ( (!ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB1_q_b[8]))) # (ZD1_W_alu_result[2] & (((RB2_q_b[8] & ZD1_W_alu_result[3])))) ) ) ) # ( HB1_left_audio_fifo_read_space[0] & ( !S1_read_interrupt & ( (!ZD1_W_alu_result[2] & (RB1_q_b[8] & ((ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3]) # (RB2_q_b[8])))) ) ) ) # ( !HB1_left_audio_fifo_read_space[0] & ( !S1_read_interrupt & ( (ZD1_W_alu_result[3] & ((!ZD1_W_alu_result[2] & (RB1_q_b[8])) # (ZD1_W_alu_result[2] & ((RB2_q_b[8]))))) ) ) );


--T1L102 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~10 at MLABCELL_X15_Y10_N18
T1L102 = ( ZD1_W_alu_result[3] & ( !T1_control_reg[17] & ( (!T1_control_reg[16] & (ZD1_W_alu_result[2] & XB1_shiftreg_data[10])) ) ) ) # ( !ZD1_W_alu_result[3] & ( !T1_control_reg[17] & ( (!T1_control_reg[16] & (!ZD1_W_alu_result[2] & XB1_shiftreg_data[10])) ) ) );


--YC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10 at LABCELL_X24_Y8_N15
YC1L30 = ((PC9_out_payload[9] & KD8L15)) # (YC1_data_reg[9]);


--S1L71 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~13 at LABCELL_X10_Y11_N54
S1L71 = ( HB1_left_audio_fifo_read_space[1] & ( RB1_q_b[9] & ( (!ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (S1_write_interrupt)))) # (ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB2_q_b[9]))) ) ) ) # ( !HB1_left_audio_fifo_read_space[1] & ( RB1_q_b[9] & ( (!ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (S1_write_interrupt)))) # (ZD1_W_alu_result[2] & (RB2_q_b[9] & ((ZD1_W_alu_result[3])))) ) ) ) # ( HB1_left_audio_fifo_read_space[1] & ( !RB1_q_b[9] & ( (!ZD1_W_alu_result[2] & (((S1_write_interrupt & !ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB2_q_b[9]))) ) ) ) # ( !HB1_left_audio_fifo_read_space[1] & ( !RB1_q_b[9] & ( (!ZD1_W_alu_result[2] & (((S1_write_interrupt & !ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (RB2_q_b[9] & ((ZD1_W_alu_result[3])))) ) ) );


--YC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11 at LABCELL_X24_Y8_N9
YC1L31 = ( KD8L15 & ( (YC1_data_reg[10]) # (PC9_out_payload[10]) ) ) # ( !KD8L15 & ( YC1_data_reg[10] ) );


--S1L72 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~14 at LABCELL_X12_Y11_N18
S1L72 = ( ZD1_W_alu_result[3] & ( RB1_q_b[10] & ( (!ZD1_W_alu_result[2]) # (RB2_q_b[10]) ) ) ) # ( !ZD1_W_alu_result[3] & ( RB1_q_b[10] & ( (!ZD1_W_alu_result[2] & ((RB2_q_b[10]))) # (ZD1_W_alu_result[2] & (HB1_left_audio_fifo_read_space[2])) ) ) ) # ( ZD1_W_alu_result[3] & ( !RB1_q_b[10] & ( (ZD1_W_alu_result[2] & RB2_q_b[10]) ) ) ) # ( !ZD1_W_alu_result[3] & ( !RB1_q_b[10] & ( (!ZD1_W_alu_result[2] & ((RB2_q_b[10]))) # (ZD1_W_alu_result[2] & (HB1_left_audio_fifo_read_space[2])) ) ) );


--V1_ac is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X6_Y3_N49
--register power-up is low

V1_ac = DFFEAS(V1L63, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12 at LABCELL_X18_Y8_N39
YC1L32 = ((PC9_out_payload[11] & KD8L15)) # (YC1_data_reg[11]);


--S1L73 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~15 at LABCELL_X12_Y11_N51
S1L73 = ( ZD1_W_alu_result[2] & ( HB1_left_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3]) # (RB2_q_b[11]) ) ) ) # ( !ZD1_W_alu_result[2] & ( HB1_left_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (RB2_q_b[11])) # (ZD1_W_alu_result[3] & ((RB1_q_b[11]))) ) ) ) # ( ZD1_W_alu_result[2] & ( !HB1_left_audio_fifo_read_space[3] & ( (RB2_q_b[11] & ZD1_W_alu_result[3]) ) ) ) # ( !ZD1_W_alu_result[2] & ( !HB1_left_audio_fifo_read_space[3] & ( (!ZD1_W_alu_result[3] & (RB2_q_b[11])) # (ZD1_W_alu_result[3] & ((RB1_q_b[11]))) ) ) );


--YC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13 at LABCELL_X24_Y8_N24
YC1L33 = ( PC9_out_payload[12] & ( (YC1_data_reg[12]) # (KD8L15) ) ) # ( !PC9_out_payload[12] & ( YC1_data_reg[12] ) );


--S1L74 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~16 at LABCELL_X12_Y11_N54
S1L74 = ( ZD1_W_alu_result[2] & ( RB2_q_b[12] & ( (ZD1_W_alu_result[3]) # (HB1_left_audio_fifo_read_space[4]) ) ) ) # ( !ZD1_W_alu_result[2] & ( RB2_q_b[12] & ( (!ZD1_W_alu_result[3]) # (RB1_q_b[12]) ) ) ) # ( ZD1_W_alu_result[2] & ( !RB2_q_b[12] & ( (HB1_left_audio_fifo_read_space[4] & !ZD1_W_alu_result[3]) ) ) ) # ( !ZD1_W_alu_result[2] & ( !RB2_q_b[12] & ( (ZD1_W_alu_result[3] & RB1_q_b[12]) ) ) );


--T1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Selector1~0 at MLABCELL_X15_Y10_N33
T1L6 = ( XB1_transfer_complete & ( T1_s_serial_transfer.STATE_1_PRE_WRITE ) ) # ( !XB1_transfer_complete & ( (T1_s_serial_transfer.STATE_2_WRITE_TRANSFER) # (T1_s_serial_transfer.STATE_1_PRE_WRITE) ) );


--ZD1_E_invert_arith_src_msb is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X19_Y3_N10
--register power-up is low

ZD1_E_invert_arith_src_msb = DFFEAS(ZD1L399, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L964 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~27 at MLABCELL_X28_Y5_N54
ZD1L964 = ( ZD1_W_alu_result[29] & ( (!ZD1L774Q & (!ZD1L386)) # (ZD1L774Q & ((ZD1_av_ld_byte3_data[5]))) ) ) # ( !ZD1_W_alu_result[29] & ( (ZD1L774Q & ZD1_av_ld_byte3_data[5]) ) );


--ZD1L963 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~28 at LABCELL_X27_Y4_N27
ZD1L963 = ( ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte3_data[4] ) ) ) # ( !ZD1L386 & ( ZD1_R_ctrl_ld & ( ZD1_av_ld_byte3_data[4] ) ) ) # ( !ZD1L386 & ( !ZD1_R_ctrl_ld & ( ZD1_W_alu_result[28] ) ) );


--ZD1L966 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~29 at MLABCELL_X25_Y4_N54
ZD1L966 = ( ZD1_W_alu_result[31] & ( (!ZD1_R_ctrl_ld & (!ZD1L386)) # (ZD1_R_ctrl_ld & ((ZD1L1106Q))) ) ) # ( !ZD1_W_alu_result[31] & ( (ZD1_R_ctrl_ld & ZD1L1106Q) ) );


--ZD1L965 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~30 at MLABCELL_X25_Y4_N57
ZD1L965 = ( ZD1_W_alu_result[30] & ( (!ZD1_R_ctrl_ld & (!ZD1L386)) # (ZD1_R_ctrl_ld & ((ZD1L1104Q))) ) ) # ( !ZD1_W_alu_result[30] & ( (ZD1_R_ctrl_ld & ZD1L1104Q) ) );


--VE1L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X2_Y4_N0
VE1L5 = (!N1_irf_reg[2][0] & !N1_irf_reg[2][1]);


--VE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at MLABCELL_X3_Y5_N12
VE1L65 = (!TE1L3 & (VE1L5 & ((KE1_monitor_error)))) # (TE1L3 & (((VE1_sr[35]))));


--VE1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~19 at MLABCELL_X3_Y3_N30
VE1L29 = ( !N1_virtual_ir_scan_reg & ( N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & (((!N1_irf_reg[2][1] & Q1_state[3])) # (Q1_state[4]))) ) ) ) # ( !N1_virtual_ir_scan_reg & ( !N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & ((Q1_state[3]) # (Q1_state[4]))) ) ) );


--SE1_MonDReg[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X8_Y4_N35
--register power-up is low

SE1_MonDReg[16] = DFFEAS(SE1L112, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--VE1L66 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at MLABCELL_X3_Y4_N24
VE1L66 = ( TE1L3 & ( VE1_sr[18] ) ) # ( !TE1L3 & ( (!N1_irf_reg[2][1] & ((SE1_MonDReg[16]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[16])) ) );


--VE1L30 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~21 at LABCELL_X4_Y3_N54
VE1L30 = ( Q1_state[4] & ( N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & !N1_irf_reg[2][1]) ) ) ) # ( !Q1_state[4] & ( N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & !N1_irf_reg[2][1]) ) ) ) # ( Q1_state[4] & ( !N1_virtual_ir_scan_reg & ( (!H1_splitter_nodes_receive_1[3] & (N1_irf_reg[2][0] & !N1_irf_reg[2][1])) ) ) ) # ( !Q1_state[4] & ( !N1_virtual_ir_scan_reg & ( (N1_irf_reg[2][0] & !N1_irf_reg[2][1]) ) ) );


--X1_rd_valid[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[2] at FF_X27_Y1_N40
--register power-up is low

X1_rd_valid[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , X1_rd_valid[1],  ,  , VCC);


--PC9L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~0 at MLABCELL_X25_Y8_N30
PC9L16 = ( PC9_wr_ptr[0] & ( PC9_wr_ptr[2] & ( (!PC9_rd_ptr[0] & ((!PC9_rd_ptr[2] & (PC9_wr_ptr[1] & !PC9_rd_ptr[1])) # (PC9_rd_ptr[2] & (!PC9_wr_ptr[1] & PC9_rd_ptr[1])))) ) ) ) # ( !PC9_wr_ptr[0] & ( PC9_wr_ptr[2] & ( (PC9_rd_ptr[2] & (PC9_rd_ptr[0] & (!PC9_wr_ptr[1] $ (PC9_rd_ptr[1])))) ) ) ) # ( PC9_wr_ptr[0] & ( !PC9_wr_ptr[2] & ( (!PC9_rd_ptr[0] & ((!PC9_rd_ptr[2] & (!PC9_wr_ptr[1] & PC9_rd_ptr[1])) # (PC9_rd_ptr[2] & (PC9_wr_ptr[1] & !PC9_rd_ptr[1])))) ) ) ) # ( !PC9_wr_ptr[0] & ( !PC9_wr_ptr[2] & ( (!PC9_rd_ptr[2] & (PC9_rd_ptr[0] & (!PC9_wr_ptr[1] $ (PC9_rd_ptr[1])))) ) ) );


--PC9L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|next_full~1 at MLABCELL_X25_Y8_N27
PC9L17 = ( PC9_internal_out_ready & ( (!PC9_internal_out_valid & (((X1_za_valid & PC9L16)) # (PC9_full))) ) ) # ( !PC9_internal_out_ready & ( ((X1_za_valid & PC9L16)) # (PC9_full) ) );


--PC8L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always3~0 at LABCELL_X29_Y10_N21
PC8L4 = ( NC8L2 & ( PC8_mem_used[3] ) ) # ( NC8L2 & ( !PC8_mem_used[3] ) ) # ( !NC8L2 & ( !PC8_mem_used[3] ) );


--PC8L94 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9 at MLABCELL_X28_Y9_N3
PC8L94 = ( NC8L8 & ( (!BD1L19 & (PC8_mem_used[4])) # (BD1L19 & ((!QC1L3 & (PC8_mem_used[4])) # (QC1L3 & ((PC8_mem_used[2]))))) ) ) # ( !NC8L8 & ( PC8_mem_used[4] ) );


--PC8_mem[4][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52] at FF_X28_Y9_N32
--register power-up is low

PC8_mem[4][52] = DFFEAS(PC8L48, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]~3 at MLABCELL_X28_Y9_N33
PC8L39 = ( PC8L4 & ( (!PC8_mem_used[4]) # (PC8_mem[4][52]) ) ) # ( !PC8L4 & ( PC8_mem[3][52] ) );


--X1_za_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0] at DDIOINCELL_X24_Y0_N65
--register power-up is low

X1_za_data[0] = DFFEAS(A1L86, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_edge_capture[0] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[0] at FF_X25_Y9_N56
--register power-up is low

BB1_edge_capture[0] = DFFEAS(BB1L30, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[0] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[0] at MLABCELL_X25_Y9_N39
BB1_read_mux_out[0] = ( BB1_edge_capture[0] & ( A1L345 & ( !ZD1_W_alu_result[2] $ (ZD1_W_alu_result[3]) ) ) ) # ( !BB1_edge_capture[0] & ( A1L345 & ( (!ZD1_W_alu_result[2] & !ZD1_W_alu_result[3]) ) ) ) # ( BB1_edge_capture[0] & ( !A1L345 & ( (ZD1_W_alu_result[2] & ZD1_W_alu_result[3]) ) ) );


--FB1L72 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[0]~0 at LABCELL_X11_Y6_N30
FB1L72 = ( !ZD1_W_alu_result[4] & ( !ZD1_W_alu_result[3] & ( (!ZD1_W_alu_result[2] & (FB1_timeout_occurred)) # (ZD1_W_alu_result[2] & ((FB1_control_register))) ) ) );


--V1_wr_rfifo is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X11_Y7_N57
V1_wr_rfifo = ( !JC2_b_full & ( BC1L61Q ) );


--BC1_wdata[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X1_Y6_N25
--register power-up is low

BC1_wdata[0] = AMPP_FUNCTION(A1L5, BC1L95, !N1_clr_reg, BC1L113);


--LC4_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y6_N1
--register power-up is low

LC4_counter_reg_bit[0] = DFFEAS(LC4_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC4_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y6_N4
--register power-up is low

LC4_counter_reg_bit[1] = DFFEAS(LC4_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC4_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y6_N7
--register power-up is low

LC4_counter_reg_bit[2] = DFFEAS(LC4_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC4_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y6_N10
--register power-up is low

LC4_counter_reg_bit[3] = DFFEAS(LC4_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC4_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y6_N13
--register power-up is low

LC4_counter_reg_bit[4] = DFFEAS(LC4_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC4_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y6_N16
--register power-up is low

LC4_counter_reg_bit[5] = DFFEAS(LC4_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1_wr_rfifo,  ,  ,  ,  );


--LC3_counter_reg_bit[0] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y6_N32
--register power-up is low

LC3_counter_reg_bit[0] = DFFEAS(LC3_counter_comb_bita0, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--LC3_counter_reg_bit[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y6_N34
--register power-up is low

LC3_counter_reg_bit[1] = DFFEAS(LC3_counter_comb_bita1, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--LC3_counter_reg_bit[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y6_N37
--register power-up is low

LC3_counter_reg_bit[2] = DFFEAS(LC3_counter_comb_bita2, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--LC3_counter_reg_bit[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y6_N40
--register power-up is low

LC3_counter_reg_bit[3] = DFFEAS(LC3_counter_comb_bita3, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--LC3_counter_reg_bit[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y6_N43
--register power-up is low

LC3_counter_reg_bit[4] = DFFEAS(LC3_counter_comb_bita4, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--LC3_counter_reg_bit[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y6_N46
--register power-up is low

LC3_counter_reg_bit[5] = DFFEAS(LC3_counter_comb_bita5, GLOBAL(LF1L42), !CB1_r_sync_rst,  , V1L88,  ,  ,  ,  );


--V1L74 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X12_Y7_N30
V1L74 = ( !PC3L6Q & ( (ZD1_W_alu_result[3] & (V1L73 & (!V1_av_waitrequest & BD1L13))) ) );


--GB2_cur_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|cur_test_clk at FF_X8_Y11_N29
--register power-up is low

GB2_cur_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , A1L22,  ,  , VCC);


--GB2_last_test_clk is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk at FF_X7_Y11_N47
--register power-up is low

GB2_last_test_clk = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , GB2_cur_test_clk,  ,  , VCC);


--HB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~0 at LABCELL_X10_Y11_N12
HB1L4 = ( !PB2_full_dff & ( (GB2_cur_test_clk & (!GB2L4Q & S1_done_adc_channel_sync)) ) );


--HB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~1 at LABCELL_X12_Y11_N30
HB1L5 = ( ZD1L1120Q & ( (BC1_rst1 & !AD1_read_accepted) ) );


--PB2_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X11_Y11_N49
--register power-up is low

PB2_low_addressa[0] = DFFEAS(PB2L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X7_Y11_N58
--register power-up is low

PB2_empty_dff = DFFEAS(PB2L8, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--HB1L6 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~2 at LABCELL_X10_Y11_N9
HB1L6 = ( ZD1_W_alu_result[2] & ( (PB2_empty_dff & ZD1_W_alu_result[3]) ) );


--PB2_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X10_Y11_N7
--register power-up is low

PB2_rd_ptr_lsb = DFFEAS(PB2L34, GLOBAL(LF1L42),  ,  , PB2L35,  ,  ,  ,  );


--PB2L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X9_Y11_N24
PB2L26 = ( QC1L4 & ( (!HB1L6 & (((PB2_low_addressa[0])))) # (HB1L6 & ((!HB1L5 & ((PB2_low_addressa[0]))) # (HB1L5 & (!PB2_rd_ptr_lsb)))) ) ) # ( !QC1L4 & ( PB2_low_addressa[0] ) );


--PB2_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X8_Y12_N5
--register power-up is low

PB2_low_addressa[1] = DFFEAS(PB2L15, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at MLABCELL_X8_Y12_N0
PB2L27 = ( HB1L5 & ( (!HB1L6 & (((PB2_low_addressa[1])))) # (HB1L6 & ((!QC1L4 & ((PB2_low_addressa[1]))) # (QC1L4 & (SB2_counter_reg_bit[0])))) ) ) # ( !HB1L5 & ( PB2_low_addressa[1] ) );


--PB2_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X8_Y12_N59
--register power-up is low

PB2_low_addressa[2] = DFFEAS(PB2L17, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at MLABCELL_X8_Y12_N54
PB2L28 = ( HB1L5 & ( (!HB1L6 & (((PB2_low_addressa[2])))) # (HB1L6 & ((!QC1L4 & ((PB2_low_addressa[2]))) # (QC1L4 & (SB2_counter_reg_bit[1])))) ) ) # ( !HB1L5 & ( PB2_low_addressa[2] ) );


--PB2_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X8_Y12_N14
--register power-up is low

PB2_low_addressa[3] = DFFEAS(PB2L19, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at MLABCELL_X8_Y12_N15
PB2L29 = ( HB1L5 & ( (!QC1L4 & (((PB2_low_addressa[3])))) # (QC1L4 & ((!HB1L6 & ((PB2_low_addressa[3]))) # (HB1L6 & (SB2_counter_reg_bit[2])))) ) ) # ( !HB1L5 & ( PB2_low_addressa[3] ) );


--PB2_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X8_Y12_N7
--register power-up is low

PB2_low_addressa[4] = DFFEAS(PB2L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at MLABCELL_X8_Y12_N9
PB2L30 = ( HB1L5 & ( (!HB1L6 & (((PB2_low_addressa[4])))) # (HB1L6 & ((!QC1L4 & ((PB2_low_addressa[4]))) # (QC1L4 & (SB2_counter_reg_bit[3])))) ) ) # ( !HB1L5 & ( PB2_low_addressa[4] ) );


--PB2_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X8_Y12_N29
--register power-up is low

PB2_low_addressa[5] = DFFEAS(PB2L23, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at MLABCELL_X8_Y12_N24
PB2L31 = ( HB1L5 & ( (!HB1L6 & (((PB2_low_addressa[5])))) # (HB1L6 & ((!QC1L4 & ((PB2_low_addressa[5]))) # (QC1L4 & (SB2_counter_reg_bit[4])))) ) ) # ( !HB1L5 & ( PB2_low_addressa[5] ) );


--PB2_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X8_Y12_N50
--register power-up is low

PB2_low_addressa[6] = DFFEAS(PB2L25, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at MLABCELL_X8_Y12_N51
PB2L32 = ( HB1L5 & ( (!QC1L4 & (PB2_low_addressa[6])) # (QC1L4 & ((!HB1L6 & (PB2_low_addressa[6])) # (HB1L6 & ((SB2_counter_reg_bit[5]))))) ) ) # ( !HB1L5 & ( PB2_low_addressa[6] ) );


--HB1L7 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~3 at MLABCELL_X8_Y11_N45
HB1L7 = ( S1L16Q & ( (!PB1_full_dff & (GB2L4Q & !GB2_cur_test_clk)) ) );


--PB1_low_addressa[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0] at FF_X8_Y11_N37
--register power-up is low

PB1_low_addressa[0] = DFFEAS(PB1L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1_empty_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff at FF_X8_Y11_N35
--register power-up is low

PB1_empty_dff = DFFEAS(PB1L8, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--HB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~4 at LABCELL_X11_Y11_N30
HB1L8 = ( PB1_empty_dff & ( (ZD1_W_alu_result[3] & !ZD1_W_alu_result[2]) ) );


--PB1_rd_ptr_lsb is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb at FF_X11_Y11_N25
--register power-up is low

PB1_rd_ptr_lsb = DFFEAS(PB1L34, GLOBAL(LF1L42),  ,  , PB1L35,  ,  ,  ,  );


--PB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[0]~0 at LABCELL_X13_Y11_N0
PB1L26 = ( PB1_rd_ptr_lsb & ( (PB1_low_addressa[0] & ((!HB1L5) # ((!QC1L4) # (!HB1L8)))) ) ) # ( !PB1_rd_ptr_lsb & ( ((HB1L5 & (QC1L4 & HB1L8))) # (PB1_low_addressa[0]) ) );


--PB1_low_addressa[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1] at FF_X13_Y11_N8
--register power-up is low

PB1_low_addressa[1] = DFFEAS(PB1L15, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L27 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[1]~1 at LABCELL_X13_Y11_N3
PB1L27 = ( SB1_counter_reg_bit[0] & ( ((HB1L5 & (QC1L4 & HB1L8))) # (PB1_low_addressa[1]) ) ) # ( !SB1_counter_reg_bit[0] & ( (PB1_low_addressa[1] & ((!HB1L5) # ((!QC1L4) # (!HB1L8)))) ) );


--PB1_low_addressa[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2] at FF_X13_Y11_N10
--register power-up is low

PB1_low_addressa[2] = DFFEAS(PB1L17, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[2]~2 at LABCELL_X13_Y11_N12
PB1L28 = ( SB1_counter_reg_bit[1] & ( ((HB1L5 & (QC1L4 & HB1L8))) # (PB1_low_addressa[2]) ) ) # ( !SB1_counter_reg_bit[1] & ( (PB1_low_addressa[2] & ((!HB1L5) # ((!QC1L4) # (!HB1L8)))) ) );


--PB1_low_addressa[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3] at FF_X13_Y11_N20
--register power-up is low

PB1_low_addressa[3] = DFFEAS(PB1L19, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L29 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[3]~3 at LABCELL_X13_Y11_N15
PB1L29 = ( PB1_low_addressa[3] & ( (!HB1L5) # ((!QC1L4) # ((!HB1L8) # (SB1_counter_reg_bit[2]))) ) ) # ( !PB1_low_addressa[3] & ( (HB1L5 & (QC1L4 & (SB1_counter_reg_bit[2] & HB1L8))) ) );


--PB1_low_addressa[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4] at FF_X13_Y11_N23
--register power-up is low

PB1_low_addressa[4] = DFFEAS(PB1L21, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L30 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[4]~4 at LABCELL_X13_Y11_N48
PB1L30 = ( SB1_counter_reg_bit[3] & ( ((HB1L5 & (QC1L4 & HB1L8))) # (PB1_low_addressa[4]) ) ) # ( !SB1_counter_reg_bit[3] & ( (PB1_low_addressa[4] & ((!HB1L5) # ((!QC1L4) # (!HB1L8)))) ) );


--PB1_low_addressa[5] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5] at FF_X13_Y11_N25
--register power-up is low

PB1_low_addressa[5] = DFFEAS(PB1L23, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L31 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[5]~5 at LABCELL_X13_Y11_N51
PB1L31 = ( SB1_counter_reg_bit[4] & ( ((HB1L5 & (QC1L4 & HB1L8))) # (PB1_low_addressa[5]) ) ) # ( !SB1_counter_reg_bit[4] & ( (PB1_low_addressa[5] & ((!HB1L5) # ((!QC1L4) # (!HB1L8)))) ) );


--PB1_low_addressa[6] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6] at FF_X13_Y11_N28
--register power-up is low

PB1_low_addressa[6] = DFFEAS(PB1L25, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|ram_read_address[6]~6 at LABCELL_X13_Y11_N57
PB1L32 = ( PB1_low_addressa[6] & ( (!HB1L5) # ((!QC1L4) # ((!HB1L8) # (SB1_counter_reg_bit[5]))) ) ) # ( !PB1_low_addressa[6] & ( (HB1L5 & (QC1L4 & (SB1_counter_reg_bit[5] & HB1L8))) ) );


--S1_clear_read_fifos is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos at FF_X10_Y9_N4
--register power-up is low

S1_clear_read_fifos = DFFEAS(S1L8, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--S1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|comb~1 at LABCELL_X10_Y11_N15
S1L13 = (CB1_r_sync_rst) # (S1_clear_read_fifos);


--S1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt_en~1 at LABCELL_X10_Y9_N54
S1L22 = ( !CB1_r_sync_rst & ( ZD1_d_writedata[0] ) );


--XB1L75 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~6 at LABCELL_X16_Y11_N51
XB1L75 = ( XB1_shiftreg_data[17] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L76 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~7 at LABCELL_X18_Y10_N15
XB1L76 = ( XB1_new_data & ( (!T1_ack) # (!XB1L10) ) ) # ( !XB1_new_data & ( (!T1_ack & XB1L10) ) );


--XB1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~8 at LABCELL_X16_Y9_N12
XB1L77 = ( T1L40 & ( BD1L11 & ( (XB1L76 & (!CB1_r_sync_rst & ((!T1L79) # (!AD1L13)))) ) ) ) # ( !T1L40 & ( BD1L11 & ( (XB1L76 & !CB1_r_sync_rst) ) ) ) # ( T1L40 & ( !BD1L11 & ( (XB1L76 & !CB1_r_sync_rst) ) ) ) # ( !T1L40 & ( !BD1L11 & ( (XB1L76 & !CB1_r_sync_rst) ) ) );


--XB1L78 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~9 at LABCELL_X17_Y11_N6
XB1L78 = ( T1_external_read_transfer & ( T1L5 & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_data[8])) ) ) ) # ( !T1_external_read_transfer & ( T1L5 & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_data[8])) ) ) ) # ( T1_external_read_transfer & ( !T1L5 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (!XB1L10 & ((XB1_shiftreg_data[8])))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_auto_init_complete)))) ) ) ) # ( !T1_external_read_transfer & ( !T1L5 & ( (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_data[8])) ) ) );


--T1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|Equal1~1 at MLABCELL_X15_Y9_N6
T1L4 = (ZD1_W_alu_result[3] & !ZD1_W_alu_result[2]);


--T1L30 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]~0 at MLABCELL_X15_Y9_N48
T1L30 = ( T1L41 & ( ZD1L1113Q & ( ((!T1L133 & (!T1L134 & T1L4))) # (T1_internal_reset) ) ) ) # ( !T1L41 & ( ZD1L1113Q & ( T1_internal_reset ) ) ) # ( T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) ) # ( !T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) );


--XB1L79 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~10 at LABCELL_X18_Y11_N48
XB1L79 = ( VB1_auto_init_complete & ( XB1_shiftreg_data[0] & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (!XB1L10)) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((T1_data_reg[0]))) ) ) ) # ( !VB1_auto_init_complete & ( XB1_shiftreg_data[0] & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (!XB1L10)) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((VB1_data_out[1]))) ) ) ) # ( VB1_auto_init_complete & ( !XB1_shiftreg_data[0] & ( (T1_data_reg[0] & XB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !VB1_auto_init_complete & ( !XB1_shiftreg_data[0] & ( (VB1_data_out[1] & XB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) );


--ZD1L286 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at LABCELL_X19_Y4_N33
ZD1L286 = (ZD1L618 & ((ZD1L633) # (ZD1L291)));


--ZD1_R_ctrl_rot_right_nxt is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at LABCELL_X24_Y4_N54
ZD1_R_ctrl_rot_right_nxt = (ZD1L618 & ZD1L634);


--ZD1L522 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~30 at LABCELL_X24_Y4_N57
ZD1L522 = ( ZD1_E_shift_rot_result[30] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1L445) ) ) # ( !ZD1_E_shift_rot_result[30] & ( (ZD1_R_ctrl_shift_rot_right & ZD1L445) ) );


--SE1_MonDReg[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X7_Y4_N34
--register power-up is low

SE1_MonDReg[4] = DFFEAS(SE1L113, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[4] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X1_Y5_N44
--register power-up is low

CE1_writedata[4] = DFFEAS(WC1L22, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~2 at LABCELL_X1_Y5_N45
SE1L163 = ( SE1L136Q & ( SE1_MonDReg[4] ) ) # ( !SE1L136Q & ( CE1_writedata[4] ) );


--WC1L20 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~4 at LABCELL_X2_Y5_N45
WC1L20 = ( ND1L3 & ( ZD1_d_writedata[1] ) );


--JC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X9_Y7_N3
JC1L3 = ( MC1_counter_reg_bit[5] & ( V1_fifo_wr & ( (MC1_counter_reg_bit[4] & (JC1_b_non_empty & MC1_counter_reg_bit[3])) ) ) );


--JC1L4 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X10_Y7_N36
JC1L4 = ( JC1_b_full & ( JC1L3 & ( !V1L85 ) ) ) # ( !JC1_b_full & ( JC1L3 & ( (MC1_counter_reg_bit[0] & (MC1_counter_reg_bit[1] & (MC1_counter_reg_bit[2] & !V1L85))) ) ) ) # ( JC1_b_full & ( !JC1L3 & ( !V1L85 ) ) );


--JC1L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at MLABCELL_X6_Y7_N42
JC1L1 = ( V1_fifo_wr & ( JC1_b_non_empty & ( !BC1L51 ) ) ) # ( !V1_fifo_wr & ( JC1_b_non_empty & ( BC1L51 ) ) ) # ( V1_fifo_wr & ( !JC1_b_non_empty ) );


--JC2L1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X10_Y7_N27
JC2L1 = ( !MC2_counter_reg_bit[3] & ( (!MC2_counter_reg_bit[5] & (!MC2_counter_reg_bit[4] & !V1_wr_rfifo)) ) );


--JC2L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X10_Y7_N51
JC2L2 = ( MC2_counter_reg_bit[0] & ( (!MC2_counter_reg_bit[2] & (!MC2_counter_reg_bit[1] & JC2L1)) ) );


--JC2L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y7_N42
JC2L8 = ( JC2L2 & ( ((!JC2_b_non_empty & (BC1L61Q)) # (JC2_b_non_empty & ((!V1L88)))) # (JC2_b_full) ) ) # ( !JC2L2 & ( ((JC2_b_full) # (JC2_b_non_empty)) # (BC1L61Q) ) );


--BC1_jupdate1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y6_N56
--register power-up is low

BC1_jupdate1 = AMPP_FUNCTION(LF1L42, BC1L24, !CB1_r_sync_rst);


--BC1_jupdate2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y3_N25
--register power-up is low

BC1_jupdate2 = AMPP_FUNCTION(LF1L42, BC1_jupdate1, !CB1_r_sync_rst, GND);


--BC1L2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y3_N24
BC1L2 = AMPP_FUNCTION(!BC1_jupdate1, !BC1_jupdate2);


--BC1_write1 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X6_Y3_N59
--register power-up is low

BC1_write1 = AMPP_FUNCTION(LF1L42, BC1_write, !CB1_r_sync_rst, GND);


--BC1_write2 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X6_Y3_N28
--register power-up is low

BC1_write2 = AMPP_FUNCTION(LF1L42, BC1_write1, !CB1_r_sync_rst, GND);


--BC1L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X6_Y3_N27
BC1L3 = AMPP_FUNCTION(!BC1_write1, !BC1_write2);


--BC1_write_valid is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X1_Y6_N59
--register power-up is low

BC1_write_valid = AMPP_FUNCTION(A1L5, BC1_td_shift[10], !N1_clr_reg, GND, BC1L113);


--BC1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X6_Y3_N18
BC1L62 = AMPP_FUNCTION(!BC1L2, !BC1_rst2, !BC1L3, !BC1_write_stalled, !V1_t_dav, !BC1_write_valid);


--JC2L3 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X12_Y7_N15
JC2L3 = ( V1L73 & ( !V1_wr_rfifo $ (((!V1L72) # (!JC2L9Q))) ) ) # ( !V1L73 & ( V1_wr_rfifo ) );


--FB1_force_reload is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload at FF_X11_Y6_N40
--register power-up is low

FB1_force_reload = DFFEAS(FB1L49, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1L61 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~0 at LABCELL_X12_Y10_N57
FB1L61 = ( !FB1L2 & ( (!FB1_force_reload & !FB1L43) ) );


--FB1L44 is nios_system:NiosII|nios_system_timer_0:timer_0|always0~0 at LABCELL_X11_Y6_N45
FB1L44 = ( QC4_av_readdata_pre[0] ) # ( !QC4_av_readdata_pre[0] & ( FB1_force_reload ) );


--FB1L62 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~1 at LABCELL_X12_Y10_N54
FB1L62 = (!FB1_force_reload & (!FB1L43 & !FB1L6));


--FB1L63 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~2 at LABCELL_X11_Y10_N54
FB1L63 = ( !FB1L43 & ( (!FB1L10 & !FB1_force_reload) ) );


--FB1L64 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~3 at LABCELL_X11_Y10_N51
FB1L64 = (!FB1L43 & (!FB1_force_reload & !FB1L14));


--FB1L65 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~4 at LABCELL_X11_Y10_N48
FB1L65 = (!FB1L43 & (!FB1_force_reload & !FB1L18));


--FB1L66 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~5 at LABCELL_X12_Y10_N0
FB1L66 = (!FB1L22 & (!FB1_force_reload & !FB1L43));


--FB1L67 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~6 at LABCELL_X11_Y10_N30
FB1L67 = ( !FB1L26 & ( (!FB1_force_reload & !FB1L43) ) );


--FB1L68 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~7 at LABCELL_X11_Y10_N36
FB1L68 = ( !FB1L30 & ( (!FB1L43 & !FB1_force_reload) ) );


--FB1L69 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~8 at LABCELL_X11_Y10_N39
FB1L69 = (!FB1L43 & (!FB1_force_reload & !FB1L34));


--FB1L70 is nios_system:NiosII|nios_system_timer_0:timer_0|internal_counter~9 at LABCELL_X11_Y10_N42
FB1L70 = ( !FB1L43 & ( (!FB1L38 & !FB1_force_reload) ) );


--VE1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at MLABCELL_X3_Y4_N54
VE1L67 = ( TE1L3 & ( HE1_break_readreg[20] & ( VE1_sr[22] ) ) ) # ( !TE1L3 & ( HE1_break_readreg[20] & ( (SE1_MonDReg[20]) # (N1_irf_reg[2][1]) ) ) ) # ( TE1L3 & ( !HE1_break_readreg[20] & ( VE1_sr[22] ) ) ) # ( !TE1L3 & ( !HE1_break_readreg[20] & ( (!N1_irf_reg[2][1] & SE1_MonDReg[20]) ) ) );


--VE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N39
VE1L68 = ( VE1_sr[21] & ( ((!N1_irf_reg[2][1] & (SE1_MonDReg[19])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[19])))) # (TE1L3) ) ) # ( !VE1_sr[21] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & (SE1_MonDReg[19])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[19]))))) ) );


--WC1L21 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~5 at LABCELL_X2_Y5_N39
WC1L21 = ( ZD1_d_writedata[3] & ( ND1L3 ) );


--HF2_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X9_Y2_N40
--register power-up is low

HF2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , HF2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--KE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at MLABCELL_X3_Y5_N45
KE1L6 = ( KE1_monitor_error & ( GE1L16 & ( (!UE1_jdo[25]) # (!UE1_take_action_ocimem_a) ) ) ) # ( !KE1_monitor_error & ( GE1L16 & ( (CE1_writedata[1] & ((!UE1_jdo[25]) # (!UE1_take_action_ocimem_a))) ) ) ) # ( KE1_monitor_error & ( !GE1L16 & ( (!UE1_jdo[25]) # (!UE1_take_action_ocimem_a) ) ) );


--UE1_jdo[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X3_Y5_N5
--register power-up is low

UE1_jdo[23] = DFFEAS(UE1L41, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--KE1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at MLABCELL_X3_Y5_N48
KE1L9 = ( KE1_monitor_go & ( UE1L65 & ( (!Q1_state[1]) # ((UE1_jdo[23] & (!UE1_jdo[35] & UE1_jdo[34]))) ) ) ) # ( !KE1_monitor_go & ( UE1L65 & ( (UE1_jdo[23] & (!UE1_jdo[35] & UE1_jdo[34])) ) ) ) # ( KE1_monitor_go & ( !UE1L65 & ( !Q1_state[1] ) ) );


--CE1_writedata[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X1_Y5_N14
--register power-up is low

CE1_writedata[2] = DFFEAS(WC1L23, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~3 at LABCELL_X1_Y5_N15
SE1L161 = ( CE1_writedata[2] & ( (!SE1L136Q) # (SE1_MonDReg[2]) ) ) # ( !CE1_writedata[2] & ( (SE1L136Q & SE1_MonDReg[2]) ) );


--SE1L162 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~4 at LABCELL_X2_Y5_N36
SE1L162 = ( SE1_jtag_ram_access & ( SE1_MonDReg[3] ) ) # ( !SE1_jtag_ram_access & ( CE1_writedata[3] ) );


--QC9_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[1] at FF_X19_Y7_N50
--register power-up is low

QC9_av_readdata_pre[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , FB1_readdata[1],  ,  , VCC);


--HD1L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~53 at LABCELL_X24_Y8_N30
HD1L66 = ( PC8_mem[0][52] & ( ((KD8L15 & PC9_out_payload[1])) # (YC1_data_reg[1]) ) ) # ( !PC8_mem[0][52] & ( (KD8L15 & PC9_out_payload[1]) ) );


--QC7_av_readdata_pre[1] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1] at FF_X19_Y7_N53
--register power-up is low

QC7_av_readdata_pre[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_readdata[1],  ,  , VCC);


--HD1L67 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~54 at LABCELL_X19_Y7_N51
HD1L67 = ( QC7_av_readdata_pre[1] & ( ((UC2L1 & QC5_av_readdata_pre[1])) # (QC7_read_latency_shift_reg[0]) ) ) # ( !QC7_av_readdata_pre[1] & ( (UC2L1 & QC5_av_readdata_pre[1]) ) );


--HD1L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~55 at MLABCELL_X21_Y9_N24
HD1L68 = ( EF1_address_reg_a[0] & ( UC3L1 & ( (!EF1_ram_block1a33 & HD1L80) ) ) ) # ( !EF1_address_reg_a[0] & ( UC3L1 & ( (!EF1_ram_block1a1 & HD1L80) ) ) ) # ( EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L80 ) ) ) # ( !EF1_address_reg_a[0] & ( !UC3L1 & ( HD1L80 ) ) );


--HD1L69 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~56 at LABCELL_X19_Y7_N0
HD1L69 = ( HD1L66 & ( QC9_read_latency_shift_reg[0] & ( (((!HD1L68) # (HD1L67)) # (YC1L36)) # (QC9_av_readdata_pre[1]) ) ) ) # ( !HD1L66 & ( QC9_read_latency_shift_reg[0] & ( ((!HD1L68) # (HD1L67)) # (QC9_av_readdata_pre[1]) ) ) ) # ( HD1L66 & ( !QC9_read_latency_shift_reg[0] & ( ((!HD1L68) # (HD1L67)) # (YC1L36) ) ) ) # ( !HD1L66 & ( !QC9_read_latency_shift_reg[0] & ( (!HD1L68) # (HD1L67) ) ) );


--YC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14 at LABCELL_X18_Y8_N42
YC1L34 = ( KD8L15 & ( (YC1_data_reg[2]) # (PC9_out_payload[2]) ) ) # ( !KD8L15 & ( YC1_data_reg[2] ) );


--BB1_readdata[2] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[2] at FF_X12_Y6_N5
--register power-up is low

BB1_readdata[2] = DFFEAS(BB1_read_mux_out[2], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L75 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~17 at LABCELL_X10_Y11_N0
S1L75 = ( S1_clear_read_fifos & ( ZD1_W_alu_result[2] & ( (!ZD1_W_alu_result[3] & (HB1_right_audio_fifo_read_space[2])) # (ZD1_W_alu_result[3] & ((RB2_q_b[2]))) ) ) ) # ( !S1_clear_read_fifos & ( ZD1_W_alu_result[2] & ( (!ZD1_W_alu_result[3] & (HB1_right_audio_fifo_read_space[2])) # (ZD1_W_alu_result[3] & ((RB2_q_b[2]))) ) ) ) # ( S1_clear_read_fifos & ( !ZD1_W_alu_result[2] & ( (!ZD1_W_alu_result[3]) # (RB1_q_b[2]) ) ) ) # ( !S1_clear_read_fifos & ( !ZD1_W_alu_result[2] & ( (RB1_q_b[2] & ZD1_W_alu_result[3]) ) ) );


--T1_control_reg[2] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[2] at FF_X19_Y10_N16
--register power-up is low

T1_control_reg[2] = DFFEAS(T1L51, GLOBAL(LF1L42),  ,  , T1L44,  ,  ,  ,  );


--T1L103 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~11 at LABCELL_X17_Y10_N42
T1L103 = ( XB1_shiftreg_data[3] & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & (T1_control_reg[2])) # (ZD1_W_alu_result[3] & ((T1_address_reg[2]))))) # (ZD1_W_alu_result[2] & (ZD1_W_alu_result[3])) ) ) # ( !XB1_shiftreg_data[3] & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3] & (T1_control_reg[2])) # (ZD1_W_alu_result[3] & ((T1_address_reg[2]))))) ) );


--T1L104 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~12 at MLABCELL_X15_Y9_N33
T1L104 = ( T1_readdata[2] & ( T1L103 ) ) # ( !T1_readdata[2] & ( T1L103 & ( (AD1L12 & (T1L40 & (!ZD1_W_alu_result[4] & BD1L10))) ) ) ) # ( T1_readdata[2] & ( !T1L103 & ( (!AD1L12) # ((!T1L40) # ((!BD1L10) # (ZD1_W_alu_result[4]))) ) ) );


--V1L76 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at MLABCELL_X6_Y3_N12
V1L76 = ( !JC1L5Q & ( (V1L64 & (!ZD1_W_alu_result[2] & AD1L13)) ) );


--JC1L7 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X10_Y7_N54
JC1L7 = (!MC1_counter_reg_bit[2] & (!MC1_counter_reg_bit[1] & (!MC1_counter_reg_bit[5] & !MC1_counter_reg_bit[4])));


--JC1L8 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X10_Y7_N33
JC1L8 = ( JC1L7 & ( (!MC1_counter_reg_bit[3] & (V1L85 & MC1_counter_reg_bit[0])) ) );


--JC1L9 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at MLABCELL_X6_Y7_N18
JC1L9 = ( JC1_b_non_empty & ( JC1L8 & ( (V1_fifo_wr) # (JC1L5Q) ) ) ) # ( !JC1_b_non_empty & ( JC1L8 & ( (V1_fifo_wr) # (JC1L5Q) ) ) ) # ( JC1_b_non_empty & ( !JC1L8 ) ) # ( !JC1_b_non_empty & ( !JC1L8 & ( (V1_fifo_wr) # (JC1L5Q) ) ) );


--BC1L60 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X6_Y3_N54
BC1L60 = AMPP_FUNCTION(!BC1L3, !BC1_write_stalled, !V1_t_dav, !BC1_rst2, !BC1L61Q, !BC1_write_valid);


--BC1_td_shift[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X4_Y3_N41
--register power-up is low

BC1_td_shift[5] = AMPP_FUNCTION(A1L5, BC1L87, !N1_clr_reg, BC1L68);


--BC1L86 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X4_Y3_N9
BC1L86 = AMPP_FUNCTION(!Q1_state[4], !BC1_td_shift[5], !BC1L82, !BC1_rdata[2], !BC1_count[9]);


--VE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at MLABCELL_X3_Y4_N42
VE1L69 = ( HE1_break_readreg[24] & ( (!TE1L3 & (((SE1_MonDReg[24])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[26])))) ) ) # ( !HE1_break_readreg[24] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[24])))) # (TE1L3 & (((VE1_sr[26])))) ) );


--VE1L70 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y4_N36
VE1L70 = ( HE1_break_readreg[4] & ( (!TE1L3 & (((SE1_MonDReg[4])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[6])))) ) ) # ( !HE1_break_readreg[4] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[4])))) # (TE1L3 & (((VE1_sr[6])))) ) );


--UE1_jdo[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X6_Y4_N29
--register power-up is low

UE1_jdo[6] = DFFEAS(UE1L16, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--SE1L110 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X7_Y4_N36
SE1L110 = ( UE1_take_action_ocimem_b & ( SE1L139Q & ( UE1_jdo[6] ) ) ) # ( !UE1_take_action_ocimem_b & ( SE1L139Q & ( (DF1_q_a[3]) # (SE1L107) ) ) ) # ( UE1_take_action_ocimem_b & ( !SE1L139Q & ( UE1_jdo[6] ) ) ) # ( !UE1_take_action_ocimem_b & ( !SE1L139Q & ( SE1L107 ) ) );


--XE4_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y3_N5
--register power-up is low

XE4_din_s1 = DFFEAS(TE1L4, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--XE5_din_s1 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X3_Y3_N53
--register power-up is low

XE5_din_s1 = DFFEAS(XE5L2, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1_MonDReg[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X8_Y4_N37
--register power-up is low

SE1_MonDReg[26] = DFFEAS(SE1L114, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--VE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at MLABCELL_X3_Y4_N0
VE1L71 = ( VE1_sr[28] & ( ((!N1_irf_reg[2][1] & (SE1_MonDReg[26])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[26])))) # (TE1L3) ) ) # ( !VE1_sr[28] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & (SE1_MonDReg[26])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[26]))))) ) );


--VE1L72 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at MLABCELL_X3_Y4_N45
VE1L72 = ( HE1_break_readreg[25] & ( (!TE1L3 & (((SE1_MonDReg[25])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[27])))) ) ) # ( !HE1_break_readreg[25] & ( (!TE1L3 & (!N1_irf_reg[2][1] & (SE1_MonDReg[25]))) # (TE1L3 & (((VE1_sr[27])))) ) );


--VE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y4_N3
VE1L73 = ( HE1_break_readreg[27] & ( (!TE1L3 & (((SE1_MonDReg[27])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[29])))) ) ) # ( !HE1_break_readreg[27] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[27])))) # (TE1L3 & (((VE1_sr[29])))) ) );


--VE1_sr[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X7_Y2_N26
--register power-up is low

VE1_sr[31] = DFFEAS( , A1L5,  ,  ,  , VE1L82,  ,  , VCC);


--VE1_sr[33] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X3_Y5_N17
--register power-up is low

VE1_sr[33] = DFFEAS(VE1L84, A1L5,  ,  , VE1L29,  ,  ,  ,  );


--ZD1L611 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X27_Y6_N36
ZD1L611 = ( ZD1L280 & ( (!ZD1L278 & (EE2_q_b[7])) # (ZD1L278 & ((EE2_q_b[15]))) ) ) # ( !ZD1L280 & ( (!ZD1L278 & (EE2_q_b[7])) # (ZD1L278 & ((EE2_q_b[31]))) ) );


--XB1L80 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~11 at LABCELL_X17_Y11_N36
XB1L80 = ( XB1L43 & ( ((T1L5 & !XB1L44)) # (XB1L73) ) ) # ( !XB1L43 & ( ((XB1_shiftreg_data[22] & !XB1L44)) # (XB1L73) ) );


--VB1L32 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out~0 at MLABCELL_X21_Y10_N18
VB1L32 = ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L44Q & (!T1_internal_reset & !VB1L40Q)) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L44Q & (!T1_internal_reset & ((!VB1_rom_address[1]) # (!VB1L40Q)))) ) ) );


--XB1L133 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~5 at MLABCELL_X15_Y11_N21
XB1L133 = ( XB1_shiftreg_mask[22] & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & !XB1L10) ) );


--HF1_altera_reset_synchronizer_int_chain[0] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X9_Y2_N35
--register power-up is low

HF1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(LF1L42), !CB1L14,  ,  , HF1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--KE1_resetrequest is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X7_Y5_N44
--register power-up is low

KE1_resetrequest = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_take_action_ocimem_a, UE1_jdo[22],  ,  , VCC);


--CB1L14 is nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X7_Y5_N42
CB1L14 = ( KE1_resetrequest ) # ( !KE1_resetrequest & ( !LF1_locked_wire[0] ) );


--JB1L98 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~8 at LABCELL_X4_Y8_N6
JB1L98 = ( JB1_data_out_shift_reg[9] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[10])))) # (JB1_read_left_channel & (((RB3_q_b[10])))) ) ) # ( !JB1_data_out_shift_reg[9] & ( (!JB1_read_left_channel & (JB1L124 & ((RB4_q_b[10])))) # (JB1_read_left_channel & (((RB3_q_b[10])))) ) );


--X1_za_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3] at DDIOINCELL_X28_Y0_N65
--register power-up is low

X1_za_data[3] = DFFEAS(A1L95, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_edge_capture[3] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[3] at FF_X12_Y4_N37
--register power-up is low

BB1_edge_capture[3] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1L31,  ,  , VCC);


--BB1_read_mux_out[3] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[3] at LABCELL_X13_Y4_N36
BB1_read_mux_out[3] = ( BB1_edge_capture[3] & ( (!ZD1_W_alu_result[3] & (A1L351 & !ZD1_W_alu_result[2])) # (ZD1_W_alu_result[3] & ((ZD1_W_alu_result[2]))) ) ) # ( !BB1_edge_capture[3] & ( (!ZD1_W_alu_result[3] & (A1L351 & !ZD1_W_alu_result[2])) ) );


--BC1_wdata[3] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X1_Y6_N34
--register power-up is low

BC1_wdata[3] = AMPP_FUNCTION(A1L5, BC1_td_shift[7], !N1_clr_reg, GND, BC1L97);


--XB1L81 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~12 at LABCELL_X18_Y10_N48
XB1L81 = ( VB1_data_out[4] & ( VB1_auto_init_complete & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((!XB1L10 & XB1L41Q)))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (T1_data_reg[3])) ) ) ) # ( !VB1_data_out[4] & ( VB1_auto_init_complete & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((!XB1L10 & XB1L41Q)))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (T1_data_reg[3])) ) ) ) # ( VB1_data_out[4] & ( !VB1_auto_init_complete & ( ((!XB1L10 & XB1L41Q)) # (XB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !VB1_data_out[4] & ( !VB1_auto_init_complete & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (!XB1L10 & XB1L41Q)) ) ) );


--SE1_MonDReg[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X7_Y4_N2
--register power-up is low

SE1_MonDReg[11] = DFFEAS(SE1L115, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X6_Y5_N4
--register power-up is low

CE1_writedata[11] = DFFEAS(WC1L24, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L170 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5 at LABCELL_X7_Y3_N15
SE1L170 = ( SE1_MonDReg[11] & ( (CE1_writedata[11]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[11] & ( (!SE1L136Q & CE1_writedata[11]) ) );


--CE1_byteenable[1] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X9_Y5_N44
--register power-up is low

CE1_byteenable[1] = DFFEAS(WC1_src_data[33], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1 at LABCELL_X9_Y5_N54
SE1L155 = ( CE1_byteenable[1] ) # ( !CE1_byteenable[1] & ( SE1L136Q ) );


--SE1_MonDReg[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X7_Y4_N5
--register power-up is low

SE1_MonDReg[12] = DFFEAS(SE1L116, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X6_Y5_N32
--register power-up is low

CE1_writedata[12] = DFFEAS(WC1L25, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L171 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~6 at MLABCELL_X6_Y5_N48
SE1L171 = ( CE1_writedata[12] & ( (!SE1L136Q) # (SE1L71Q) ) ) # ( !CE1_writedata[12] & ( (SE1L71Q & SE1L136Q) ) );


--CE1_writedata[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X1_Y5_N59
--register power-up is low

CE1_writedata[13] = DFFEAS(WC1L26, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L172 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~7 at LABCELL_X1_Y5_N54
SE1L172 = ( SE1_MonDReg[13] & ( (SE1L136Q) # (CE1_writedata[13]) ) ) # ( !SE1_MonDReg[13] & ( (CE1_writedata[13] & !SE1L136Q) ) );


--CE1_writedata[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X6_Y5_N7
--register power-up is low

CE1_writedata[14] = DFFEAS(WC1L27, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L173 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~8 at LABCELL_X2_Y5_N51
SE1L173 = ( SE1_MonDReg[14] & ( SE1_jtag_ram_access ) ) # ( SE1_MonDReg[14] & ( !SE1_jtag_ram_access & ( CE1_writedata[14] ) ) ) # ( !SE1_MonDReg[14] & ( !SE1_jtag_ram_access & ( CE1_writedata[14] ) ) );


--CE1_writedata[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X6_Y5_N10
--register power-up is low

CE1_writedata[15] = DFFEAS(WC1L28, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L174 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~9 at LABCELL_X7_Y3_N57
SE1L174 = ( SE1_MonDReg[15] & ( (CE1_writedata[15]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[15] & ( (!SE1L136Q & CE1_writedata[15]) ) );


--CE1_writedata[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X1_Y5_N53
--register power-up is low

CE1_writedata[16] = DFFEAS(WC1L29, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L175 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~10 at LABCELL_X1_Y5_N18
SE1L175 = ( SE1L136Q & ( SE1_MonDReg[16] ) ) # ( !SE1L136Q & ( CE1_writedata[16] ) );


--CE1_byteenable[2] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X9_Y5_N47
--register power-up is low

CE1_byteenable[2] = DFFEAS(WC1_src_data[34], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L156 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2 at LABCELL_X9_Y5_N6
SE1L156 = ( SE1L136Q ) # ( !SE1L136Q & ( CE1_byteenable[2] ) );


--SE1_MonDReg[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X8_Y5_N7
--register power-up is low

SE1_MonDReg[5] = DFFEAS(SE1L128, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[5] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X1_Y5_N8
--register power-up is low

CE1_writedata[5] = DFFEAS(WC1L30, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L164 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 at LABCELL_X1_Y5_N9
SE1L164 = ( SE1L136Q & ( SE1_MonDReg[5] ) ) # ( !SE1L136Q & ( CE1_writedata[5] ) );


--SE1_MonDReg[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X9_Y5_N19
--register power-up is low

SE1_MonDReg[8] = DFFEAS(SE1L118, GLOBAL(LF1L42),  ,  , !UE1L66,  ,  ,  ,  );


--CE1_writedata[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X6_Y5_N38
--register power-up is low

CE1_writedata[8] = DFFEAS(WC1L31, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L167 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~12 at MLABCELL_X6_Y5_N54
SE1L167 = ( SE1_MonDReg[8] & ( (CE1_writedata[8]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[8] & ( (!SE1L136Q & CE1_writedata[8]) ) );


--BB1_edge_capture[4] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[4] at FF_X13_Y4_N11
--register power-up is low

BB1_edge_capture[4] = DFFEAS(BB1L32, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[4] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[4] at LABCELL_X13_Y4_N57
BB1_read_mux_out[4] = ( A1L353 & ( (!ZD1_W_alu_result[2] & ((!ZD1_W_alu_result[3]))) # (ZD1_W_alu_result[2] & (BB1_edge_capture[4] & ZD1_W_alu_result[3])) ) ) # ( !A1L353 & ( (ZD1_W_alu_result[2] & (BB1_edge_capture[4] & ZD1_W_alu_result[3])) ) );


--X1_za_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4] at DDIOINCELL_X30_Y0_N65
--register power-up is low

X1_za_data[4] = DFFEAS(A1L98, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_wdata[4] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X1_Y6_N49
--register power-up is low

BC1_wdata[4] = AMPP_FUNCTION(A1L5, BC1L103, !N1_clr_reg, BC1L97);


--XB1L82 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~13 at LABCELL_X18_Y10_N42
XB1L82 = ( XB1_shiftreg_data[4] & ( XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!VB1_auto_init_complete & ((VB1_data_out[5]))) # (VB1_auto_init_complete & (T1_data_reg[4])) ) ) ) # ( !XB1_shiftreg_data[4] & ( XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!VB1_auto_init_complete & ((VB1_data_out[5]))) # (VB1_auto_init_complete & (T1_data_reg[4])) ) ) ) # ( XB1_shiftreg_data[4] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( !XB1L10 ) ) );


--CE1_writedata[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X1_Y5_N50
--register power-up is low

CE1_writedata[10] = DFFEAS(WC1L32, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L169 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~13 at LABCELL_X1_Y5_N39
SE1L169 = ( CE1_writedata[10] & ( (!SE1L136Q) # (SE1L67Q) ) ) # ( !CE1_writedata[10] & ( (SE1L136Q & SE1L67Q) ) );


--X1_za_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6] at DDIOINCELL_X34_Y0_N71
--register power-up is low

X1_za_data[6] = DFFEAS(A1L104, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_edge_capture[6] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[6] at FF_X13_Y4_N50
--register power-up is low

BB1_edge_capture[6] = DFFEAS(BB1L33, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[6] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[6] at LABCELL_X13_Y4_N3
BB1_read_mux_out[6] = ( BB1_edge_capture[6] & ( (!ZD1_W_alu_result[2] & (!ZD1_W_alu_result[3] & A1L357)) # (ZD1_W_alu_result[2] & (ZD1_W_alu_result[3])) ) ) # ( !BB1_edge_capture[6] & ( (!ZD1_W_alu_result[2] & (!ZD1_W_alu_result[3] & A1L357)) ) );


--BC1_wdata[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X1_Y6_N43
--register power-up is low

BC1_wdata[6] = AMPP_FUNCTION(A1L5, BC1_td_shift[10], !N1_clr_reg, GND, BC1L97);


--XB1L83 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~14 at LABCELL_X18_Y10_N36
XB1L83 = ( XB1L10 & ( XB1_shiftreg_data[6] & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!VB1_auto_init_complete & (VB1_data_out[7])) # (VB1_auto_init_complete & ((T1_data_reg[6]))))) ) ) ) # ( !XB1L10 & ( XB1_shiftreg_data[6] & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE) # ((!VB1_auto_init_complete & (VB1_data_out[7])) # (VB1_auto_init_complete & ((T1_data_reg[6])))) ) ) ) # ( XB1L10 & ( !XB1_shiftreg_data[6] & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!VB1_auto_init_complete & (VB1_data_out[7])) # (VB1_auto_init_complete & ((T1_data_reg[6]))))) ) ) ) # ( !XB1L10 & ( !XB1_shiftreg_data[6] & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!VB1_auto_init_complete & (VB1_data_out[7])) # (VB1_auto_init_complete & ((T1_data_reg[6]))))) ) ) );


--BB1_edge_capture[5] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[5] at FF_X25_Y9_N25
--register power-up is low

BB1_edge_capture[5] = DFFEAS(BB1L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[5] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[5] at MLABCELL_X25_Y9_N27
BB1_read_mux_out[5] = ( ZD1_W_alu_result[2] & ( (BB1_edge_capture[5] & ZD1_W_alu_result[3]) ) ) # ( !ZD1_W_alu_result[2] & ( (!ZD1_W_alu_result[3] & A1L355) ) );


--X1_za_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5] at DDIOINCELL_X18_Y0_N88
--register power-up is low

X1_za_data[5] = DFFEAS(A1L101, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_wdata[5] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X1_Y6_N46
--register power-up is low

BC1_wdata[5] = AMPP_FUNCTION(A1L5, BC1_td_shift[9], !N1_clr_reg, GND, BC1L97);


--XB1L84 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~15 at LABCELL_X18_Y10_N30
XB1L84 = ( T1_data_reg[5] & ( XB1L10 & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((VB1_auto_init_complete) # (VB1_data_out[6]))) ) ) ) # ( !T1_data_reg[5] & ( XB1L10 & ( (VB1_data_out[6] & (!VB1_auto_init_complete & XB1_s_serial_protocol.STATE_1_INITIALIZE)) ) ) ) # ( T1_data_reg[5] & ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((XB1_shiftreg_data[5])))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_auto_init_complete)) # (VB1_data_out[6]))) ) ) ) # ( !T1_data_reg[5] & ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((XB1_shiftreg_data[5])))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (VB1_data_out[6] & (!VB1_auto_init_complete))) ) ) );


--SE1_MonDReg[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X7_Y4_N19
--register power-up is low

SE1_MonDReg[9] = DFFEAS(SE1L119, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X2_Y5_N35
--register power-up is low

CE1_writedata[9] = DFFEAS(WC1L33, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L168 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~14 at LABCELL_X2_Y5_N30
SE1L168 = ( SE1_jtag_ram_access & ( SE1_MonDReg[9] ) ) # ( !SE1_jtag_ram_access & ( CE1_writedata[9] ) );


--CE1_writedata[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X6_Y5_N53
--register power-up is low

CE1_writedata[24] = DFFEAS(WC1L34, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L183 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~15 at MLABCELL_X6_Y5_N12
SE1L183 = ( CE1_writedata[24] & ( (!SE1L136Q) # (SE1_MonDReg[24]) ) ) # ( !CE1_writedata[24] & ( (SE1L136Q & SE1_MonDReg[24]) ) );


--CE1_byteenable[3] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X13_Y5_N41
--register power-up is low

CE1_byteenable[3] = DFFEAS(WC1_src_data[35], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3 at LABCELL_X13_Y5_N36
SE1L157 = ( CE1_byteenable[3] ) # ( !CE1_byteenable[3] & ( SE1L136Q ) );


--CE1_writedata[21] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X27_Y9_N29
--register power-up is low

CE1_writedata[21] = DFFEAS(WC1L35, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L180 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~16 at LABCELL_X10_Y5_N39
SE1L180 = ( CE1_writedata[21] & ( (!SE1L136Q) # (SE1_MonDReg[21]) ) ) # ( !CE1_writedata[21] & ( (SE1L136Q & SE1_MonDReg[21]) ) );


--SE1_MonDReg[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X8_Y5_N13
--register power-up is low

SE1_MonDReg[29] = DFFEAS(SE1L124, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[29] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X27_Y9_N22
--register power-up is low

CE1_writedata[29] = DFFEAS(WC1L36, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L188 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17 at LABCELL_X10_Y5_N21
SE1L188 = ( CE1_writedata[29] & ( SE1L136Q & ( SE1_MonDReg[29] ) ) ) # ( !CE1_writedata[29] & ( SE1L136Q & ( SE1_MonDReg[29] ) ) ) # ( CE1_writedata[29] & ( !SE1L136Q ) );


--X1_za_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9] at DDIOINCELL_X34_Y0_N105
--register power-up is low

X1_za_data[9] = DFFEAS(A1L113, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[25] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X11_Y5_N52
--register power-up is low

CE1_writedata[25] = DFFEAS(WC1L37, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L184 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~18 at LABCELL_X2_Y5_N12
SE1L184 = ( CE1_writedata[25] & ( SE1_MonDReg[25] ) ) # ( !CE1_writedata[25] & ( SE1_MonDReg[25] & ( SE1_jtag_ram_access ) ) ) # ( CE1_writedata[25] & ( !SE1_MonDReg[25] & ( !SE1_jtag_ram_access ) ) );


--X1_za_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2] at DDIOINCELL_X28_Y0_N48
--register power-up is low

X1_za_data[2] = DFFEAS(A1L92, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X6_Y5_N22
--register power-up is low

CE1_writedata[22] = DFFEAS(WC1L38, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L181 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~19 at MLABCELL_X6_Y5_N27
SE1L181 = ( CE1_writedata[22] & ( (!SE1L136Q) # (SE1_MonDReg[22]) ) ) # ( !CE1_writedata[22] & ( (SE1L136Q & SE1_MonDReg[22]) ) );


--CE1_writedata[23] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X27_Y9_N19
--register power-up is low

CE1_writedata[23] = DFFEAS(WC1L39, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L182 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~20 at LABCELL_X2_Y5_N57
SE1L182 = ( CE1_writedata[23] & ( SE1_MonDReg[23] ) ) # ( !CE1_writedata[23] & ( SE1_MonDReg[23] & ( SE1_jtag_ram_access ) ) ) # ( CE1_writedata[23] & ( !SE1_MonDReg[23] & ( !SE1_jtag_ram_access ) ) );


--CE1_writedata[26] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X13_Y5_N34
--register power-up is low

CE1_writedata[26] = DFFEAS(WC1L40, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L185 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~21 at LABCELL_X7_Y5_N57
SE1L185 = ( CE1_writedata[26] & ( (!SE1L136Q) # (SE1_MonDReg[26]) ) ) # ( !CE1_writedata[26] & ( (SE1L136Q & SE1_MonDReg[26]) ) );


--X1_za_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7] at DDIOINCELL_X34_Y0_N54
--register power-up is low

X1_za_data[7] = DFFEAS(A1L107, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[27] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X6_Y5_N44
--register power-up is low

CE1_writedata[27] = DFFEAS(WC1L41, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L186 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~22 at MLABCELL_X6_Y5_N57
SE1L186 = ( SE1_MonDReg[27] & ( (CE1_writedata[27]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[27] & ( (!SE1L136Q & CE1_writedata[27]) ) );


--ZD1L521 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~31 at LABCELL_X24_Y4_N27
ZD1L521 = ( ZD1_E_shift_rot_result[29] & ( (!ZD1_R_ctrl_shift_rot_right) # (ZD1_E_shift_rot_result[31]) ) ) # ( !ZD1_E_shift_rot_result[29] & ( (ZD1_R_ctrl_shift_rot_right & ZD1_E_shift_rot_result[31]) ) );


--ZD1L381 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28 at MLABCELL_X28_Y5_N33
ZD1L381 = ( ZD1_E_shift_rot_result[27] & ( ((!ZD1_R_ctrl_logic & ((ZD1L226))) # (ZD1_R_ctrl_logic & (ZD1L427))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[27] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & ((ZD1L226))) # (ZD1_R_ctrl_logic & (ZD1L427)))) ) );


--CE1_writedata[30] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X6_Y5_N47
--register power-up is low

CE1_writedata[30] = DFFEAS(WC1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L189 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~23 at MLABCELL_X6_Y5_N24
SE1L189 = (!SE1L136Q & ((CE1_writedata[30]))) # (SE1L136Q & (SE1_MonDReg[30]));


--X1_za_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10] at DDIOINCELL_X30_Y0_N48
--register power-up is low

X1_za_data[10] = DFFEAS(A1L116, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_za_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8] at DDIOINCELL_X34_Y0_N88
--register power-up is low

X1_za_data[8] = DFFEAS(A1L110, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[28] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X6_Y5_N2
--register power-up is low

CE1_writedata[28] = DFFEAS(WC1L43, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L187 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~24 at MLABCELL_X6_Y5_N39
SE1L187 = ( SE1_MonDReg[28] & ( (CE1_writedata[28]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[28] & ( (!SE1L136Q & CE1_writedata[28]) ) );


--CE1_writedata[17] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X9_Y5_N37
--register power-up is low

CE1_writedata[17] = DFFEAS(WC1L44, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L176 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~25 at LABCELL_X7_Y5_N51
SE1L176 = ( SE1L136Q & ( SE1_MonDReg[17] ) ) # ( !SE1L136Q & ( CE1_writedata[17] ) );


--X1_za_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13] at DDIOINCELL_X32_Y0_N48
--register power-up is low

X1_za_data[13] = DFFEAS(A1L125, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[19] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X27_Y9_N26
--register power-up is low

CE1_writedata[19] = DFFEAS(WC1L45, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L178 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~26 at MLABCELL_X6_Y5_N18
SE1L178 = ( CE1_writedata[19] & ( (!SE1L136Q) # (SE1_MonDReg[19]) ) ) # ( !CE1_writedata[19] & ( (SE1_MonDReg[19] & SE1L136Q) ) );


--SE1_MonDReg[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X8_Y5_N19
--register power-up is low

SE1_MonDReg[18] = DFFEAS(SE1L120, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--CE1_writedata[18] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X10_Y6_N43
--register power-up is low

CE1_writedata[18] = DFFEAS(WC1L46, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L177 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~27 at MLABCELL_X6_Y5_N15
SE1L177 = ( SE1_MonDReg[18] & ( (CE1_writedata[18]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[18] & ( (!SE1L136Q & CE1_writedata[18]) ) );


--X1_za_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14] at DDIOINCELL_X26_Y0_N88
--register power-up is low

X1_za_data[14] = DFFEAS(A1L128, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L94 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at MLABCELL_X6_Y3_N15
V1L94 = ( AD1L13 & ( (!ZD1_W_alu_result[2] & ((!V1L64 & ((V1_woverflow))) # (V1L64 & (JC1L5Q)))) # (ZD1_W_alu_result[2] & (((V1_woverflow)))) ) ) # ( !AD1L13 & ( V1_woverflow ) );


--CE1_writedata[20] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X27_Y9_N1
--register power-up is low

CE1_writedata[20] = DFFEAS(WC1L47, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L179 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~28 at LABCELL_X2_Y5_N24
SE1L179 = ( SE1_MonDReg[20] & ( CE1_writedata[20] ) ) # ( !SE1_MonDReg[20] & ( CE1_writedata[20] & ( !SE1_jtag_ram_access ) ) ) # ( SE1_MonDReg[20] & ( !CE1_writedata[20] & ( SE1_jtag_ram_access ) ) );


--X1_za_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15] at DDIOINCELL_X24_Y0_N48
--register power-up is low

X1_za_data[15] = DFFEAS(A1L131, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|rvalid~1 at LABCELL_X12_Y7_N33
V1L89 = ( JC2L9Q & ( (V1_rvalid) # (V1L74) ) ) # ( !JC2L9Q & ( (!V1L74 & V1_rvalid) ) );


--X1_za_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1] at DDIOINCELL_X26_Y0_N105
--register power-up is low

X1_za_data[1] = DFFEAS(A1L89, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CE1_writedata[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X6_Y5_N34
--register power-up is low

CE1_writedata[7] = DFFEAS(WC1L48, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L166 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~29 at LABCELL_X1_Y5_N0
SE1L166 = (!SE1L136Q & ((CE1_writedata[7]))) # (SE1L136Q & (SE1_MonDReg[7]));


--CE1_writedata[6] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X1_Y5_N32
--register power-up is low

CE1_writedata[6] = DFFEAS(WC1L49, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~30 at LABCELL_X1_Y5_N3
SE1L165 = ( SE1_MonDReg[6] & ( (CE1_writedata[6]) # (SE1L136Q) ) ) # ( !SE1_MonDReg[6] & ( (!SE1L136Q & CE1_writedata[6]) ) );


--BB1_edge_capture[7] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[7] at FF_X13_Y4_N22
--register power-up is low

BB1_edge_capture[7] = DFFEAS(BB1L35, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[7] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[7] at LABCELL_X13_Y4_N15
BB1_read_mux_out[7] = ( ZD1_W_alu_result[2] & ( BB1_edge_capture[7] & ( ZD1_W_alu_result[3] ) ) ) # ( !ZD1_W_alu_result[2] & ( BB1_edge_capture[7] & ( (A1L359 & !ZD1_W_alu_result[3]) ) ) ) # ( !ZD1_W_alu_result[2] & ( !BB1_edge_capture[7] & ( (A1L359 & !ZD1_W_alu_result[3]) ) ) );


--BC1_wdata[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X1_Y6_N31
--register power-up is low

BC1_wdata[7] = AMPP_FUNCTION(A1L5, BC1L107, !N1_clr_reg, BC1L97);


--XB1L85 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~16 at LABCELL_X17_Y11_N18
XB1L85 = ( VB1_data_out[8] & ( VB1_auto_init_complete & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((XB1_shiftreg_data[7] & !XB1L10)))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (T1_data_reg[7])) ) ) ) # ( !VB1_data_out[8] & ( VB1_auto_init_complete & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (((XB1_shiftreg_data[7] & !XB1L10)))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (T1_data_reg[7])) ) ) ) # ( VB1_data_out[8] & ( !VB1_auto_init_complete & ( ((XB1_shiftreg_data[7] & !XB1L10)) # (XB1_s_serial_protocol.STATE_1_INITIALIZE) ) ) ) # ( !VB1_data_out[8] & ( !VB1_auto_init_complete & ( (XB1_shiftreg_data[7] & (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE)) ) ) );


--S1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~0 at LABCELL_X11_Y11_N36
S1L23 = ( !HB1_left_audio_fifo_read_space[7] & ( (!HB1_right_audio_fifo_read_space[7] & ((!HB1_left_audio_fifo_read_space[5]) # (!HB1_left_audio_fifo_read_space[6]))) ) );


--S1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|read_interrupt~1 at LABCELL_X10_Y11_N42
S1L24 = ( HB1_right_audio_fifo_read_space[5] & ( (S1_read_interrupt_en & ((!S1L23) # (HB1_right_audio_fifo_read_space[6]))) ) ) # ( !HB1_right_audio_fifo_read_space[5] & ( (!S1L23 & S1_read_interrupt_en) ) );


--VB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_error~0 at LABCELL_X18_Y10_N12
VB1L12 = ( VB1L7 & ( (!T1_ack) # (VB1_auto_init_error) ) ) # ( !VB1L7 & ( VB1_auto_init_error ) );


--XB1L57 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~17 at LABCELL_X19_Y10_N18
XB1L57 = ( T1L5 & ( XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !T1L5 & ( (!VB1_auto_init_complete & XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L58 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~18 at LABCELL_X19_Y10_N21
XB1L58 = ( XB1_s_serial_protocol.STATE_1_INITIALIZE & ( VB1_auto_init_complete ) );


--XB1L86 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~19 at LABCELL_X19_Y10_N0
XB1L86 = ( T1_address_for_transfer[0] & ( XB1L57 & ( (!XB1L58 & ((VB1_data_out[10]))) # (XB1L58 & (T1_data_reg[8])) ) ) ) # ( !T1_address_for_transfer[0] & ( XB1L57 & ( (!XB1L58 & ((VB1_data_out[10]))) # (XB1L58 & (T1_data_reg[8])) ) ) ) # ( T1_address_for_transfer[0] & ( !XB1L57 & ( (XB1_shiftreg_data[9]) # (XB1L58) ) ) ) # ( !T1_address_for_transfer[0] & ( !XB1L57 & ( (!XB1L58 & XB1_shiftreg_data[9]) ) ) );


--XB1L59 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]~20 at LABCELL_X16_Y10_N18
XB1L59 = ( CB1_r_sync_rst & ( XB1L10 ) ) # ( !CB1_r_sync_rst & ( XB1L10 ) ) # ( CB1_r_sync_rst & ( !XB1L10 ) ) # ( !CB1_r_sync_rst & ( !XB1L10 & ( (AD1L13 & (T1L79 & (BD1L11 & T1L40))) ) ) );


--S1_write_interrupt_en is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en at FF_X10_Y9_N8
--register power-up is low

S1_write_interrupt_en = DFFEAS(S1L79, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--S1L81 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~0 at MLABCELL_X15_Y8_N33
S1L81 = ( !JB1_left_channel_fifo_write_space[6] & ( JB1_left_channel_fifo_write_space[5] & ( (!JB1_left_channel_fifo_write_space[7] & !JB1_right_channel_fifo_write_space[7]) ) ) ) # ( JB1_left_channel_fifo_write_space[6] & ( !JB1_left_channel_fifo_write_space[5] & ( (!JB1_left_channel_fifo_write_space[7] & !JB1_right_channel_fifo_write_space[7]) ) ) ) # ( !JB1_left_channel_fifo_write_space[6] & ( !JB1_left_channel_fifo_write_space[5] & ( (!JB1_left_channel_fifo_write_space[7] & !JB1_right_channel_fifo_write_space[7]) ) ) );


--S1L82 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt~1 at LABCELL_X10_Y9_N15
S1L82 = ( JB1_right_channel_fifo_write_space[5] & ( S1L81 & ( (JB1_right_channel_fifo_write_space[6] & S1_write_interrupt_en) ) ) ) # ( JB1_right_channel_fifo_write_space[5] & ( !S1L81 & ( S1_write_interrupt_en ) ) ) # ( !JB1_right_channel_fifo_write_space[5] & ( !S1L81 & ( S1_write_interrupt_en ) ) );


--V1L62 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at MLABCELL_X6_Y3_N6
V1L62 = ( !BC1L61Q & ( !BC1L63Q ) );


--V1L63 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ac~1 at MLABCELL_X6_Y3_N48
V1L63 = ( V1_ac & ( ZD1_W_alu_result[2] & ( (!ZD1_d_writedata[10]) # ((!AD1L13) # ((!V1L64) # (!V1L62))) ) ) ) # ( !V1_ac & ( ZD1_W_alu_result[2] & ( !V1L62 ) ) ) # ( V1_ac & ( !ZD1_W_alu_result[2] ) ) # ( !V1_ac & ( !ZD1_W_alu_result[2] & ( !V1L62 ) ) );


--X1_za_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11] at DDIOINCELL_X18_Y0_N105
--register power-up is low

X1_za_data[11] = DFFEAS(A1L119, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_za_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12] at DDIOINCELL_X32_Y0_N65
--register power-up is low

X1_za_data[12] = DFFEAS(A1L122, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L398 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X22_Y3_N24
ZD1L398 = ( ZD1L635 & ( (!ZD1L618 & (!ZD1L621 & !ZD1L620)) ) ) # ( !ZD1L635 & ( (!ZD1L621 & (!ZD1L620 & ((!ZD1L618) # (!ZD1L637)))) ) );


--ZD1L399 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X19_Y3_N9
ZD1L399 = ( ZD1L632 & ( ZD1_R_valid ) ) # ( !ZD1L632 & ( (ZD1_R_valid & ((!ZD1L398) # (ZD1L626))) ) );


--ZD1L383 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~29 at MLABCELL_X28_Y5_N30
ZD1L383 = ( ZD1L487Q & ( ((!ZD1_R_ctrl_logic & (ZD1L230)) # (ZD1_R_ctrl_logic & ((ZD1L429)))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1L487Q & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & (ZD1L230)) # (ZD1_R_ctrl_logic & ((ZD1L429))))) ) );


--ZD1L382 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~30 at LABCELL_X27_Y4_N42
ZD1L382 = ( ZD1_E_shift_rot_result[28] & ( ((!ZD1_R_ctrl_logic & (ZD1L234)) # (ZD1_R_ctrl_logic & ((ZD1L428)))) # (ZD1_R_ctrl_shift_rot) ) ) # ( !ZD1_E_shift_rot_result[28] & ( (!ZD1_R_ctrl_shift_rot & ((!ZD1_R_ctrl_logic & (ZD1L234)) # (ZD1_R_ctrl_logic & ((ZD1L428))))) ) );


--ZD1L385 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~31 at MLABCELL_X25_Y4_N48
ZD1L385 = ( ZD1L431 & ( (!ZD1_R_ctrl_shift_rot & (((ZD1L218)) # (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1L490Q)))) ) ) # ( !ZD1L431 & ( (!ZD1_R_ctrl_shift_rot & (!ZD1_R_ctrl_logic & (ZD1L218))) # (ZD1_R_ctrl_shift_rot & (((ZD1L490Q)))) ) );


--ZD1L384 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~32 at MLABCELL_X25_Y4_N30
ZD1L384 = ( ZD1L222 & ( (!ZD1_R_ctrl_shift_rot & (((!ZD1_R_ctrl_logic)) # (ZD1L430))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[30])))) ) ) # ( !ZD1L222 & ( (!ZD1_R_ctrl_shift_rot & (ZD1L430 & (ZD1_R_ctrl_logic))) # (ZD1_R_ctrl_shift_rot & (((ZD1_E_shift_rot_result[30])))) ) );


--VE1L74 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at MLABCELL_X3_Y4_N21
VE1L74 = ( N1_irf_reg[2][1] & ( TE1L3 & ( VE1_sr[19] ) ) ) # ( !N1_irf_reg[2][1] & ( TE1L3 & ( VE1_sr[19] ) ) ) # ( N1_irf_reg[2][1] & ( !TE1L3 & ( HE1_break_readreg[17] ) ) ) # ( !N1_irf_reg[2][1] & ( !TE1L3 & ( SE1_MonDReg[17] ) ) );


--UE1_jdo[16] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X6_Y4_N32
--register power-up is low

UE1_jdo[16] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[16],  ,  , VCC);


--SE1L111 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at MLABCELL_X8_Y5_N0
SE1L111 = ( !SE1L41Q & ( (!SE1_jtag_ram_rd_d1 & (!SE1_MonAReg[2] $ (SE1_MonAReg[4]))) ) );


--SE1L112 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y4_N33
SE1L112 = ( DF1_q_a[16] & ( SE1L139Q & ( (!UE1_take_action_ocimem_b) # (UE1_jdo[19]) ) ) ) # ( !DF1_q_a[16] & ( SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L111)) # (UE1_take_action_ocimem_b & ((UE1_jdo[19]))) ) ) ) # ( DF1_q_a[16] & ( !SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L111)) # (UE1_take_action_ocimem_b & ((UE1_jdo[19]))) ) ) ) # ( !DF1_q_a[16] & ( !SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L111)) # (UE1_take_action_ocimem_b & ((UE1_jdo[19]))) ) ) );


--X1_rd_valid[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[1] at FF_X29_Y1_N28
--register power-up is low

X1_rd_valid[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , X1_rd_valid[0],  ,  , VCC);


--PC8L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always4~0 at MLABCELL_X28_Y9_N9
PC8L5 = (!PC8_mem_used[4]) # (NC8L2);


--PC8_mem[5][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52] at FF_X29_Y9_N47
--register power-up is low

PC8_mem[5][52] = DFFEAS(PC8L57, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]~4 at MLABCELL_X28_Y9_N30
PC8L48 = ( PC8_mem[5][52] & ( (PC8_mem[4][52]) # (PC8L5) ) ) # ( !PC8_mem[5][52] & ( (!PC8L5 & ((PC8_mem[4][52]))) # (PC8L5 & (!PC8_mem_used[5])) ) );


--BB1_d2_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[0] at FF_X25_Y9_N59
--register power-up is low

BB1_d2_data_in[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[0],  ,  , VCC);


--BB1_d1_data_in[0] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[0] at FF_X25_Y9_N38
--register power-up is low

BB1_d1_data_in[0] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L345,  ,  , VCC);


--BB1L28 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~0 at LABCELL_X12_Y6_N18
BB1L28 = ( !QC7L16Q & ( (AD1L13 & (T1L3 & BC1_rst1)) ) );


--BB1L29 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture_wr_strobe~1 at LABCELL_X12_Y6_N12
BB1L29 = ( !QC7_wait_latency_counter[1] & ( (ZD1_W_alu_result[4] & (!PC7_mem_used[1] & (BB1L28 & BD1L9))) ) );


--BB1L30 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~0 at MLABCELL_X25_Y9_N54
BB1L30 = ( BB1_edge_capture[0] & ( !BB1L29 ) ) # ( !BB1_edge_capture[0] & ( (!BB1L29 & (!BB1_d2_data_in[0] & BB1_d1_data_in[0])) ) );


--PB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at LABCELL_X9_Y11_N42
PB2L1 = ( TB2L34Q & ( (TB2_counter_reg_bit[6] & (TB2_counter_reg_bit[3] & (TB2_counter_reg_bit[4] & TB2_counter_reg_bit[5]))) ) );


--PB2L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at LABCELL_X9_Y11_N57
PB2L2 = ( PB2L1 & ( (!PB2_full_dff & ((!TB2_counter_reg_bit[0]) # ((!TB2_counter_reg_bit[1]) # (!HB1L4)))) ) ) # ( !PB2L1 & ( !PB2_full_dff ) );


--PB2L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X11_Y11_N45
PB2L3 = ( HB1L6 & ( !PB2L2 & ( (!BD1L10) # ((!ZD1_W_alu_result[4]) # ((!HB1L5) # (PC1_mem_used[1]))) ) ) ) # ( !HB1L6 & ( !PB2L2 ) );


--S1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~0 at LABCELL_X10_Y11_N36
S1L15 = ( GB2L4Q & ( S1_done_adc_channel_sync ) ) # ( !GB2L4Q & ( (S1_done_adc_channel_sync) # (GB2_cur_test_clk) ) );


--HB1L26 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[9]~0 at LABCELL_X7_Y11_N15
HB1L26 = ( LB1_counting & ( ((GB1_cur_test_clk & !GB1L3Q)) # (S1L13) ) ) # ( !LB1_counting & ( S1L13 ) );


--UB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at MLABCELL_X6_Y11_N12
UB2L1 = (S1L13) # (HB1L4);


--HB1L9 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~5 at LABCELL_X11_Y11_N33
HB1L9 = ( HB1L5 & ( (!PC1_mem_used[1] & (HB1L6 & (ZD1_W_alu_result[4] & BD1L10))) ) );


--PB2L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at LABCELL_X11_Y11_N48
PB2L13 = ( HB1L9 & ( (!S1L13 & !PB2_rd_ptr_lsb) ) ) # ( !HB1L9 & ( (!S1L13 & PB2_low_addressa[0]) ) );


--PB2_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X7_Y11_N26
--register power-up is low

PB2_usedw_is_1_dff = DFFEAS(PB2L43, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X7_Y11_N41
--register power-up is low

PB2_usedw_is_0_dff = DFFEAS(PB2L42, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB2L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at LABCELL_X7_Y11_N57
PB2L8 = ( PB2_usedw_is_1_dff & ( (!HB1L9 & (PB2_usedw_is_0_dff & !S1L13)) ) ) # ( !PB2_usedw_is_1_dff & ( (!S1L13 & (((!HB1L4 & HB1L9)) # (PB2_usedw_is_0_dff))) ) );


--PB2L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X10_Y11_N6
PB2L34 = ( !S1L13 & ( !PB2_rd_ptr_lsb ) );


--PB2L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X11_Y11_N57
PB2L35 = ( HB1L6 & ( HB1L5 & ( ((BD1L10 & (ZD1_W_alu_result[4] & !PC1_mem_used[1]))) # (S1L13) ) ) ) # ( !HB1L6 & ( HB1L5 & ( S1L13 ) ) ) # ( HB1L6 & ( !HB1L5 & ( S1L13 ) ) ) # ( !HB1L6 & ( !HB1L5 & ( S1L13 ) ) );


--SB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at MLABCELL_X8_Y12_N21
SB2L1 = ( HB1L6 & ( HB1L5 & ( ((QC1L4 & !PB2_rd_ptr_lsb)) # (S1L13) ) ) ) # ( !HB1L6 & ( HB1L5 & ( S1L13 ) ) ) # ( HB1L6 & ( !HB1L5 & ( S1L13 ) ) ) # ( !HB1L6 & ( !HB1L5 & ( S1L13 ) ) );


--PB2L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at MLABCELL_X8_Y12_N3
PB2L15 = ( !S1L13 & ( (!HB1L9 & ((PB2_low_addressa[1]))) # (HB1L9 & (SB2_counter_reg_bit[0])) ) );


--PB2L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at MLABCELL_X8_Y12_N57
PB2L17 = ( !S1L13 & ( (!HB1L9 & ((PB2_low_addressa[2]))) # (HB1L9 & (SB2_counter_reg_bit[1])) ) );


--PB2L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at MLABCELL_X8_Y12_N12
PB2L19 = ( HB1L9 & ( (SB2_counter_reg_bit[2] & !S1L13) ) ) # ( !HB1L9 & ( (!S1L13 & PB2_low_addressa[3]) ) );


--PB2L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at MLABCELL_X8_Y12_N6
PB2L21 = ( HB1L9 & ( (SB2_counter_reg_bit[3] & !S1L13) ) ) # ( !HB1L9 & ( (!S1L13 & PB2_low_addressa[4]) ) );


--PB2L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at MLABCELL_X8_Y12_N27
PB2L23 = ( !S1L13 & ( (!HB1L9 & ((PB2_low_addressa[5]))) # (HB1L9 & (SB2_counter_reg_bit[4])) ) );


--PB2L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at MLABCELL_X8_Y12_N48
PB2L25 = ( HB1L9 & ( (SB2_counter_reg_bit[5] & !S1L13) ) ) # ( !HB1L9 & ( (!S1L13 & PB2_low_addressa[6]) ) );


--PB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~0 at MLABCELL_X8_Y11_N54
PB1L1 = ( TB1_counter_reg_bit[2] & ( (TB1_counter_reg_bit[3] & (TB1_counter_reg_bit[4] & (TB1L33Q & TB1_counter_reg_bit[0]))) ) );


--PB1L2 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~1 at MLABCELL_X8_Y11_N42
PB1L2 = ( TB1_counter_reg_bit[5] & ( (!PB1_full_dff & ((!TB1_counter_reg_bit[6]) # ((!PB1L1) # (!HB1L7)))) ) ) # ( !TB1_counter_reg_bit[5] & ( !PB1_full_dff ) );


--PB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~2 at LABCELL_X11_Y11_N42
PB1L3 = ( HB1L8 & ( !PB1L2 & ( (!BD1L10) # ((!ZD1_W_alu_result[4]) # ((!HB1L5) # (PC1_mem_used[1]))) ) ) ) # ( !HB1L8 & ( !PB1L2 ) );


--UB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr|_~0 at LABCELL_X11_Y11_N39
UB1L1 = ( S1L13 ) # ( !S1L13 & ( HB1L7 ) );


--HB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|comb~6 at LABCELL_X11_Y11_N27
HB1L10 = ( HB1L5 & ( (!PC1_mem_used[1] & (HB1L8 & (ZD1_W_alu_result[4] & BD1L10))) ) );


--PB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[0]~0 at MLABCELL_X8_Y11_N36
PB1L13 = ( PB1_rd_ptr_lsb & ( (!HB1L10 & (!S1L13 & PB1_low_addressa[0])) ) ) # ( !PB1_rd_ptr_lsb & ( (!S1L13 & ((PB1_low_addressa[0]) # (HB1L10))) ) );


--PB1_usedw_is_1_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_1_dff at FF_X8_Y11_N26
--register power-up is low

PB1_usedw_is_1_dff = DFFEAS(PB1L43, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1_usedw_is_0_dff is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_is_0_dff at FF_X8_Y11_N41
--register power-up is low

PB1_usedw_is_0_dff = DFFEAS(PB1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|empty_dff~0 at MLABCELL_X8_Y11_N33
PB1L8 = ( !S1L13 & ( (!HB1L10 & (((PB1_usedw_is_0_dff)))) # (HB1L10 & (!PB1_usedw_is_1_dff & ((!HB1L7) # (PB1_usedw_is_0_dff)))) ) );


--PB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~0 at LABCELL_X11_Y11_N24
PB1L34 = ( !S1L13 & ( !PB1_rd_ptr_lsb ) );


--PB1L35 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|rd_ptr_lsb~1 at LABCELL_X11_Y11_N54
PB1L35 = ( HB1L8 & ( HB1L5 & ( ((BD1L10 & (ZD1_W_alu_result[4] & !PC1_mem_used[1]))) # (S1L13) ) ) ) # ( !HB1L8 & ( HB1L5 & ( S1L13 ) ) ) # ( HB1L8 & ( !HB1L5 & ( S1L13 ) ) ) # ( !HB1L8 & ( !HB1L5 & ( S1L13 ) ) );


--SB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0 at LABCELL_X13_Y11_N54
SB1L1 = ( S1L13 ) # ( !S1L13 & ( (HB1L5 & (QC1L4 & (!PB1_rd_ptr_lsb & HB1L8))) ) );


--PB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[1]~1 at LABCELL_X13_Y11_N6
PB1L15 = ( SB1_counter_reg_bit[0] & ( (!S1L13 & ((PB1_low_addressa[1]) # (HB1L10))) ) ) # ( !SB1_counter_reg_bit[0] & ( (!HB1L10 & (!S1L13 & PB1_low_addressa[1])) ) );


--PB1L17 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[2]~2 at LABCELL_X13_Y11_N9
PB1L17 = ( SB1_counter_reg_bit[1] & ( (!S1L13 & ((PB1_low_addressa[2]) # (HB1L10))) ) ) # ( !SB1_counter_reg_bit[1] & ( (!HB1L10 & (!S1L13 & PB1_low_addressa[2])) ) );


--PB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[3]~3 at LABCELL_X13_Y11_N18
PB1L19 = ( !S1L13 & ( (!HB1L10 & ((PB1_low_addressa[3]))) # (HB1L10 & (SB1_counter_reg_bit[2])) ) );


--PB1L21 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[4]~4 at LABCELL_X13_Y11_N21
PB1L21 = ( SB1_counter_reg_bit[3] & ( (!S1L13 & ((PB1_low_addressa[4]) # (HB1L10))) ) ) # ( !SB1_counter_reg_bit[3] & ( (!HB1L10 & (!S1L13 & PB1_low_addressa[4])) ) );


--PB1L23 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[5]~5 at LABCELL_X13_Y11_N24
PB1L23 = ( SB1_counter_reg_bit[4] & ( (!S1L13 & ((PB1_low_addressa[5]) # (HB1L10))) ) ) # ( !SB1_counter_reg_bit[4] & ( (!HB1L10 & (!S1L13 & PB1_low_addressa[5])) ) );


--PB1L25 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|low_addressa[6]~6 at LABCELL_X13_Y11_N27
PB1L25 = (!S1L13 & ((!HB1L10 & ((PB1_low_addressa[6]))) # (HB1L10 & (SB1_counter_reg_bit[5]))));


--TB2L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X9_Y11_N36
TB2L1 = ( HB1L4 & ( QC1L4 & ( (!HB1L6) # ((!HB1L5) # (S1L13)) ) ) ) # ( !HB1L4 & ( QC1L4 & ( ((HB1L6 & HB1L5)) # (S1L13) ) ) ) # ( HB1L4 & ( !QC1L4 ) ) # ( !HB1L4 & ( !QC1L4 & ( S1L13 ) ) );


--S1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|clear_read_fifos~0 at LABCELL_X10_Y9_N3
S1L8 = ( !CB1_r_sync_rst & ( ZD1_d_writedata[2] ) );


--XB1L87 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~21 at LABCELL_X19_Y10_N30
XB1L87 = ( XB1L58 & ( VB1_data_out[17] & ( (!XB1L57 & ((T1_address_for_transfer[7]))) # (XB1L57 & (T1_address_for_transfer[6])) ) ) ) # ( !XB1L58 & ( VB1_data_out[17] & ( (XB1_shiftreg_data[16]) # (XB1L57) ) ) ) # ( XB1L58 & ( !VB1_data_out[17] & ( (!XB1L57 & ((T1_address_for_transfer[7]))) # (XB1L57 & (T1_address_for_transfer[6])) ) ) ) # ( !XB1L58 & ( !VB1_data_out[17] & ( (!XB1L57 & XB1_shiftreg_data[16]) ) ) );


--XB1L24 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data~0 at MLABCELL_X15_Y11_N15
XB1L24 = ( AC1_middle_of_high_level & ( (!XB1_s_serial_protocol.STATE_4_TRANSFER & ((XB1_new_data))) # (XB1_s_serial_protocol.STATE_4_TRANSFER & (A1L144)) ) ) # ( !AC1_middle_of_high_level & ( XB1_new_data ) );


--T1L77 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer~0 at MLABCELL_X15_Y10_N36
T1L77 = ( !T1_s_serial_transfer.STATE_1_PRE_WRITE & ( !XB1_transfer_complete ) );


--T1L132 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer~1 at LABCELL_X16_Y10_N42
T1L132 = ( T1_s_serial_transfer.STATE_4_PRE_READ ) # ( !T1_s_serial_transfer.STATE_4_PRE_READ & ( ((T1_internal_reset) # (T1L116Q)) # (XB1_transfer_complete) ) );


--T1L55 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]~0 at MLABCELL_X15_Y9_N18
T1L55 = ( T1L41 & ( ZD1L1113Q & ( ((T1L116Q & (!T1L134 & T1L3))) # (T1_internal_reset) ) ) ) # ( !T1L41 & ( ZD1L1113Q & ( T1_internal_reset ) ) ) # ( T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) ) # ( !T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) );


--UE1_jdo[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X1_Y4_N2
--register power-up is low

UE1_jdo[7] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[7],  ,  , VCC);


--SE1L113 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at LABCELL_X7_Y4_N33
SE1L113 = ( DF1_q_a[4] & ( SE1L139Q & ( (!UE1_take_action_ocimem_b) # (UE1_jdo[7]) ) ) ) # ( !DF1_q_a[4] & ( SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L107)) # (UE1_take_action_ocimem_b & ((UE1_jdo[7]))) ) ) ) # ( DF1_q_a[4] & ( !SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L107)) # (UE1_take_action_ocimem_b & ((UE1_jdo[7]))) ) ) ) # ( !DF1_q_a[4] & ( !SE1L139Q & ( (!UE1_take_action_ocimem_b & (SE1L107)) # (UE1_take_action_ocimem_b & ((UE1_jdo[7]))) ) ) );


--WC1L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~6 at LABCELL_X1_Y5_N42
WC1L22 = ( ND1L3 & ( ZD1_d_writedata[4] ) );


--BC1_jupdate is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y5_N28
--register power-up is low

BC1_jupdate = AMPP_FUNCTION(!A1L5, BC1L27, !N1_clr_reg);


--BC1_write is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X1_Y6_N52
--register power-up is low

BC1_write = AMPP_FUNCTION(A1L5, BC1L116, !N1_clr_reg, GND, BC1L97);


--FB1L49 is nios_system:NiosII|nios_system_timer_0:timer_0|force_reload~0 at LABCELL_X11_Y6_N39
FB1L49 = ( !ZD1_W_alu_result[4] & ( (FB1L71 & ZD1_W_alu_result[3]) ) );


--VE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at MLABCELL_X3_Y4_N51
VE1L75 = ( HE1_break_readreg[21] & ( SE1_MonDReg[21] & ( (!TE1L3) # (VE1_sr[23]) ) ) ) # ( !HE1_break_readreg[21] & ( SE1_MonDReg[21] & ( (!TE1L3 & ((!N1_irf_reg[2][1]))) # (TE1L3 & (VE1_sr[23])) ) ) ) # ( HE1_break_readreg[21] & ( !SE1_MonDReg[21] & ( (!TE1L3 & ((N1_irf_reg[2][1]))) # (TE1L3 & (VE1_sr[23])) ) ) ) # ( !HE1_break_readreg[21] & ( !SE1_MonDReg[21] & ( (TE1L3 & VE1_sr[23]) ) ) );


--UE1_jdo[22] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X4_Y5_N11
--register power-up is low

UE1_jdo[22] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[22],  ,  , VCC);


--VE1L76 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at MLABCELL_X3_Y4_N36
VE1L76 = ( VE1_sr[20] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[18]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[18]))) # (TE1L3) ) ) # ( !VE1_sr[20] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[18]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[18])))) ) );


--HF2_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X9_Y2_N38
--register power-up is low

HF2_altera_reset_synchronizer_int_chain[1] = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , HF2L4,  ,  , VCC);


--WC1L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~7 at LABCELL_X1_Y5_N12
WC1L23 = ( ND1L3 & ( ZD1_d_writedata[2] ) );


--FB1_readdata[1] is nios_system:NiosII|nios_system_timer_0:timer_0|readdata[1] at FF_X11_Y6_N1
--register power-up is low

FB1_readdata[1] = DFFEAS(FB1L73, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15 at LABCELL_X24_Y8_N27
YC1L35 = ((PC9_out_payload[1] & KD8L15)) # (YC1_data_reg[1]);


--BB1_readdata[1] is nios_system:NiosII|nios_system_pio_0:pio_0|readdata[1] at FF_X25_Y9_N35
--register power-up is low

BB1_readdata[1] = DFFEAS(BB1_read_mux_out[1], GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L76 is nios_system:NiosII|nios_system_audio_0:audio_0|readdata~18 at LABCELL_X10_Y11_N30
S1L76 = ( RB2_q_b[1] & ( S1L80Q & ( (!ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB1_q_b[1]))) # (ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (HB1_right_audio_fifo_read_space[1])))) ) ) ) # ( !RB2_q_b[1] & ( S1L80Q & ( (!ZD1_W_alu_result[2] & (((!ZD1_W_alu_result[3])) # (RB1_q_b[1]))) # (ZD1_W_alu_result[2] & (((HB1_right_audio_fifo_read_space[1] & !ZD1_W_alu_result[3])))) ) ) ) # ( RB2_q_b[1] & ( !S1L80Q & ( (!ZD1_W_alu_result[2] & (RB1_q_b[1] & ((ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((ZD1_W_alu_result[3]) # (HB1_right_audio_fifo_read_space[1])))) ) ) ) # ( !RB2_q_b[1] & ( !S1L80Q & ( (!ZD1_W_alu_result[2] & (RB1_q_b[1] & ((ZD1_W_alu_result[3])))) # (ZD1_W_alu_result[2] & (((HB1_right_audio_fifo_read_space[1] & !ZD1_W_alu_result[3])))) ) ) );


--T1_control_reg[1] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1] at FF_X19_Y10_N14
--register power-up is low

T1_control_reg[1] = DFFEAS(T1L52, GLOBAL(LF1L42),  ,  , T1L44,  ,  ,  ,  );


--T1L105 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|readdata~13 at MLABCELL_X15_Y9_N30
T1L105 = ( T1_readdata[1] & ( T1L106 ) ) # ( !T1_readdata[1] & ( T1L106 & ( (AD1L12 & (T1L40 & (BD1L10 & !ZD1_W_alu_result[4]))) ) ) ) # ( T1_readdata[1] & ( !T1L106 & ( (!AD1L12) # ((!T1L40) # ((!BD1L10) # (ZD1_W_alu_result[4]))) ) ) );


--BB1_edge_capture[2] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[2] at FF_X12_Y6_N2
--register power-up is low

BB1_edge_capture[2] = DFFEAS(BB1L36, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[2] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[2] at LABCELL_X12_Y6_N3
BB1_read_mux_out[2] = ( ZD1_W_alu_result[2] & ( (ZD1_W_alu_result[3] & BB1_edge_capture[2]) ) ) # ( !ZD1_W_alu_result[2] & ( (A1L349 & !ZD1_W_alu_result[3]) ) );


--BC1_wdata[2] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X1_Y6_N13
--register power-up is low

BC1_wdata[2] = AMPP_FUNCTION(A1L5, BC1L100, !N1_clr_reg, BC1L97);


--T1L51 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~3 at LABCELL_X19_Y10_N15
T1L51 = ( ZD1_d_writedata[2] & ( !T1_internal_reset ) );


--T1L44 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]~4 at MLABCELL_X15_Y9_N45
T1L44 = ( T1L41 & ( ZD1L1113Q & ( ((!T1L134 & (S1L6 & !T1L133))) # (T1_internal_reset) ) ) ) # ( !T1L41 & ( ZD1L1113Q & ( T1_internal_reset ) ) ) # ( T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) ) # ( !T1L41 & ( !ZD1L1113Q & ( T1_internal_reset ) ) );


--XB1L88 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~22 at LABCELL_X18_Y10_N6
XB1L88 = ( XB1L10 & ( XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!VB1_auto_init_complete & ((VB1_data_out[3]))) # (VB1_auto_init_complete & (T1_data_reg[2])) ) ) ) # ( !XB1L10 & ( XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!VB1_auto_init_complete & ((VB1_data_out[3]))) # (VB1_auto_init_complete & (T1_data_reg[2])) ) ) ) # ( !XB1L10 & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( XB1_shiftreg_data[2] ) ) );


--BC1_td_shift[6] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X4_Y3_N14
--register power-up is low

BC1_td_shift[6] = AMPP_FUNCTION(A1L5, BC1L88, !N1_clr_reg, BC1L68);


--BC1L87 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X4_Y3_N39
BC1L87 = AMPP_FUNCTION(!BC1_td_shift[6], !N1_irf_reg[1][0], !BC1_rdata[3], !BC1_count[9], !Q1_state[4], !BC1L82);


--UE1_jdo[24] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X8_Y4_N56
--register power-up is low

UE1_jdo[24] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[24],  ,  , VCC);


--VE1_sr[7] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X1_Y4_N47
--register power-up is low

VE1_sr[7] = DFFEAS( , A1L5,  ,  ,  , VE1L87,  ,  , VCC);


--VE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X1_Y4_N39
VE1L77 = ( HE1_break_readreg[5] & ( (!TE1L3 & (((SE1_MonDReg[5])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[7])))) ) ) # ( !HE1_break_readreg[5] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[5])))) # (TE1L3 & (((VE1_sr[7])))) ) );


--TE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y3_N3
TE1L4 = ( !N1_virtual_ir_scan_reg & ( Q1_state[8] & ( H1_splitter_nodes_receive_1[3] ) ) );


--SE1L114 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at MLABCELL_X8_Y4_N36
SE1L114 = ( SE1L111 & ( SE1L139Q & ( (!UE1_take_action_ocimem_b) # (UE1_jdo[29]) ) ) ) # ( !SE1L111 & ( SE1L139Q & ( (!UE1_take_action_ocimem_b & ((DF1_q_a[26]))) # (UE1_take_action_ocimem_b & (UE1_jdo[29])) ) ) ) # ( SE1L111 & ( !SE1L139Q & ( (!UE1_take_action_ocimem_b) # (UE1_jdo[29]) ) ) ) # ( !SE1L111 & ( !SE1L139Q & ( (UE1_jdo[29] & UE1_take_action_ocimem_b) ) ) );


--VE1L78 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33 at MLABCELL_X3_Y4_N6
VE1L78 = ( HE1_break_readreg[28] & ( (!TE1L3 & (((SE1_MonDReg[28])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[30])))) ) ) # ( !HE1_break_readreg[28] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[28])))) # (TE1L3 & (((VE1_sr[30])))) ) );


--VE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at MLABCELL_X3_Y4_N9
VE1L79 = ( SE1_MonDReg[29] & ( (!TE1L3 & ((!N1_irf_reg[2][1]) # ((HE1_break_readreg[29])))) # (TE1L3 & (((VE1_sr[31])))) ) ) # ( !SE1_MonDReg[29] & ( (!TE1L3 & (N1_irf_reg[2][1] & ((HE1_break_readreg[29])))) # (TE1L3 & (((VE1_sr[31])))) ) );


--VE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~35 at MLABCELL_X3_Y3_N15
VE1L31 = ( N1_irf_reg[2][1] & ( (Q1_state[3] & (!N1_virtual_ir_scan_reg & (H1_splitter_nodes_receive_1[3] & !N1_irf_reg[2][0]))) ) ) # ( !N1_irf_reg[2][1] & ( (Q1_state[3] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3])) ) );


--VE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X4_Y3_N45
VE1L80 = ( HE1_break_readreg[30] & ( (SE1_MonDReg[30]) # (N1_irf_reg[2][1]) ) ) # ( !HE1_break_readreg[30] & ( (!N1_irf_reg[2][1] & SE1_MonDReg[30]) ) );


--VE1L81 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at MLABCELL_X3_Y3_N12
VE1L81 = ( !N1_irf_reg[2][0] & ( (Q1_state[3] & (!N1_virtual_ir_scan_reg & H1_splitter_nodes_receive_1[3])) ) );


--VE1L82 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at MLABCELL_X3_Y3_N21
VE1L82 = ( VE1_sr[32] & ( VE1L80 & ( (((VE1_sr[31] & !VE1L31)) # (TE1L3)) # (VE1L81) ) ) ) # ( !VE1_sr[32] & ( VE1L80 & ( (!TE1L3 & (((VE1_sr[31] & !VE1L31)) # (VE1L81))) ) ) ) # ( VE1_sr[32] & ( !VE1L80 & ( ((VE1_sr[31] & !VE1L31)) # (TE1L3) ) ) ) # ( !VE1_sr[32] & ( !VE1L80 & ( (VE1_sr[31] & (!VE1L31 & !TE1L3)) ) ) );


--VE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at MLABCELL_X3_Y4_N12
VE1L83 = ( VE1_sr[33] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[31]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[31]))) # (TE1L3) ) ) # ( !VE1_sr[33] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[31]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[31])))) ) );


--KE1_resetlatch is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X3_Y5_N19
--register power-up is low

KE1_resetlatch = DFFEAS(KE1L13, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--VE1L84 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at MLABCELL_X3_Y5_N15
VE1L84 = ( VE1_sr[34] & ( ((VE1L5 & KE1_resetlatch)) # (TE1L3) ) ) # ( !VE1_sr[34] & ( (!TE1L3 & (VE1L5 & KE1_resetlatch)) ) );


--XB1L89 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~23 at LABCELL_X17_Y11_N39
XB1L89 = ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_data[21]) ) );


--XB1L134 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~6 at MLABCELL_X15_Y11_N18
XB1L134 = ( XB1_shiftreg_mask[21] & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & !XB1L10) ) );


--HF1_altera_reset_synchronizer_int_chain[1] is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X9_Y2_N56
--register power-up is low

HF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(HF1L4, GLOBAL(LF1L42), !CB1L14,  ,  ,  ,  ,  ,  );


--JB1L99 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~9 at LABCELL_X4_Y8_N9
JB1L99 = ( RB3_q_b[9] & ( ((!JB1L124 & ((JB1_data_out_shift_reg[8]))) # (JB1L124 & (RB4_q_b[9]))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[9] & ( (!JB1_read_left_channel & ((!JB1L124 & ((JB1_data_out_shift_reg[8]))) # (JB1L124 & (RB4_q_b[9])))) ) );


--BB1_d1_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[3] at FF_X13_Y4_N29
--register power-up is low

BB1_d1_data_in[3] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L351,  ,  , VCC);


--BB1_d2_data_in[3] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[3] at FF_X13_Y4_N25
--register power-up is low

BB1_d2_data_in[3] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[3],  ,  , VCC);


--BB1L31 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~1 at LABCELL_X13_Y4_N27
BB1L31 = ( BB1_d1_data_in[3] & ( BB1_edge_capture[3] & ( !BB1L29 ) ) ) # ( !BB1_d1_data_in[3] & ( BB1_edge_capture[3] & ( !BB1L29 ) ) ) # ( BB1_d1_data_in[3] & ( !BB1_edge_capture[3] & ( (!BB1L29 & !BB1_d2_data_in[3]) ) ) );


--BC1_td_shift[7] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X4_Y3_N20
--register power-up is low

BC1_td_shift[7] = AMPP_FUNCTION(A1L5, BC1L89, !N1_clr_reg, GND, BC1L68);


--BC1L97 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X2_Y3_N30
BC1L97 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !BC1_count[8], !N1_irf_reg[1][0], !BC1_state);


--UE1_jdo[14] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X6_Y4_N5
--register power-up is low

UE1_jdo[14] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[14],  ,  , VCC);


--SE1L115 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at LABCELL_X7_Y4_N0
SE1L115 = ( UE1_jdo[14] & ( (((SE1L139Q & DF1_q_a[11])) # (SE1L107)) # (UE1_take_action_ocimem_b) ) ) # ( !UE1_jdo[14] & ( (!UE1_take_action_ocimem_b & (((SE1L139Q & DF1_q_a[11])) # (SE1L107))) ) );


--WC1L24 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~8 at MLABCELL_X6_Y5_N3
WC1L24 = ( ZD1_d_writedata[11] & ( ND1L3 ) );


--WC1_src_data[33] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[33] at LABCELL_X9_Y5_N42
WC1_src_data[33] = ( WC1L17 ) # ( !WC1L17 & ( (ND1L3 & ZD1_d_byteenable[1]) ) );


--UE1_jdo[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X6_Y4_N26
--register power-up is low

UE1_jdo[15] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[15],  ,  , VCC);


--SE1L116 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at LABCELL_X7_Y4_N3
SE1L116 = ( DF1_q_a[12] & ( (!UE1_take_action_ocimem_b & (((SE1L107)) # (SE1L139Q))) # (UE1_take_action_ocimem_b & (((UE1_jdo[15])))) ) ) # ( !DF1_q_a[12] & ( (!UE1_take_action_ocimem_b & (SE1L107)) # (UE1_take_action_ocimem_b & ((UE1_jdo[15]))) ) );


--WC1L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~9 at MLABCELL_X6_Y5_N30
WC1L25 = ( ZD1_d_writedata[12] & ( ND1L3 ) );


--WC1L26 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~10 at LABCELL_X1_Y5_N57
WC1L26 = (ND1L3 & ZD1_d_writedata[13]);


--WC1L27 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~11 at MLABCELL_X6_Y5_N6
WC1L27 = ( ZD1_d_writedata[14] & ( ND1L3 ) );


--WC1L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~12 at MLABCELL_X6_Y5_N9
WC1L28 = (ND1L3 & ZD1_d_writedata[15]);


--WC1L29 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~13 at LABCELL_X1_Y5_N51
WC1L29 = ( ZD1_d_writedata[16] & ( ND1L3 ) );


--WC1_src_data[34] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[34] at LABCELL_X9_Y5_N45
WC1_src_data[34] = ( ZD1_d_byteenable[2] & ( (ND1L3) # (WC1L17) ) ) # ( !ZD1_d_byteenable[2] & ( WC1L17 ) );


--UE1_jdo[8] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X1_Y4_N5
--register power-up is low

UE1_jdo[8] = DFFEAS(UE1L19, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--WC1L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~14 at LABCELL_X1_Y5_N6
WC1L30 = ( ND1L3 & ( ZD1_d_writedata[5] ) );


--UE1_jdo[11] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X6_Y4_N46
--register power-up is low

UE1_jdo[11] = DFFEAS(UE1L24, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--SE1L117 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at MLABCELL_X8_Y5_N3
SE1L117 = ( DF1_q_a[8] & ( ((SE1_MonAReg[2] & !SE1_MonAReg[4])) # (SE1_jtag_ram_rd_d1) ) ) # ( !DF1_q_a[8] & ( (SE1_MonAReg[2] & (!SE1_jtag_ram_rd_d1 & !SE1_MonAReg[4])) ) );


--SE1L118 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 at LABCELL_X9_Y5_N18
SE1L118 = ( SE1L117 & ( (!UE1_take_action_ocimem_b & (((SE1_MonDReg[8])) # (SE1_jtag_rd_d1))) # (UE1_take_action_ocimem_b & (((UE1_jdo[11])))) ) ) # ( !SE1L117 & ( (!UE1_take_action_ocimem_b & (!SE1_jtag_rd_d1 & ((SE1_MonDReg[8])))) # (UE1_take_action_ocimem_b & (((UE1_jdo[11])))) ) );


--WC1L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~15 at MLABCELL_X6_Y5_N36
WC1L31 = ( ZD1L1134Q & ( ND1L3 ) );


--BB1_d1_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[4] at FF_X13_Y4_N8
--register power-up is low

BB1_d1_data_in[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L353,  ,  , VCC);


--BB1_d2_data_in[4] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[4] at FF_X13_Y4_N55
--register power-up is low

BB1_d2_data_in[4] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[4],  ,  , VCC);


--BB1L32 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~2 at LABCELL_X13_Y4_N9
BB1L32 = ( BB1_edge_capture[4] & ( !BB1L29 ) ) # ( !BB1_edge_capture[4] & ( (!BB1L29 & (BB1_d1_data_in[4] & !BB1_d2_data_in[4])) ) );


--CE1_writedata[31] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X7_Y5_N23
--register power-up is low

CE1_writedata[31] = DFFEAS(WC1L50, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--SE1L190 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X7_Y5_N18
SE1L190 = (!SE1L136Q & (CE1_writedata[31])) # (SE1L136Q & ((SE1_MonDReg[31])));


--UE1_jdo[13] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X6_Y4_N20
--register power-up is low

UE1_jdo[13] = DFFEAS(UE1L27, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--WC1L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~16 at LABCELL_X1_Y5_N48
WC1L32 = (ND1L3 & ZD1_d_writedata[10]);


--BB1_d1_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[6] at FF_X13_Y4_N44
--register power-up is low

BB1_d1_data_in[6] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L357,  ,  , VCC);


--BB1_d2_data_in[6] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[6] at FF_X13_Y4_N53
--register power-up is low

BB1_d2_data_in[6] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[6],  ,  , VCC);


--BB1L33 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~3 at LABCELL_X13_Y4_N48
BB1L33 = ( BB1_edge_capture[6] & ( BB1_d1_data_in[6] & ( !BB1L29 ) ) ) # ( !BB1_edge_capture[6] & ( BB1_d1_data_in[6] & ( (!BB1L29 & !BB1_d2_data_in[6]) ) ) ) # ( BB1_edge_capture[6] & ( !BB1_d1_data_in[6] & ( !BB1L29 ) ) );


--BB1_d1_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[5] at FF_X25_Y9_N29
--register power-up is low

BB1_d1_data_in[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L355,  ,  , VCC);


--BB1_d2_data_in[5] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[5] at FF_X25_Y9_N17
--register power-up is low

BB1_d2_data_in[5] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[5],  ,  , VCC);


--BB1L34 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~4 at MLABCELL_X25_Y9_N24
BB1L34 = ( BB1_d2_data_in[5] & ( (!BB1L29 & BB1_edge_capture[5]) ) ) # ( !BB1_d2_data_in[5] & ( (!BB1L29 & ((BB1_edge_capture[5]) # (BB1_d1_data_in[5]))) ) );


--UE1_jdo[12] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X6_Y4_N23
--register power-up is low

UE1_jdo[12] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[12],  ,  , VCC);


--SE1L119 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 at LABCELL_X7_Y4_N18
SE1L119 = ( UE1_take_action_ocimem_b & ( SE1L139Q & ( UE1_jdo[12] ) ) ) # ( !UE1_take_action_ocimem_b & ( SE1L139Q & ( (SE1L107) # (DF1_q_a[9]) ) ) ) # ( UE1_take_action_ocimem_b & ( !SE1L139Q & ( UE1_jdo[12] ) ) ) # ( !UE1_take_action_ocimem_b & ( !SE1L139Q & ( SE1L107 ) ) );


--WC1L33 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~17 at LABCELL_X2_Y5_N33
WC1L33 = ( ZD1_d_writedata[9] & ( ND1L3 ) );


--WC1L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~18 at MLABCELL_X6_Y5_N51
WC1L34 = (ZD1_d_writedata[24] & ND1L3);


--WC1_src_data[35] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_data[35] at LABCELL_X13_Y5_N39
WC1_src_data[35] = ( ND1L3 & ( (ZD1L1117Q) # (WC1L17) ) ) # ( !ND1L3 & ( WC1L17 ) );


--WC1L35 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~19 at LABCELL_X27_Y9_N27
WC1L35 = ( ZD1_d_writedata[21] & ( ND1L3 ) );


--WC1L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~20 at LABCELL_X27_Y9_N21
WC1L36 = ( ZD1_d_writedata[29] & ( ND1L3 ) );


--WC1L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~21 at LABCELL_X11_Y5_N51
WC1L37 = ( ZD1_d_writedata[25] & ( ND1L3 ) );


--WC1L38 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~22 at MLABCELL_X6_Y5_N21
WC1L38 = (ZD1_d_writedata[22] & ND1L3);


--WC1L39 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~23 at LABCELL_X27_Y9_N18
WC1L39 = ( ZD1_d_writedata[23] & ( ND1L3 ) );


--WC1L40 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~24 at LABCELL_X13_Y5_N33
WC1L40 = ( ND1L3 & ( ZD1_d_writedata[26] ) );


--WC1L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~25 at MLABCELL_X6_Y5_N42
WC1L41 = (ND1L3 & ZD1_d_writedata[27]);


--WC1L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~26 at MLABCELL_X6_Y5_N45
WC1L42 = ( ZD1_d_writedata[30] & ( ND1L3 ) );


--WC1L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~27 at MLABCELL_X6_Y5_N0
WC1L43 = ( ZD1_d_writedata[28] & ( ND1L3 ) );


--WC1L44 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~28 at LABCELL_X9_Y5_N36
WC1L44 = (ND1L3 & ZD1_d_writedata[17]);


--TB1L1 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|_~0 at LABCELL_X11_Y11_N51
TB1L1 = ( HB1L5 & ( (!HB1L7 $ (((!HB1L8) # (!QC1L4)))) # (S1L13) ) ) # ( !HB1L5 & ( (S1L13) # (HB1L7) ) );


--WC1L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~29 at LABCELL_X27_Y9_N24
WC1L45 = ( ZD1_d_writedata[19] & ( ND1L3 ) );


--WC1L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~30 at LABCELL_X10_Y6_N42
WC1L46 = ( ZD1_d_writedata[18] & ( ND1L3 ) );


--WC1L47 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~31 at LABCELL_X27_Y9_N0
WC1L47 = ( ZD1_d_writedata[20] & ( ND1L3 ) );


--UE1_jdo[10] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X8_Y4_N50
--register power-up is low

UE1_jdo[10] = DFFEAS( , GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe, VE1_sr[10],  ,  , VCC);


--WC1L48 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~32 at MLABCELL_X6_Y5_N33
WC1L48 = ( ZD1_d_writedata[7] & ( ND1L3 ) );


--UE1_jdo[9] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X4_Y5_N8
--register power-up is low

UE1_jdo[9] = DFFEAS(UE1L21, GLOBAL(LF1L42),  ,  , UE1_update_jdo_strobe,  ,  ,  ,  );


--WC1L49 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~33 at LABCELL_X1_Y5_N30
WC1L49 = ( ND1L3 & ( ZD1_d_writedata[6] ) );


--BB1_d1_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[7] at FF_X10_Y2_N23
--register power-up is low

BB1_d1_data_in[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L359,  ,  , VCC);


--BB1_d2_data_in[7] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[7] at FF_X13_Y4_N14
--register power-up is low

BB1_d2_data_in[7] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[7],  ,  , VCC);


--BB1L35 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~5 at LABCELL_X13_Y4_N21
BB1L35 = ( BB1_edge_capture[7] & ( BB1_d2_data_in[7] & ( !BB1L29 ) ) ) # ( BB1_edge_capture[7] & ( !BB1_d2_data_in[7] & ( !BB1L29 ) ) ) # ( !BB1_edge_capture[7] & ( !BB1_d2_data_in[7] & ( (!BB1L29 & BB1_d1_data_in[7]) ) ) );


--ZB1L1 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~0 at MLABCELL_X21_Y10_N54
ZB1L1 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q & (!VB1L35Q $ (((!VB1_rom_address[1] & !VB1L40Q))))) # (VB1L44Q & (((VB1L35Q & !VB1L40Q)))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q & ((!VB1L35Q) # (!VB1_rom_address[1] $ (!VB1L40Q)))) # (VB1L44Q & (!VB1L40Q & ((!VB1_rom_address[1]) # (VB1L35Q)))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L35Q & ((!VB1L44Q $ (!VB1L40Q)))) # (VB1L35Q & (!VB1_rom_address[1] & (VB1L44Q & VB1L40Q))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L35Q & (((VB1L44Q)))) # (VB1L35Q & (VB1_rom_address[1] & ((VB1L40Q)))) ) ) );


--T1L129 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~19 at LABCELL_X16_Y10_N30
T1L129 = ( XB1_transfer_complete & ( CB1_r_sync_rst ) ) # ( !XB1_transfer_complete & ( CB1_r_sync_rst ) ) # ( XB1_transfer_complete & ( !CB1_r_sync_rst ) ) # ( !XB1_transfer_complete & ( !CB1_r_sync_rst & ( (BD1L11 & (T1L79 & (AD1L13 & T1L40))) ) ) );


--T1L67 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~1 at MLABCELL_X15_Y9_N24
T1L67 = (T1L3 & ZD1_d_byteenable[1]);


--T1L68 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg~2 at MLABCELL_X15_Y9_N36
T1L68 = ( T1_data_reg[8] & ( T1L67 & ( (((!T1L41) # (T1L133)) # (ZD1L1134Q)) # (T1L134) ) ) ) # ( !T1_data_reg[8] & ( T1L67 & ( (!T1L134 & (ZD1L1134Q & (!T1L133 & T1L41))) ) ) ) # ( T1_data_reg[8] & ( !T1L67 ) );


--S1L79 is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~0 at LABCELL_X10_Y9_N6
S1L79 = ( !CB1_r_sync_rst & ( ZD1_d_writedata[1] ) );


--X1_rd_valid[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|rd_valid[0] at FF_X30_Y1_N56
--register power-up is low

X1_rd_valid[0] = DFFEAS(X1L59, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8_mem[6][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87] at FF_X29_Y9_N17
--register power-up is low

PC8_mem[6][87] = DFFEAS(PC8L66, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L7,  ,  ,  ,  );


--PC8L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always5~0 at LABCELL_X29_Y9_N54
PC8L6 = (!PC8_mem_used[5]) # (NC8L2);


--PC8_mem[6][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19] at FF_X29_Y9_N29
--register power-up is low

PC8_mem[6][19] = DFFEAS(PC8L62, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L7,  ,  ,  ,  );


--PC8_mem[6][52] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52] at FF_X29_Y9_N25
--register power-up is low

PC8_mem[6][52] = DFFEAS(PC8L64, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L7,  ,  ,  ,  );


--PC8L57 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]~5 at LABCELL_X29_Y9_N45
PC8L57 = ( PC8_mem[6][52] & ( (PC8_mem[5][52]) # (PC8L6) ) ) # ( !PC8_mem[6][52] & ( (!PC8L6 & ((PC8_mem[5][52]))) # (PC8L6 & (!PC8_mem_used[6])) ) );


--PC8_mem[6][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88] at FF_X29_Y9_N14
--register power-up is low

PC8_mem[6][88] = DFFEAS(PC8L68, GLOBAL(LF1L42), !CB1_r_sync_rst,  , PC8L7,  ,  ,  ,  );


--GB2_found_edge is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|found_edge at LABCELL_X7_Y11_N3
GB2_found_edge = !GB2_cur_test_clk $ (!GB2_last_test_clk);


--LB1_bit_counter[4] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4] at FF_X7_Y11_N8
--register power-up is low

LB1_bit_counter[4] = DFFEAS(LB1L15, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--LB1_bit_counter[3] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3] at FF_X7_Y11_N31
--register power-up is low

LB1_bit_counter[3] = DFFEAS(LB1L10, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--LB1_bit_counter[2] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2] at FF_X7_Y11_N44
--register power-up is low

LB1_bit_counter[2] = DFFEAS(LB1L8, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--LB1_bit_counter[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0] at FF_X7_Y11_N53
--register power-up is low

LB1_bit_counter[0] = DFFEAS(LB1L3, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--LB1_bit_counter[1] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1] at FF_X7_Y11_N49
--register power-up is low

LB1_bit_counter[1] = DFFEAS(LB1L5, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--LB1L12 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~0 at LABCELL_X7_Y11_N18
LB1L12 = ( !LB1L6Q & ( (!LB1_bit_counter[0] & (!LB1_bit_counter[2] & !LB1_bit_counter[3])) ) );


--LB1L13 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~1 at LABCELL_X7_Y11_N0
LB1L13 = ( !LB1_bit_counter[4] & ( LB1L12 ) );


--LB1L18 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|counting~0 at LABCELL_X7_Y11_N12
LB1L18 = ( GB1L3Q & ( ((LB1_counting & ((!LB1L13) # (GB1_cur_test_clk)))) # (GB2_found_edge) ) ) # ( !GB1L3Q & ( (LB1_counting) # (GB2_found_edge) ) );


--PB2L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at LABCELL_X7_Y11_N24
PB2L43 = ( PB2_usedw_is_1_dff & ( PB2_usedw_is_0_dff & ( (!S1L13 & ((!HB1L4 & ((!HB1L9) # (PB2_usedw_is_2_dff))) # (HB1L4 & ((HB1L9))))) ) ) ) # ( !PB2_usedw_is_1_dff & ( PB2_usedw_is_0_dff & ( (!S1L13 & (PB2_usedw_is_2_dff & (!HB1L4 & HB1L9))) ) ) ) # ( PB2_usedw_is_1_dff & ( !PB2_usedw_is_0_dff & ( (!S1L13 & (((!HB1L9) # (HB1L4)) # (PB2_usedw_is_2_dff))) ) ) ) # ( !PB2_usedw_is_1_dff & ( !PB2_usedw_is_0_dff & ( (!S1L13 & ((!HB1L4 & (PB2_usedw_is_2_dff & HB1L9)) # (HB1L4 & ((!HB1L9))))) ) ) );


--PB2L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at LABCELL_X7_Y11_N39
PB2L42 = ( PB2_usedw_is_1_dff & ( (!S1L13 & ((!HB1L4 & (!HB1L9 & PB2_usedw_is_0_dff)) # (HB1L4 & ((!HB1L9) # (PB2_usedw_is_0_dff))))) ) ) # ( !PB2_usedw_is_1_dff & ( (!S1L13 & ((!HB1L4 $ (!HB1L9)) # (PB2_usedw_is_0_dff))) ) );


--PB2L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at LABCELL_X9_Y11_N45
PB2L4 = ( !TB2_counter_reg_bit[3] & ( (!TB2_counter_reg_bit[6] & (!TB2_counter_reg_bit[4] & !TB2_counter_reg_bit[5])) ) );


--PB2L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at LABCELL_X9_Y11_N54
PB2L5 = (TB2_counter_reg_bit[0] & (TB2_counter_reg_bit[1] & (!TB2_counter_reg_bit[2] & PB2L4)));


--PB2L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at LABCELL_X7_Y11_N54
PB2L44 = ( PB2_usedw_is_1_dff & ( (!HB1L4 & ((!HB1L9 & ((PB2_usedw_is_2_dff))) # (HB1L9 & (PB2L5)))) # (HB1L4 & ((!HB1L9) # ((PB2_usedw_is_2_dff)))) ) ) # ( !PB2_usedw_is_1_dff & ( (!HB1L4 & ((!HB1L9 & ((PB2_usedw_is_2_dff))) # (HB1L9 & (PB2L5)))) # (HB1L4 & (HB1L9 & ((PB2_usedw_is_2_dff)))) ) );


--PB1L43 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_1~0 at MLABCELL_X8_Y11_N24
PB1L43 = ( PB1_usedw_is_1_dff & ( !S1L13 & ( (!HB1L7 & (((!HB1L10)) # (PB1_usedw_is_2_dff))) # (HB1L7 & (((!PB1_usedw_is_0_dff) # (HB1L10)))) ) ) ) # ( !PB1_usedw_is_1_dff & ( !S1L13 & ( (!HB1L7 & (PB1_usedw_is_2_dff & (HB1L10))) # (HB1L7 & (((!HB1L10 & !PB1_usedw_is_0_dff)))) ) ) );


--PB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_0~0 at MLABCELL_X8_Y11_N39
PB1L42 = ( PB1_usedw_is_1_dff & ( (!S1L13 & ((!HB1L10 & ((PB1_usedw_is_0_dff) # (HB1L7))) # (HB1L10 & (HB1L7 & PB1_usedw_is_0_dff)))) ) ) # ( !PB1_usedw_is_1_dff & ( (!S1L13 & ((!HB1L10 $ (!HB1L7)) # (PB1_usedw_is_0_dff))) ) );


--PB1L4 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~3 at MLABCELL_X8_Y11_N57
PB1L4 = ( !TB1_counter_reg_bit[5] & ( (!TB1_counter_reg_bit[3] & (!TB1_counter_reg_bit[4] & !TB1_counter_reg_bit[6])) ) );


--PB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|_~4 at MLABCELL_X8_Y11_N48
PB1L5 = ( TB1_counter_reg_bit[0] & ( (TB1L33Q & (!TB1_counter_reg_bit[2] & PB1L4)) ) );


--PB1L44 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|usedw_will_be_2~0 at MLABCELL_X8_Y11_N30
PB1L44 = ( PB1L5 & ( (!HB1L7 & (((PB1_usedw_is_2_dff) # (HB1L10)))) # (HB1L7 & ((!HB1L10 & (PB1_usedw_is_1_dff)) # (HB1L10 & ((PB1_usedw_is_2_dff))))) ) ) # ( !PB1L5 & ( (!HB1L7 & (((!HB1L10 & PB1_usedw_is_2_dff)))) # (HB1L7 & ((!HB1L10 & (PB1_usedw_is_1_dff)) # (HB1L10 & ((PB1_usedw_is_2_dff))))) ) );


--XB1L90 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~24 at LABCELL_X19_Y10_N24
XB1L90 = ( XB1L58 & ( VB1_data_out[16] & ( (!XB1L57 & (T1_address_for_transfer[6])) # (XB1L57 & ((T1_address_for_transfer[5]))) ) ) ) # ( !XB1L58 & ( VB1_data_out[16] & ( (XB1_shiftreg_data[15]) # (XB1L57) ) ) ) # ( XB1L58 & ( !VB1_data_out[16] & ( (!XB1L57 & (T1_address_for_transfer[6])) # (XB1L57 & ((T1_address_for_transfer[5]))) ) ) ) # ( !XB1L58 & ( !VB1_data_out[16] & ( (!XB1L57 & XB1_shiftreg_data[15]) ) ) );


--ZB1L2 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~1 at LABCELL_X19_Y11_N0
ZB1L2 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & (!VB1_rom_address[1] & (!VB1_rom_address[2] & VB1_rom_address[5]))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( VB1_rom_address[5] ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (VB1_rom_address[2] & VB1_rom_address[5]) ) ) );


--BC1L26 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X2_Y3_N15
BC1L26 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0], !Q1_state[8], !BC1_jupdate);


--VE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at MLABCELL_X3_Y4_N30
VE1L85 = ( VE1_sr[24] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[22]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[22]))) # (TE1L3) ) ) # ( !VE1_sr[24] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[22]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[22])))) ) );


--FB1L73 is nios_system:NiosII|nios_system_timer_0:timer_0|read_mux_out[1]~1 at LABCELL_X11_Y6_N0
FB1L73 = ( !ZD1_W_alu_result[4] & ( !ZD1_W_alu_result[3] & ( (!ZD1_W_alu_result[2] & QC4_av_readdata_pre[0]) ) ) );


--BB1_edge_capture[1] is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture[1] at FF_X25_Y9_N19
--register power-up is low

BB1_edge_capture[1] = DFFEAS(BB1L37, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BB1_read_mux_out[1] is nios_system:NiosII|nios_system_pio_0:pio_0|read_mux_out[1] at MLABCELL_X25_Y9_N33
BB1_read_mux_out[1] = ( ZD1_W_alu_result[3] & ( A1L347 & ( (ZD1_W_alu_result[2] & BB1_edge_capture[1]) ) ) ) # ( !ZD1_W_alu_result[3] & ( A1L347 & ( !ZD1_W_alu_result[2] ) ) ) # ( ZD1_W_alu_result[3] & ( !A1L347 & ( (ZD1_W_alu_result[2] & BB1_edge_capture[1]) ) ) );


--BC1_wdata[1] is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X1_Y6_N16
--register power-up is low

BC1_wdata[1] = AMPP_FUNCTION(A1L5, BC1L98, !N1_clr_reg, BC1L97);


--T1L52 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|control_reg~5 at LABCELL_X19_Y10_N12
T1L52 = (!T1_internal_reset & ZD1_d_writedata[1]);


--XB1L91 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~25 at LABCELL_X18_Y10_N24
XB1L91 = ( T1_data_reg[1] & ( XB1L10 & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & ((VB1_auto_init_complete) # (VB1_data_out[2]))) ) ) ) # ( !T1_data_reg[1] & ( XB1L10 & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & (VB1_data_out[2] & !VB1_auto_init_complete)) ) ) ) # ( T1_data_reg[1] & ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (XB1_shiftreg_data[1])) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_auto_init_complete) # (VB1_data_out[2])))) ) ) ) # ( !T1_data_reg[1] & ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & (XB1_shiftreg_data[1])) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_data_out[2] & !VB1_auto_init_complete)))) ) ) );


--BB1_d1_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[2] at FF_X12_Y6_N59
--register power-up is low

BB1_d1_data_in[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L349,  ,  , VCC);


--BB1_d2_data_in[2] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[2] at FF_X12_Y6_N29
--register power-up is low

BB1_d2_data_in[2] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[2],  ,  , VCC);


--BB1L36 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~6 at LABCELL_X12_Y6_N0
BB1L36 = ( !BB1L29 & ( ((BB1_d1_data_in[2] & !BB1_d2_data_in[2])) # (BB1_edge_capture[2]) ) );


--BC1L88 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X4_Y3_N12
BC1L88 = AMPP_FUNCTION(!BC1_count[9], !N1_irf_reg[1][0], !BC1_rdata[4], !BC1L82, !Q1_state[4], !BC1_td_shift[7]);


--VE1L86 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X1_Y4_N27
VE1L86 = ( SE1_MonDReg[6] & ( (!N1_irf_reg[2][1]) # (HE1_break_readreg[6]) ) ) # ( !SE1_MonDReg[6] & ( (N1_irf_reg[2][1] & HE1_break_readreg[6]) ) );


--VE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y4_N42
VE1L87 = ( TE1_virtual_state_cdr & ( VE1_sr[8] & ( ((!N1_irf_reg[2][0] & VE1L86)) # (TE1L3) ) ) ) # ( !TE1_virtual_state_cdr & ( VE1_sr[8] & ( (TE1L3) # (VE1_sr[7]) ) ) ) # ( TE1_virtual_state_cdr & ( !VE1_sr[8] & ( (!N1_irf_reg[2][0] & (VE1L86 & !TE1L3)) ) ) ) # ( !TE1_virtual_state_cdr & ( !VE1_sr[8] & ( (VE1_sr[7] & !TE1L3) ) ) );


--KE1L13 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at MLABCELL_X3_Y5_N18
KE1L13 = ( KE1_resetlatch & ( (!UE1_take_action_ocimem_a) # (!UE1_jdo[24]) ) ) # ( !KE1_resetlatch & ( (!UE1_take_action_ocimem_a & XE1_dreg[0]) ) );


--XB1L92 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~26 at LABCELL_X17_Y11_N27
XB1L92 = ( XB1L43 & ( ((T1L5 & !XB1L44)) # (XB1L73) ) ) # ( !XB1L43 & ( ((XB1_shiftreg_data[20] & !XB1L44)) # (XB1L73) ) );


--XB1L135 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~7 at MLABCELL_X15_Y11_N6
XB1L135 = ( !XB1L10 & ( (XB1_shiftreg_mask[20] & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--JB1L100 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~10 at LABCELL_X4_Y8_N36
JB1L100 = ( RB4_q_b[8] & ( JB1_read_left_channel & ( RB3_q_b[8] ) ) ) # ( !RB4_q_b[8] & ( JB1_read_left_channel & ( RB3_q_b[8] ) ) ) # ( RB4_q_b[8] & ( !JB1_read_left_channel & ( (JB1_data_out_shift_reg[7]) # (JB1L124) ) ) ) # ( !RB4_q_b[8] & ( !JB1_read_left_channel & ( (!JB1L124 & JB1_data_out_shift_reg[7]) ) ) );


--BC1L89 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X1_Y3_N42
BC1L89 = AMPP_FUNCTION(!BC1L82, !BC1_rdata[5], !BC1_count[9], !Q1_state[4], !BC1_td_shift[8]);


--VE1_sr[15] is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X2_Y4_N26
--register power-up is low

VE1_sr[15] = DFFEAS(VE1L93, A1L5,  ,  ,  ,  ,  ,  ,  );


--BC1L90 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X1_Y3_N54
BC1L90 = AMPP_FUNCTION(!BC1_rdata[6], !BC1_count[9], !BC1_td_shift[9]);


--WC1L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|src_payload~34 at LABCELL_X7_Y5_N21
WC1L50 = ( ZD1_d_writedata[31] & ( ND1L3 ) );


--VE1L88 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at MLABCELL_X3_Y4_N15
VE1L88 = ( HE1_break_readreg[15] & ( (!TE1L3 & (((SE1_MonDReg[15])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[17])))) ) ) # ( !HE1_break_readreg[15] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[15])))) # (TE1L3 & (((VE1_sr[17])))) ) );


--X1L59 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Equal4~0 at LABCELL_X30_Y1_N54
X1L59 = ( X1L296Q & ( (!X1L294Q & !X1L298Q) ) );


--PC8_mem[7][87] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87] at FF_X29_Y9_N32
--register power-up is low

PC8_mem[7][87] = DFFEAS(PC8L95, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L95 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~6 at LABCELL_X29_Y9_N30
PC8L95 = (!PC8L88Q & (NC8L14)) # (PC8L88Q & ((PC8_mem[7][87])));


--PC8L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|always6~0 at LABCELL_X29_Y9_N57
PC8L7 = (!PC8_mem_used[6]) # (NC8L2);


--PC8_mem[7][19] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19] at FF_X29_Y9_N8
--register power-up is low

PC8_mem[7][19] = DFFEAS(PC8L96, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L96 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~7 at LABCELL_X29_Y9_N6
PC8L96 = ( YC2L85 & ( (!PC8_mem_used[7]) # (PC8_mem[7][19]) ) ) # ( !YC2L85 & ( (PC8_mem_used[7] & PC8_mem[7][19]) ) );


--PC8_mem[7][85] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85] at FF_X29_Y9_N35
--register power-up is low

PC8_mem[7][85] = DFFEAS(PC8L97, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L97 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~8 at LABCELL_X29_Y9_N33
PC8L97 = (!PC8L88Q) # (PC8_mem[7][85]);


--PC8_mem[7][88] is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88] at FF_X29_Y9_N44
--register power-up is low

PC8_mem[7][88] = DFFEAS(PC8L98, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L98 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem~9 at LABCELL_X29_Y9_N42
PC8L98 = ( YC2L110 & ( (!PC8L88Q) # (PC8_mem[7][88]) ) ) # ( !YC2L110 & ( (PC8L88Q & PC8_mem[7][88]) ) );


--LB1L14 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~2 at LABCELL_X7_Y11_N33
LB1L14 = ( GB1_cur_test_clk & ( (!GB2_found_edge & !S1L13) ) ) # ( !GB1_cur_test_clk & ( (!GB2_found_edge & (!S1L13 & ((!GB1L3Q) # (LB1L13)))) ) );


--LB1L15 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~3 at LABCELL_X7_Y11_N6
LB1L15 = ( LB1_bit_counter[4] & ( LB1L12 & ( LB1L14 ) ) ) # ( !LB1_bit_counter[4] & ( LB1L12 & ( (!LB1L14 & (!S1L13 & (!GB2_cur_test_clk $ (GB2_last_test_clk)))) ) ) ) # ( LB1_bit_counter[4] & ( !LB1L12 & ( ((!S1L13 & (!GB2_cur_test_clk $ (GB2_last_test_clk)))) # (LB1L14) ) ) );


--LB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4]~4 at LABCELL_X7_Y11_N21
LB1L16 = ( !LB1L6Q & ( (!LB1_bit_counter[0] & !LB1_bit_counter[2]) ) );


--LB1L10 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[3]~5 at LABCELL_X7_Y11_N30
LB1L10 = ( LB1L14 & ( LB1_bit_counter[3] ) ) # ( !LB1L14 & ( (!S1L13 & ((!LB1L16 $ (!LB1_bit_counter[3])) # (GB2_found_edge))) ) );


--LB1L8 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]~6 at LABCELL_X7_Y11_N42
LB1L8 = ( LB1_bit_counter[2] & ( LB1_bit_counter[0] & ( (!S1L13) # (LB1L14) ) ) ) # ( !LB1_bit_counter[2] & ( LB1_bit_counter[0] & ( (!LB1L14 & (GB2_found_edge & !S1L13)) ) ) ) # ( LB1_bit_counter[2] & ( !LB1_bit_counter[0] & ( ((!S1L13 & ((GB2_found_edge) # (LB1_bit_counter[1])))) # (LB1L14) ) ) ) # ( !LB1_bit_counter[2] & ( !LB1_bit_counter[0] & ( (!LB1L14 & (!S1L13 & ((!LB1_bit_counter[1]) # (GB2_found_edge)))) ) ) );


--LB1L3 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[0]~7 at LABCELL_X7_Y11_N51
LB1L3 = ( LB1L14 & ( LB1_bit_counter[0] ) ) # ( !LB1L14 & ( (!S1L13 & ((!LB1_bit_counter[0]) # (GB2_found_edge))) ) );


--LB1L5 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~8 at LABCELL_X7_Y11_N48
LB1L5 = ( LB1L14 & ( LB1_bit_counter[1] ) ) # ( !LB1L14 & ( (!S1L13 & ((!LB1_bit_counter[0] $ (LB1_bit_counter[1])) # (GB2_found_edge))) ) );


--XB1L93 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~27 at LABCELL_X19_Y10_N6
XB1L93 = ( T1_address_for_transfer[5] & ( XB1L57 & ( (!XB1L58 & (VB1_data_out[15])) # (XB1L58 & ((T1_address_for_transfer[4]))) ) ) ) # ( !T1_address_for_transfer[5] & ( XB1L57 & ( (!XB1L58 & (VB1_data_out[15])) # (XB1L58 & ((T1_address_for_transfer[4]))) ) ) ) # ( T1_address_for_transfer[5] & ( !XB1L57 & ( (XB1_shiftreg_data[14]) # (XB1L58) ) ) ) # ( !T1_address_for_transfer[5] & ( !XB1L57 & ( (!XB1L58 & XB1_shiftreg_data[14]) ) ) );


--ZB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~2 at MLABCELL_X21_Y10_N42
ZB1L3 = ( VB1_rom_address[2] & ( VB1L42Q & ( (VB1L44Q & !VB1L40Q) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (VB1L44Q & ((!VB1L40Q) # ((!VB1_rom_address[1] & !VB1L35Q)))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (VB1L44Q & (VB1L40Q & ((VB1L35Q) # (VB1_rom_address[1])))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (VB1_rom_address[1] & (VB1L44Q & (VB1L35Q & VB1L40Q))) ) ) );


--VE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at MLABCELL_X3_Y4_N33
VE1L89 = ( HE1_break_readreg[23] & ( (!TE1L3 & (((SE1_MonDReg[23])) # (N1_irf_reg[2][1]))) # (TE1L3 & (((VE1_sr[25])))) ) ) # ( !HE1_break_readreg[23] & ( (!TE1L3 & (!N1_irf_reg[2][1] & ((SE1_MonDReg[23])))) # (TE1L3 & (((VE1_sr[25])))) ) );


--BB1_d1_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d1_data_in[1] at FF_X25_Y9_N32
--register power-up is low

BB1_d1_data_in[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , A1L347,  ,  , VCC);


--BB1_d2_data_in[1] is nios_system:NiosII|nios_system_pio_0:pio_0|d2_data_in[1] at FF_X25_Y9_N23
--register power-up is low

BB1_d2_data_in[1] = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , BB1_d1_data_in[1],  ,  , VCC);


--BB1L37 is nios_system:NiosII|nios_system_pio_0:pio_0|edge_capture~7 at MLABCELL_X25_Y9_N18
BB1L37 = ( BB1_edge_capture[1] & ( BB1_d1_data_in[1] & ( !BB1L29 ) ) ) # ( !BB1_edge_capture[1] & ( BB1_d1_data_in[1] & ( (!BB1L29 & !BB1_d2_data_in[1]) ) ) ) # ( BB1_edge_capture[1] & ( !BB1_d1_data_in[1] & ( !BB1L29 ) ) );


--VE1L90 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at LABCELL_X1_Y4_N6
VE1L90 = ( VE1_sr[9] & ( ((!N1_irf_reg[2][1] & (SE1_MonDReg[7])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[7])))) # (TE1L3) ) ) # ( !VE1_sr[9] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & (SE1_MonDReg[7])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[7]))))) ) );


--XB1L94 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~28 at LABCELL_X17_Y11_N0
XB1L94 = ( XB1_shiftreg_data[19] & ( XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!T1_device_for_transfer[0]) # ((T1_device_for_transfer[1])))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_auto_init_complete & T1_device_for_transfer[1])))) ) ) ) # ( !XB1_shiftreg_data[19] & ( XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((!T1_device_for_transfer[0]) # ((T1_device_for_transfer[1])))) # (XB1_s_serial_protocol.STATE_1_INITIALIZE & (((VB1_auto_init_complete & T1_device_for_transfer[1])))) ) ) ) # ( XB1_shiftreg_data[19] & ( !XB1L10 & ( (!XB1_s_serial_protocol.STATE_1_INITIALIZE) # ((VB1_auto_init_complete & T1_device_for_transfer[1])) ) ) ) # ( !XB1_shiftreg_data[19] & ( !XB1L10 & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE & (VB1_auto_init_complete & T1_device_for_transfer[1])) ) ) );


--XB1L136 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~8 at MLABCELL_X21_Y11_N3
XB1L136 = (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_mask[19]));


--JB1L101 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~11 at LABCELL_X4_Y8_N12
JB1L101 = ( JB1_data_out_shift_reg[6] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[7])))) # (JB1_read_left_channel & (((RB3_q_b[7])))) ) ) # ( !JB1_data_out_shift_reg[6] & ( (!JB1_read_left_channel & (JB1L124 & (RB4_q_b[7]))) # (JB1_read_left_channel & (((RB3_q_b[7])))) ) );


--VE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at LABCELL_X1_Y4_N24
VE1L91 = ( TE1L3 & ( VE1_sr[15] ) ) # ( !TE1L3 & ( (!N1_irf_reg[2][1] & (SE1_MonDReg[13])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[13]))) ) );


--VE1_DRsize.010 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X2_Y4_N37
--register power-up is low

VE1_DRsize.010 = DFFEAS(VE1L32, A1L5,  ,  , TE1_virtual_state_uir,  ,  ,  ,  );


--VE1L92 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y4_N18
VE1L92 = ( HE1_break_readreg[14] & ( SE1_MonDReg[14] & ( (!TE1_virtual_state_cdr & ((VE1_sr[15]))) # (TE1_virtual_state_cdr & (!N1_irf_reg[2][0])) ) ) ) # ( !HE1_break_readreg[14] & ( SE1_MonDReg[14] & ( (!TE1_virtual_state_cdr & (((VE1_sr[15])))) # (TE1_virtual_state_cdr & (!N1_irf_reg[2][0] & ((!N1_irf_reg[2][1])))) ) ) ) # ( HE1_break_readreg[14] & ( !SE1_MonDReg[14] & ( (!TE1_virtual_state_cdr & (((VE1_sr[15])))) # (TE1_virtual_state_cdr & (!N1_irf_reg[2][0] & ((N1_irf_reg[2][1])))) ) ) ) # ( !HE1_break_readreg[14] & ( !SE1_MonDReg[14] & ( (!TE1_virtual_state_cdr & VE1_sr[15]) ) ) );


--VE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X2_Y4_N24
VE1L93 = ( A1L6 & ( (!TE1L3 & (((VE1L92)))) # (TE1L3 & (((VE1_sr[16])) # (VE1_DRsize.010))) ) ) # ( !A1L6 & ( (!TE1L3 & (((VE1L92)))) # (TE1L3 & (!VE1_DRsize.010 & ((VE1_sr[16])))) ) );


--VE1L94 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at LABCELL_X1_Y4_N21
VE1L94 = ( VE1_sr[12] & ( ((!N1_irf_reg[2][1] & (SE1_MonDReg[10])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[10])))) # (TE1L3) ) ) # ( !VE1_sr[12] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & (SE1_MonDReg[10])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[10]))))) ) );


--VE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at LABCELL_X1_Y4_N51
VE1L95 = ( VE1_sr[14] & ( ((!N1_irf_reg[2][1] & (SE1_MonDReg[12])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[12])))) # (TE1L3) ) ) # ( !VE1_sr[14] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & (SE1_MonDReg[12])) # (N1_irf_reg[2][1] & ((HE1_break_readreg[12]))))) ) );


--VE1L96 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at LABCELL_X1_Y4_N48
VE1L96 = ( VE1_sr[13] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[11]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[11]))) # (TE1L3) ) ) # ( !VE1_sr[13] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[11]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[11])))) ) );


--VE1L97 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at LABCELL_X1_Y4_N18
VE1L97 = ( VE1_sr[11] & ( ((!N1_irf_reg[2][1] & ((SE1_MonDReg[9]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[9]))) # (TE1L3) ) ) # ( !VE1_sr[11] & ( (!TE1L3 & ((!N1_irf_reg[2][1] & ((SE1_MonDReg[9]))) # (N1_irf_reg[2][1] & (HE1_break_readreg[9])))) ) );


--VE1L98 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at LABCELL_X1_Y4_N9
VE1L98 = ( SE1_MonDReg[8] & ( (!TE1L3 & ((!N1_irf_reg[2][1]) # ((HE1_break_readreg[8])))) # (TE1L3 & (((VE1_sr[10])))) ) ) # ( !SE1_MonDReg[8] & ( (!TE1L3 & (N1_irf_reg[2][1] & (HE1_break_readreg[8]))) # (TE1L3 & (((VE1_sr[10])))) ) );


--XB1L95 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~29 at LABCELL_X19_Y10_N48
XB1L95 = ( XB1L58 & ( XB1_shiftreg_data[13] & ( (!XB1L57 & (T1_address_for_transfer[4])) # (XB1L57 & ((T1_address_for_transfer[3]))) ) ) ) # ( !XB1L58 & ( XB1_shiftreg_data[13] & ( (!XB1L57) # (VB1_data_out[14]) ) ) ) # ( XB1L58 & ( !XB1_shiftreg_data[13] & ( (!XB1L57 & (T1_address_for_transfer[4])) # (XB1L57 & ((T1_address_for_transfer[3]))) ) ) ) # ( !XB1L58 & ( !XB1_shiftreg_data[13] & ( (XB1L57 & VB1_data_out[14]) ) ) );


--XB1L96 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~30 at LABCELL_X16_Y11_N48
XB1L96 = (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((XB1_shiftreg_data[18]) # (XB1L10)));


--XB1L137 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~9 at MLABCELL_X21_Y11_N0
XB1L137 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_mask[18]) ) );


--JB1L102 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~12 at LABCELL_X4_Y8_N57
JB1L102 = ( RB3_q_b[6] & ( ((!JB1L124 & ((JB1_data_out_shift_reg[5]))) # (JB1L124 & (RB4_q_b[6]))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[6] & ( (!JB1_read_left_channel & ((!JB1L124 & ((JB1_data_out_shift_reg[5]))) # (JB1L124 & (RB4_q_b[6])))) ) );


--VE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]~55 at LABCELL_X2_Y4_N36
VE1L32 = (N1_irf_reg[2][1] & N1_irf_reg[2][0]);


--XB1L97 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~31 at LABCELL_X19_Y10_N42
XB1L97 = ( T1_address_for_transfer[3] & ( XB1L57 & ( (!XB1L58 & ((VB1_data_out[13]))) # (XB1L58 & (T1_address_for_transfer[2])) ) ) ) # ( !T1_address_for_transfer[3] & ( XB1L57 & ( (!XB1L58 & ((VB1_data_out[13]))) # (XB1L58 & (T1_address_for_transfer[2])) ) ) ) # ( T1_address_for_transfer[3] & ( !XB1L57 & ( (XB1L58) # (XB1_shiftreg_data[12]) ) ) ) # ( !T1_address_for_transfer[3] & ( !XB1L57 & ( (XB1_shiftreg_data[12] & !XB1L58) ) ) );


--XB1L138 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~10 at MLABCELL_X21_Y11_N21
XB1L138 = ( XB1_shiftreg_mask[17] ) # ( !XB1_shiftreg_mask[17] & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE) # (XB1L10) ) );


--JB1L103 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~13 at LABCELL_X4_Y8_N54
JB1L103 = ( JB1_data_out_shift_reg[4] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[5])))) # (JB1_read_left_channel & (((RB3_q_b[5])))) ) ) # ( !JB1_data_out_shift_reg[4] & ( (!JB1_read_left_channel & (JB1L124 & ((RB4_q_b[5])))) # (JB1_read_left_channel & (((RB3_q_b[5])))) ) );


--XB1L98 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~32 at LABCELL_X19_Y10_N36
XB1L98 = ( XB1_shiftreg_data[11] & ( T1_address_for_transfer[1] & ( (!XB1L57 & (((!XB1L58)) # (T1_address_for_transfer[2]))) # (XB1L57 & (((VB1_data_out[12]) # (XB1L58)))) ) ) ) # ( !XB1_shiftreg_data[11] & ( T1_address_for_transfer[1] & ( (!XB1L57 & (T1_address_for_transfer[2] & (XB1L58))) # (XB1L57 & (((VB1_data_out[12]) # (XB1L58)))) ) ) ) # ( XB1_shiftreg_data[11] & ( !T1_address_for_transfer[1] & ( (!XB1L57 & (((!XB1L58)) # (T1_address_for_transfer[2]))) # (XB1L57 & (((!XB1L58 & VB1_data_out[12])))) ) ) ) # ( !XB1_shiftreg_data[11] & ( !T1_address_for_transfer[1] & ( (!XB1L57 & (T1_address_for_transfer[2] & (XB1L58))) # (XB1L57 & (((!XB1L58 & VB1_data_out[12])))) ) ) );


--XB1L139 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~11 at MLABCELL_X21_Y11_N18
XB1L139 = ( XB1_shiftreg_mask[16] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !XB1_shiftreg_mask[16] & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--JB1L104 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~14 at LABCELL_X4_Y8_N51
JB1L104 = ( JB1_data_out_shift_reg[3] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[4])))) # (JB1_read_left_channel & (((RB3_q_b[4])))) ) ) # ( !JB1_data_out_shift_reg[3] & ( (!JB1_read_left_channel & (JB1L124 & (RB4_q_b[4]))) # (JB1_read_left_channel & (((RB3_q_b[4])))) ) );


--XB1L99 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data~33 at LABCELL_X19_Y10_N54
XB1L99 = ( XB1L58 & ( T1_address_for_transfer[1] & ( (!XB1L57) # (T1_address_for_transfer[0]) ) ) ) # ( !XB1L58 & ( T1_address_for_transfer[1] & ( (!XB1L57 & (XB1_shiftreg_data[10])) # (XB1L57 & ((VB1_data_out[11]))) ) ) ) # ( XB1L58 & ( !T1_address_for_transfer[1] & ( (XB1L57 & T1_address_for_transfer[0]) ) ) ) # ( !XB1L58 & ( !T1_address_for_transfer[1] & ( (!XB1L57 & (XB1_shiftreg_data[10])) # (XB1L57 & ((VB1_data_out[11]))) ) ) );


--XB1L140 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~12 at MLABCELL_X21_Y11_N51
XB1L140 = (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((XB1_shiftreg_mask[15]) # (XB1L10)));


--JB1L105 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~15 at LABCELL_X4_Y8_N48
JB1L105 = ( RB3_q_b[3] & ( ((!JB1L124 & ((JB1_data_out_shift_reg[2]))) # (JB1L124 & (RB4_q_b[3]))) # (JB1_read_left_channel) ) ) # ( !RB3_q_b[3] & ( (!JB1_read_left_channel & ((!JB1L124 & ((JB1_data_out_shift_reg[2]))) # (JB1L124 & (RB4_q_b[3])))) ) );


--XB1L141 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~13 at MLABCELL_X21_Y11_N48
XB1L141 = ( XB1_shiftreg_mask[14] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !XB1_shiftreg_mask[14] & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--JB1L106 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~16 at LABCELL_X4_Y8_N21
JB1L106 = ( JB1_data_out_shift_reg[1] & ( (!JB1_read_left_channel & ((!JB1L124) # ((RB4_q_b[2])))) # (JB1_read_left_channel & (((RB3_q_b[2])))) ) ) # ( !JB1_data_out_shift_reg[1] & ( (!JB1_read_left_channel & (JB1L124 & (RB4_q_b[2]))) # (JB1_read_left_channel & (((RB3_q_b[2])))) ) );


--XB1L142 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~14 at MLABCELL_X21_Y11_N57
XB1L142 = (!XB1_s_serial_protocol.STATE_1_INITIALIZE & ((XB1_shiftreg_mask[13]) # (XB1L10)));


--JB1_data_out_shift_reg[0] is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[0] at FF_X4_Y9_N49
--register power-up is low

JB1_data_out_shift_reg[0] = DFFEAS(JB1L108, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--JB1L107 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg~17 at LABCELL_X4_Y8_N18
JB1L107 = ( RB4_q_b[1] & ( (!JB1_read_left_channel & (((JB1_data_out_shift_reg[0])) # (JB1L124))) # (JB1_read_left_channel & (((RB3_q_b[1])))) ) ) # ( !RB4_q_b[1] & ( (!JB1_read_left_channel & (!JB1L124 & (JB1_data_out_shift_reg[0]))) # (JB1_read_left_channel & (((RB3_q_b[1])))) ) );


--XB1L143 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~15 at MLABCELL_X21_Y11_N54
XB1L143 = ( XB1_shiftreg_mask[12] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !XB1_shiftreg_mask[12] & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L144 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~16 at MLABCELL_X21_Y11_N39
XB1L144 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (XB1_shiftreg_mask[11]) # (XB1L10) ) );


--XB1L145 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~17 at MLABCELL_X21_Y11_N36
XB1L145 = ( XB1_shiftreg_mask[10] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !XB1_shiftreg_mask[10] & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L146 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~18 at MLABCELL_X21_Y11_N9
XB1L146 = ( XB1_shiftreg_mask[9] & ( !XB1_s_serial_protocol.STATE_1_INITIALIZE ) ) # ( !XB1_shiftreg_mask[9] & ( (XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L147 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~19 at MLABCELL_X21_Y11_N6
XB1L147 = ( XB1_s_serial_protocol.STATE_1_INITIALIZE ) # ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_mask[8]) ) );


--XB1L148 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~20 at MLABCELL_X21_Y11_N27
XB1L148 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_mask[7]) ) );


--XB1L149 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~21 at MLABCELL_X21_Y11_N24
XB1L149 = (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_mask[6]));


--XB1L150 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~22 at MLABCELL_X21_Y11_N45
XB1L150 = (!XB1L10 & (!XB1_s_serial_protocol.STATE_1_INITIALIZE & XB1_shiftreg_mask[5]));


--XB1L151 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~23 at MLABCELL_X21_Y11_N42
XB1L151 = ( XB1_shiftreg_mask[4] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L152 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~24 at MLABCELL_X21_Y11_N15
XB1L152 = ( XB1_shiftreg_mask[3] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L153 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~25 at MLABCELL_X21_Y11_N12
XB1L153 = ( !XB1_s_serial_protocol.STATE_1_INITIALIZE & ( (!XB1L10 & XB1_shiftreg_mask[2]) ) );


--XB1L154 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~26 at MLABCELL_X21_Y11_N33
XB1L154 = ( XB1_shiftreg_mask[1] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1_shiftreg_mask[0] is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[0] at FF_X18_Y11_N43
--register power-up is low

XB1_shiftreg_mask[0] = DFFEAS(XB1L156, GLOBAL(LF1L42),  ,  , XB1L122,  ,  ,  ,  );


--XB1L155 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~27 at MLABCELL_X21_Y11_N30
XB1L155 = ( XB1_shiftreg_mask[0] & ( (!XB1L10 & !XB1_s_serial_protocol.STATE_1_INITIALIZE) ) );


--XB1L156 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask~28 at LABCELL_X18_Y11_N42
XB1L156 = ( !T1_internal_reset & ( (XB1_s_serial_protocol.STATE_1_INITIALIZE) # (XB1L10) ) );


--ZD1L1069 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~17 at LABCELL_X17_Y7_N6
ZD1L1069 = ( S1_readdata[17] & ( QC2_read_latency_shift_reg[0] & ( (!QC1_read_latency_shift_reg[0] & (!T1_readdata[17] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[17])))) ) ) ) # ( !S1_readdata[17] & ( QC2_read_latency_shift_reg[0] & ( (!T1_readdata[17] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[17]))) ) ) ) # ( S1_readdata[17] & ( !QC2_read_latency_shift_reg[0] & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[17]))) ) ) ) # ( !S1_readdata[17] & ( !QC2_read_latency_shift_reg[0] & ( (!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[17]) ) ) );


--ZD1L1070 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~18 at LABCELL_X17_Y7_N42
ZD1L1070 = ( QC5_av_readdata_pre[17] & ( ZD1L1069 & ( (!UC2L1 & ((!HD1L44) # (!PC9_out_payload[1]))) ) ) ) # ( !QC5_av_readdata_pre[17] & ( ZD1L1069 & ( (!HD1L44) # (!PC9_out_payload[1]) ) ) );


--ZD1L1064 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~19 at MLABCELL_X15_Y8_N6
ZD1L1064 = ( QC5_av_readdata_pre[16] & ( ((QC3_read_latency_shift_reg[0] & QC3_av_readdata_pre[16])) # (UC2L1) ) ) # ( !QC5_av_readdata_pre[16] & ( (QC3_read_latency_shift_reg[0] & QC3_av_readdata_pre[16]) ) );


--ZD1L1065 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~20 at MLABCELL_X25_Y8_N51
ZD1L1065 = ( HD1L44 & ( (!ZD1L1064 & (ZD1L1061 & !PC9_out_payload[0])) ) ) # ( !HD1L44 & ( (!ZD1L1064 & ZD1L1061) ) );


--ZD1L1081 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~21 at LABCELL_X17_Y7_N24
ZD1L1081 = ( S1_readdata[20] & ( QC3_read_latency_shift_reg[0] & ( (QC3_av_readdata_pre[20]) # (QC1_read_latency_shift_reg[0]) ) ) ) # ( !S1_readdata[20] & ( QC3_read_latency_shift_reg[0] & ( QC3_av_readdata_pre[20] ) ) ) # ( S1_readdata[20] & ( !QC3_read_latency_shift_reg[0] & ( QC1_read_latency_shift_reg[0] ) ) );


--ZD1L1082 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~22 at LABCELL_X17_Y7_N18
ZD1L1082 = ( QC5_av_readdata_pre[20] & ( PC9_out_payload[4] & ( (!UC2L1 & (!HD1L44 & !ZD1L1081)) ) ) ) # ( !QC5_av_readdata_pre[20] & ( PC9_out_payload[4] & ( (!HD1L44 & !ZD1L1081) ) ) ) # ( QC5_av_readdata_pre[20] & ( !PC9_out_payload[4] & ( (!UC2L1 & !ZD1L1081) ) ) ) # ( !QC5_av_readdata_pre[20] & ( !PC9_out_payload[4] & ( !ZD1L1081 ) ) );


--ZD1L1085 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~23 at LABCELL_X17_Y7_N57
ZD1L1085 = ( S1_readdata[21] & ( QC3_av_readdata_pre[21] & ( (QC1_read_latency_shift_reg[0]) # (QC3_read_latency_shift_reg[0]) ) ) ) # ( !S1_readdata[21] & ( QC3_av_readdata_pre[21] & ( QC3_read_latency_shift_reg[0] ) ) ) # ( S1_readdata[21] & ( !QC3_av_readdata_pre[21] & ( QC1_read_latency_shift_reg[0] ) ) );


--ZD1L1086 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~24 at LABCELL_X17_Y7_N15
ZD1L1086 = ( QC5_av_readdata_pre[21] & ( HD1L44 & ( (!UC2L1 & (!ZD1L1085 & !PC9_out_payload[5])) ) ) ) # ( !QC5_av_readdata_pre[21] & ( HD1L44 & ( (!ZD1L1085 & !PC9_out_payload[5]) ) ) ) # ( QC5_av_readdata_pre[21] & ( !HD1L44 & ( (!UC2L1 & !ZD1L1085) ) ) ) # ( !QC5_av_readdata_pre[21] & ( !HD1L44 & ( !ZD1L1085 ) ) );


--ZD1L1073 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~25 at LABCELL_X13_Y8_N0
ZD1L1073 = ( S1_readdata[18] & ( !HD1L29 & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[18]))) ) ) ) # ( !S1_readdata[18] & ( !HD1L29 & ( (!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[18]) ) ) );


--ZD1L1074 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~26 at LABCELL_X17_Y8_N21
ZD1L1074 = ( !QC5_av_readdata_pre[18] & ( UC2L1 & ( (ZD1L1073 & ((!HD1L44) # (!PC9_out_payload[2]))) ) ) ) # ( QC5_av_readdata_pre[18] & ( !UC2L1 & ( (ZD1L1073 & ((!HD1L44) # (!PC9_out_payload[2]))) ) ) ) # ( !QC5_av_readdata_pre[18] & ( !UC2L1 & ( (ZD1L1073 & ((!HD1L44) # (!PC9_out_payload[2]))) ) ) );


--ZD1L1077 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~27 at LABCELL_X17_Y7_N3
ZD1L1077 = ( S1_readdata[19] & ( QC3_av_readdata_pre[19] & ( (QC1_read_latency_shift_reg[0]) # (QC3_read_latency_shift_reg[0]) ) ) ) # ( !S1_readdata[19] & ( QC3_av_readdata_pre[19] & ( QC3_read_latency_shift_reg[0] ) ) ) # ( S1_readdata[19] & ( !QC3_av_readdata_pre[19] & ( QC1_read_latency_shift_reg[0] ) ) );


--ZD1L1078 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~28 at LABCELL_X17_Y7_N36
ZD1L1078 = ( QC5_av_readdata_pre[19] & ( HD1L44 & ( (!ZD1L1077 & (!PC9_out_payload[3] & !UC2L1)) ) ) ) # ( !QC5_av_readdata_pre[19] & ( HD1L44 & ( (!ZD1L1077 & !PC9_out_payload[3]) ) ) ) # ( QC5_av_readdata_pre[19] & ( !HD1L44 & ( (!ZD1L1077 & !UC2L1) ) ) ) # ( !QC5_av_readdata_pre[19] & ( !HD1L44 & ( !ZD1L1077 ) ) );


--ZD1L1088 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~29 at LABCELL_X16_Y8_N48
ZD1L1088 = ( S1_readdata[22] & ( QC5L30Q & ( (!QC1_read_latency_shift_reg[0] & (!UC2L1 & ((!QC3_av_readdata_pre[22]) # (!QC3_read_latency_shift_reg[0])))) ) ) ) # ( !S1_readdata[22] & ( QC5L30Q & ( (!UC2L1 & ((!QC3_av_readdata_pre[22]) # (!QC3_read_latency_shift_reg[0]))) ) ) ) # ( S1_readdata[22] & ( !QC5L30Q & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_av_readdata_pre[22]) # (!QC3_read_latency_shift_reg[0]))) ) ) ) # ( !S1_readdata[22] & ( !QC5L30Q & ( (!QC3_av_readdata_pre[22]) # (!QC3_read_latency_shift_reg[0]) ) ) );


--ZD1L1089 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~30 at LABCELL_X23_Y8_N6
ZD1L1089 = ( HD1L29 & ( PC9_out_payload[6] & ( (ZD1_av_ld_aligning_data & !ZD1_av_ld_byte3_data[6]) ) ) ) # ( !HD1L29 & ( PC9_out_payload[6] & ( (!ZD1_av_ld_aligning_data & (!HD1L44 & ((ZD1L1088)))) # (ZD1_av_ld_aligning_data & (((!ZD1_av_ld_byte3_data[6])))) ) ) ) # ( HD1L29 & ( !PC9_out_payload[6] & ( (ZD1_av_ld_aligning_data & !ZD1_av_ld_byte3_data[6]) ) ) ) # ( !HD1L29 & ( !PC9_out_payload[6] & ( (!ZD1_av_ld_aligning_data & ((ZD1L1088))) # (ZD1_av_ld_aligning_data & (!ZD1_av_ld_byte3_data[6])) ) ) );


--VE1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X2_Y4_N3
VE1L99 = ( VE1_sr[35] & ( (!TE1_virtual_state_cdr) # ((!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & XE2_dreg[0])) # (N1_irf_reg[2][0] & (N1_irf_reg[2][1]))) ) ) # ( !VE1_sr[35] & ( (!N1_irf_reg[2][0] & (!N1_irf_reg[2][1] & (TE1_virtual_state_cdr & XE2_dreg[0]))) ) );


--X1L375 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~3 at MLABCELL_X28_Y4_N0
X1L375 = ( YD1_entry_1[30] & ( YD1_entry_0[30] & ( (X1_active_addr[12] & ((!YD1_entry_0[29] $ (X1_active_addr[11])) # (YD1_rd_address))) ) ) ) # ( !YD1_entry_1[30] & ( YD1_entry_0[30] & ( (!YD1_rd_address & (X1_active_addr[12] & (!YD1_entry_0[29] $ (X1_active_addr[11])))) # (YD1_rd_address & (((!X1_active_addr[12])))) ) ) ) # ( YD1_entry_1[30] & ( !YD1_entry_0[30] & ( (!YD1_rd_address & (!X1_active_addr[12] & (!YD1_entry_0[29] $ (X1_active_addr[11])))) # (YD1_rd_address & (((X1_active_addr[12])))) ) ) ) # ( !YD1_entry_1[30] & ( !YD1_entry_0[30] & ( (!X1_active_addr[12] & ((!YD1_entry_0[29] $ (X1_active_addr[11])) # (YD1_rd_address))) ) ) );


--X1L376 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~4 at MLABCELL_X28_Y4_N24
X1L376 = ( YD1_entry_1[29] & ( YD1_entry_0[28] & ( (!YD1_rd_address & (((X1_active_addr[10])))) # (YD1_rd_address & (X1_active_addr[11] & (!YD1_entry_1[28] $ (X1_active_addr[10])))) ) ) ) # ( !YD1_entry_1[29] & ( YD1_entry_0[28] & ( (!YD1_rd_address & (((X1_active_addr[10])))) # (YD1_rd_address & (!X1_active_addr[11] & (!YD1_entry_1[28] $ (X1_active_addr[10])))) ) ) ) # ( YD1_entry_1[29] & ( !YD1_entry_0[28] & ( (!YD1_rd_address & (((!X1_active_addr[10])))) # (YD1_rd_address & (X1_active_addr[11] & (!YD1_entry_1[28] $ (X1_active_addr[10])))) ) ) ) # ( !YD1_entry_1[29] & ( !YD1_entry_0[28] & ( (!YD1_rd_address & (((!X1_active_addr[10])))) # (YD1_rd_address & (!X1_active_addr[11] & (!YD1_entry_1[28] $ (X1_active_addr[10])))) ) ) );


--X1L377 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~5 at LABCELL_X29_Y3_N42
X1L377 = ( YD1_entry_1[35] & ( YD1_entry_0[34] & ( (!YD1_rd_address & (X1_active_addr[16] & (!YD1_entry_0[35] $ (X1_active_addr[17])))) # (YD1_rd_address & (((X1_active_addr[17])))) ) ) ) # ( !YD1_entry_1[35] & ( YD1_entry_0[34] & ( (!YD1_rd_address & (X1_active_addr[16] & (!YD1_entry_0[35] $ (X1_active_addr[17])))) # (YD1_rd_address & (((!X1_active_addr[17])))) ) ) ) # ( YD1_entry_1[35] & ( !YD1_entry_0[34] & ( (!YD1_rd_address & (!X1_active_addr[16] & (!YD1_entry_0[35] $ (X1_active_addr[17])))) # (YD1_rd_address & (((X1_active_addr[17])))) ) ) ) # ( !YD1_entry_1[35] & ( !YD1_entry_0[34] & ( (!YD1_rd_address & (!X1_active_addr[16] & (!YD1_entry_0[35] $ (X1_active_addr[17])))) # (YD1_rd_address & (((!X1_active_addr[17])))) ) ) );


--X1L378 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~6 at LABCELL_X29_Y3_N48
X1L378 = ( YD1_entry_1[34] & ( YD1_entry_1[33] & ( (!YD1_rd_address & ((!X1_active_addr[15] $ (YD1_entry_0[33])))) # (YD1_rd_address & (X1_active_addr[16] & (X1_active_addr[15]))) ) ) ) # ( !YD1_entry_1[34] & ( YD1_entry_1[33] & ( (!YD1_rd_address & ((!X1_active_addr[15] $ (YD1_entry_0[33])))) # (YD1_rd_address & (!X1_active_addr[16] & (X1_active_addr[15]))) ) ) ) # ( YD1_entry_1[34] & ( !YD1_entry_1[33] & ( (!YD1_rd_address & ((!X1_active_addr[15] $ (YD1_entry_0[33])))) # (YD1_rd_address & (X1_active_addr[16] & (!X1_active_addr[15]))) ) ) ) # ( !YD1_entry_1[34] & ( !YD1_entry_1[33] & ( (!YD1_rd_address & ((!X1_active_addr[15] $ (YD1_entry_0[33])))) # (YD1_rd_address & (!X1_active_addr[16] & (!X1_active_addr[15]))) ) ) );


--X1L379 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~7 at LABCELL_X30_Y3_N48
X1L379 = ( YD1_entry_1[39] & ( YD1_entry_0[41] & ( (!YD1_rd_address & (X1_active_addr[23] & (!X1_active_addr[21] $ (YD1_entry_0[39])))) # (YD1_rd_address & (X1_active_addr[21])) ) ) ) # ( !YD1_entry_1[39] & ( YD1_entry_0[41] & ( (!YD1_rd_address & (X1_active_addr[23] & (!X1_active_addr[21] $ (YD1_entry_0[39])))) # (YD1_rd_address & (!X1_active_addr[21])) ) ) ) # ( YD1_entry_1[39] & ( !YD1_entry_0[41] & ( (!YD1_rd_address & (!X1_active_addr[23] & (!X1_active_addr[21] $ (YD1_entry_0[39])))) # (YD1_rd_address & (X1_active_addr[21])) ) ) ) # ( !YD1_entry_1[39] & ( !YD1_entry_0[41] & ( (!YD1_rd_address & (!X1_active_addr[23] & (!X1_active_addr[21] $ (YD1_entry_0[39])))) # (YD1_rd_address & (!X1_active_addr[21])) ) ) );


--X1L380 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|pending~8 at LABCELL_X30_Y3_N30
X1L380 = ( YD1_entry_1[41] & ( YD1_entry_1[38] & ( (!YD1_rd_address & (!X1_active_addr[20] $ ((YD1_entry_0[38])))) # (YD1_rd_address & (X1_active_addr[20] & ((X1_active_addr[23])))) ) ) ) # ( !YD1_entry_1[41] & ( YD1_entry_1[38] & ( (!YD1_rd_address & (!X1_active_addr[20] $ ((YD1_entry_0[38])))) # (YD1_rd_address & (X1_active_addr[20] & ((!X1_active_addr[23])))) ) ) ) # ( YD1_entry_1[41] & ( !YD1_entry_1[38] & ( (!YD1_rd_address & (!X1_active_addr[20] $ ((YD1_entry_0[38])))) # (YD1_rd_address & (!X1_active_addr[20] & ((X1_active_addr[23])))) ) ) ) # ( !YD1_entry_1[41] & ( !YD1_entry_1[38] & ( (!YD1_rd_address & (!X1_active_addr[20] $ ((YD1_entry_0[38])))) # (YD1_rd_address & (!X1_active_addr[20] & ((!X1_active_addr[23])))) ) ) );


--X1L96 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~6 at LABCELL_X30_Y2_N21
X1L96 = ( X1L168 & ( ((YD1L2 & (X1_init_done & !X1_refresh_request))) # (X1_m_state.000000001) ) ) # ( !X1L168 & ( (!X1_refresh_request & (((YD1L2 & X1_init_done)) # (X1_m_state.000000001))) ) );


--X1L97 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|Selector27~7 at LABCELL_X30_Y2_N36
X1L97 = ( X1_m_state.000100000 & ( !X1_m_count[1] ) );


--HD1L12 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~6 at LABCELL_X13_Y10_N36
HD1L12 = ( S1_readdata[0] & ( QC3_av_readdata_pre[0] & ( (!QC3_read_latency_shift_reg[0] & (!QC1_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[0])))) ) ) ) # ( !S1_readdata[0] & ( QC3_av_readdata_pre[0] & ( (!QC3_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[0]))) ) ) ) # ( S1_readdata[0] & ( !QC3_av_readdata_pre[0] & ( (!QC1_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[0]))) ) ) ) # ( !S1_readdata[0] & ( !QC3_av_readdata_pre[0] & ( (!QC2_read_latency_shift_reg[0]) # (!T1_readdata[0]) ) ) );


--HD1L70 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~57 at LABCELL_X13_Y10_N18
HD1L70 = ( S1_readdata[3] & ( QC3_read_latency_shift_reg[0] & ( (!QC1_read_latency_shift_reg[0] & (!QC3_av_readdata_pre[3] & ((!T1_readdata[3]) # (!QC2_read_latency_shift_reg[0])))) ) ) ) # ( !S1_readdata[3] & ( QC3_read_latency_shift_reg[0] & ( (!QC3_av_readdata_pre[3] & ((!T1_readdata[3]) # (!QC2_read_latency_shift_reg[0]))) ) ) ) # ( S1_readdata[3] & ( !QC3_read_latency_shift_reg[0] & ( (!QC1_read_latency_shift_reg[0] & ((!T1_readdata[3]) # (!QC2_read_latency_shift_reg[0]))) ) ) ) # ( !S1_readdata[3] & ( !QC3_read_latency_shift_reg[0] & ( (!T1_readdata[3]) # (!QC2_read_latency_shift_reg[0]) ) ) );


--HD1L71 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~58 at LABCELL_X16_Y7_N42
HD1L71 = ( !QC3_av_readdata_pre[8] & ( QC3_read_latency_shift_reg[0] & ( (!T1_readdata[8] & (((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) # (T1_readdata[8] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) ) ) ) # ( QC3_av_readdata_pre[8] & ( !QC3_read_latency_shift_reg[0] & ( (!T1_readdata[8] & (((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) # (T1_readdata[8] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) ) ) ) # ( !QC3_av_readdata_pre[8] & ( !QC3_read_latency_shift_reg[0] & ( (!T1_readdata[8] & (((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) # (T1_readdata[8] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[8])))) ) ) );


--HD1L72 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~59 at LABCELL_X16_Y7_N12
HD1L72 = ( QC5_av_readdata_pre[8] & ( HD1L71 & ( !UC2L1 ) ) ) # ( !QC5_av_readdata_pre[8] & ( HD1L71 ) );


--HD1L73 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~60 at LABCELL_X13_Y10_N0
HD1L73 = ( QC1_read_latency_shift_reg[0] & ( QC3_av_readdata_pre[2] & ( (!QC3_read_latency_shift_reg[0] & (!S1_readdata[2] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[2])))) ) ) ) # ( !QC1_read_latency_shift_reg[0] & ( QC3_av_readdata_pre[2] & ( (!QC3_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[2]))) ) ) ) # ( QC1_read_latency_shift_reg[0] & ( !QC3_av_readdata_pre[2] & ( (!S1_readdata[2] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[2]))) ) ) ) # ( !QC1_read_latency_shift_reg[0] & ( !QC3_av_readdata_pre[2] & ( (!QC2_read_latency_shift_reg[0]) # (!T1_readdata[2]) ) ) );


--HD1L74 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~61 at LABCELL_X13_Y10_N30
HD1L74 = ( T1_readdata[4] & ( QC3_av_readdata_pre[4] & ( (!QC3_read_latency_shift_reg[0] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[4])))) ) ) ) # ( !T1_readdata[4] & ( QC3_av_readdata_pre[4] & ( (!QC3_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[4]))) ) ) ) # ( T1_readdata[4] & ( !QC3_av_readdata_pre[4] & ( (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[4]))) ) ) ) # ( !T1_readdata[4] & ( !QC3_av_readdata_pre[4] & ( (!QC1_read_latency_shift_reg[0]) # (!S1_readdata[4]) ) ) );


--HD1L75 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~62 at LABCELL_X13_Y9_N6
HD1L75 = ( !QC2_read_latency_shift_reg[0] & ( T1_readdata[6] & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_read_latency_shift_reg[0]) # ((!QC3_av_readdata_pre[6])))) # (QC1_read_latency_shift_reg[0] & (!S1_readdata[6] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[6])))) ) ) ) # ( QC2_read_latency_shift_reg[0] & ( !T1_readdata[6] & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_read_latency_shift_reg[0]) # ((!QC3_av_readdata_pre[6])))) # (QC1_read_latency_shift_reg[0] & (!S1_readdata[6] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[6])))) ) ) ) # ( !QC2_read_latency_shift_reg[0] & ( !T1_readdata[6] & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_read_latency_shift_reg[0]) # ((!QC3_av_readdata_pre[6])))) # (QC1_read_latency_shift_reg[0] & (!S1_readdata[6] & ((!QC3_read_latency_shift_reg[0]) # (!QC3_av_readdata_pre[6])))) ) ) );


--HD1L76 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~63 at LABCELL_X13_Y10_N48
HD1L76 = ( QC2_read_latency_shift_reg[0] & ( QC3_av_readdata_pre[5] & ( (!QC3_read_latency_shift_reg[0] & (!T1_readdata[5] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[5])))) ) ) ) # ( !QC2_read_latency_shift_reg[0] & ( QC3_av_readdata_pre[5] & ( (!QC3_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[5]))) ) ) ) # ( QC2_read_latency_shift_reg[0] & ( !QC3_av_readdata_pre[5] & ( (!T1_readdata[5] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[5]))) ) ) ) # ( !QC2_read_latency_shift_reg[0] & ( !QC3_av_readdata_pre[5] & ( (!QC1_read_latency_shift_reg[0]) # (!S1_readdata[5]) ) ) );


--HD1L77 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~64 at LABCELL_X13_Y10_N45
HD1L77 = ( QC3_av_readdata_pre[7] & ( S1_readdata[7] & ( (!QC1_read_latency_shift_reg[0] & (!QC3_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[7])))) ) ) ) # ( !QC3_av_readdata_pre[7] & ( S1_readdata[7] & ( (!QC1_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[7]))) ) ) ) # ( QC3_av_readdata_pre[7] & ( !S1_readdata[7] & ( (!QC3_read_latency_shift_reg[0] & ((!QC2_read_latency_shift_reg[0]) # (!T1_readdata[7]))) ) ) ) # ( !QC3_av_readdata_pre[7] & ( !S1_readdata[7] & ( (!QC2_read_latency_shift_reg[0]) # (!T1_readdata[7]) ) ) );


--ZD1L1036 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~17 at LABCELL_X13_Y9_N42
ZD1L1036 = ( QC5_av_readdata_pre[13] & ( S1_readdata[13] & ( (!UC2L1 & (!QC1_read_latency_shift_reg[0] & ((!QC3_av_readdata_pre[13]) # (!QC3_read_latency_shift_reg[0])))) ) ) ) # ( !QC5_av_readdata_pre[13] & ( S1_readdata[13] & ( (!QC1_read_latency_shift_reg[0] & ((!QC3_av_readdata_pre[13]) # (!QC3_read_latency_shift_reg[0]))) ) ) ) # ( QC5_av_readdata_pre[13] & ( !S1_readdata[13] & ( (!UC2L1 & ((!QC3_av_readdata_pre[13]) # (!QC3_read_latency_shift_reg[0]))) ) ) ) # ( !QC5_av_readdata_pre[13] & ( !S1_readdata[13] & ( (!QC3_av_readdata_pre[13]) # (!QC3_read_latency_shift_reg[0]) ) ) );


--ZD1L1037 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~18 at LABCELL_X24_Y8_N36
ZD1L1037 = ( PC8_mem[0][52] & ( (YC1L36 & (((PC9_out_payload[13] & KD8L15)) # (YC1_data_reg[13]))) ) ) # ( !PC8_mem[0][52] & ( (PC9_out_payload[13] & (KD8L15 & YC1L36)) ) );


--ZD1L1048 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~19 at LABCELL_X13_Y9_N30
ZD1L1048 = ( QC3_av_readdata_pre[15] & ( UC2L1 & ( (!QC5_av_readdata_pre[15] & (!QC3_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[15])))) ) ) ) # ( !QC3_av_readdata_pre[15] & ( UC2L1 & ( (!QC5_av_readdata_pre[15] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[15]))) ) ) ) # ( QC3_av_readdata_pre[15] & ( !UC2L1 & ( (!QC3_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[15]))) ) ) ) # ( !QC3_av_readdata_pre[15] & ( !UC2L1 & ( (!QC1_read_latency_shift_reg[0]) # (!S1_readdata[15]) ) ) );


--ZD1L1049 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~20 at LABCELL_X24_Y8_N45
ZD1L1049 = ( PC9_out_payload[15] & ( (YC1L36 & (((PC8_mem[0][52] & YC1_data_reg[15])) # (KD8L15))) ) ) # ( !PC9_out_payload[15] & ( (YC1L36 & (PC8_mem[0][52] & YC1_data_reg[15])) ) );


--ZD1L1092 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~31 at MLABCELL_X15_Y8_N18
ZD1L1092 = ( S1_readdata[23] & ( HD1L44 & ( (!QC1_read_latency_shift_reg[0] & (!PC9_out_payload[7] & ((!QC5_av_readdata_pre[23]) # (!UC2L1)))) ) ) ) # ( !S1_readdata[23] & ( HD1L44 & ( (!PC9_out_payload[7] & ((!QC5_av_readdata_pre[23]) # (!UC2L1))) ) ) ) # ( S1_readdata[23] & ( !HD1L44 & ( (!QC1_read_latency_shift_reg[0] & ((!QC5_av_readdata_pre[23]) # (!UC2L1))) ) ) ) # ( !S1_readdata[23] & ( !HD1L44 & ( (!QC5_av_readdata_pre[23]) # (!UC2L1) ) ) );


--HD1L78 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~65 at MLABCELL_X15_Y8_N12
HD1L78 = ( QC5_av_readdata_pre[26] & ( ((QC1_read_latency_shift_reg[0] & S1_readdata[26])) # (UC2L1) ) ) # ( !QC5_av_readdata_pre[26] & ( (QC1_read_latency_shift_reg[0] & S1_readdata[26]) ) );


--HD1L79 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~66 at MLABCELL_X15_Y8_N15
HD1L79 = ( QC5_av_readdata_pre[24] & ( ((QC1_read_latency_shift_reg[0] & S1_readdata[24])) # (UC2L1) ) ) # ( !QC5_av_readdata_pre[24] & ( (QC1_read_latency_shift_reg[0] & S1_readdata[24]) ) );


--HD1L80 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~67 at LABCELL_X13_Y10_N12
HD1L80 = ( !QC3_av_readdata_pre[1] & ( QC3_read_latency_shift_reg[0] & ( (!T1_readdata[1] & ((!QC1_read_latency_shift_reg[0]) # ((!S1_readdata[1])))) # (T1_readdata[1] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[1])))) ) ) ) # ( QC3_av_readdata_pre[1] & ( !QC3_read_latency_shift_reg[0] & ( (!T1_readdata[1] & ((!QC1_read_latency_shift_reg[0]) # ((!S1_readdata[1])))) # (T1_readdata[1] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[1])))) ) ) ) # ( !QC3_av_readdata_pre[1] & ( !QC3_read_latency_shift_reg[0] & ( (!T1_readdata[1] & ((!QC1_read_latency_shift_reg[0]) # ((!S1_readdata[1])))) # (T1_readdata[1] & (!QC2_read_latency_shift_reg[0] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[1])))) ) ) );


--HD1L81 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~68 at MLABCELL_X15_Y8_N57
HD1L81 = (!UC2L1 & (QC1_read_latency_shift_reg[0] & ((S1_readdata[29])))) # (UC2L1 & (((QC1_read_latency_shift_reg[0] & S1_readdata[29])) # (QC5_av_readdata_pre[29])));


--HD1L82 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~69 at MLABCELL_X15_Y8_N48
HD1L82 = (!UC2L1 & (QC1_read_latency_shift_reg[0] & ((S1_readdata[30])))) # (UC2L1 & (((QC1_read_latency_shift_reg[0] & S1_readdata[30])) # (QC5_av_readdata_pre[30])));


--FF1L4 is nios_system:NiosII|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_mtn1:auto_generated|decode_5la:decode3|eq_node[1]~0 at LABCELL_X17_Y6_N30
FF1L4 = ( ZD1_F_pc[13] & ( (!ND2_top_priority_reg[1] & (!ND2L5Q & (ZD1L885Q))) # (ND2_top_priority_reg[1] & (((WC2L21) # (ZD1L885Q)))) ) ) # ( !ZD1_F_pc[13] & ( (ZD1L885Q & ((!ND2L5Q) # ((ND2_top_priority_reg[1] & !WC2L21)))) ) );


--ZD1L1009 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~21 at LABCELL_X16_Y7_N39
ZD1L1009 = ( QC1_read_latency_shift_reg[0] & ( HD1L29 ) ) # ( !QC1_read_latency_shift_reg[0] & ( HD1L29 ) ) # ( QC1_read_latency_shift_reg[0] & ( !HD1L29 & ( ((QC3_read_latency_shift_reg[0] & QC3_av_readdata_pre[9])) # (S1_readdata[9]) ) ) ) # ( !QC1_read_latency_shift_reg[0] & ( !HD1L29 & ( (QC3_read_latency_shift_reg[0] & QC3_av_readdata_pre[9]) ) ) );


--ZD1L1016 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~22 at LABCELL_X13_Y8_N33
ZD1L1016 = ( QC3_av_readdata_pre[10] & ( HD1L29 ) ) # ( !QC3_av_readdata_pre[10] & ( HD1L29 ) ) # ( QC3_av_readdata_pre[10] & ( !HD1L29 & ( ((S1_readdata[10] & QC1_read_latency_shift_reg[0])) # (QC3_read_latency_shift_reg[0]) ) ) ) # ( !QC3_av_readdata_pre[10] & ( !HD1L29 & ( (S1_readdata[10] & QC1_read_latency_shift_reg[0]) ) ) );


--ZD1L1024 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~23 at LABCELL_X18_Y8_N18
ZD1L1024 = ( QC5_av_readdata_pre[11] & ( YC1_data_reg[11] & ( (!UC2L1 & (!PC8_mem[0][52] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[11])))) ) ) ) # ( !QC5_av_readdata_pre[11] & ( YC1_data_reg[11] & ( (!PC8_mem[0][52] & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[11]))) ) ) ) # ( QC5_av_readdata_pre[11] & ( !YC1_data_reg[11] & ( (!UC2L1 & ((!QC1_read_latency_shift_reg[0]) # (!S1_readdata[11]))) ) ) ) # ( !QC5_av_readdata_pre[11] & ( !YC1_data_reg[11] & ( (!QC1_read_latency_shift_reg[0]) # (!S1_readdata[11]) ) ) );


--ZD1L1025 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~24 at LABCELL_X18_Y8_N48
ZD1L1025 = ( UC2L1 & ( ((QC1_read_latency_shift_reg[0] & S1_readdata[11])) # (QC5_av_readdata_pre[11]) ) ) # ( !UC2L1 & ( (QC1_read_latency_shift_reg[0] & S1_readdata[11]) ) );


--ZD1L1026 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~25 at LABCELL_X18_Y8_N36
ZD1L1026 = ( YC1L36 & ( (!ZD1L1024) # ((PC9_out_payload[11] & KD8L15)) ) );


--ZD1L1029 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~26 at LABCELL_X16_Y7_N0
ZD1L1029 = ( QC3_av_readdata_pre[12] & ( HD1L29 ) ) # ( !QC3_av_readdata_pre[12] & ( HD1L29 ) ) # ( QC3_av_readdata_pre[12] & ( !HD1L29 & ( ((S1_readdata[12] & QC1_read_latency_shift_reg[0])) # (QC3_read_latency_shift_reg[0]) ) ) ) # ( !QC3_av_readdata_pre[12] & ( !HD1L29 & ( (S1_readdata[12] & QC1_read_latency_shift_reg[0]) ) ) );


--ZD1L1041 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~27 at LABCELL_X13_Y8_N36
ZD1L1041 = ( QC3_av_readdata_pre[14] & ( HD1L29 ) ) # ( !QC3_av_readdata_pre[14] & ( HD1L29 ) ) # ( QC3_av_readdata_pre[14] & ( !HD1L29 & ( ((QC1_read_latency_shift_reg[0] & S1_readdata[14])) # (QC3_read_latency_shift_reg[0]) ) ) ) # ( !QC3_av_readdata_pre[14] & ( !HD1L29 & ( (QC1_read_latency_shift_reg[0] & S1_readdata[14]) ) ) );


--WB1L11 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[11]~0 at LABCELL_X19_Y11_N30
WB1L11 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[5] & (!VB1L35Q $ (!VB1_rom_address[1]))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & (!VB1_rom_address[1] $ (((VB1_rom_address[5]) # (VB1_rom_address[2]))))) # (VB1L35Q & (VB1_rom_address[1] & ((!VB1_rom_address[2]) # (VB1_rom_address[5])))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1L35Q & (VB1_rom_address[2] & ((!VB1_rom_address[1]) # (!VB1_rom_address[5])))) # (VB1L35Q & (!VB1_rom_address[1] $ (((VB1_rom_address[2] & !VB1_rom_address[5]))))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( !VB1L35Q $ (((!VB1_rom_address[1]) # (!VB1_rom_address[5]))) ) ) );


--WB1L12 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[12]~1 at MLABCELL_X21_Y10_N36
WB1L12 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q & ((!VB1_rom_address[1]) # (!VB1L35Q))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L35Q & ((!VB1_rom_address[1] & (VB1L44Q)) # (VB1_rom_address[1] & ((!VB1L40Q))))) # (VB1L35Q & (((!VB1L44Q) # (!VB1L40Q)))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L35Q & (((VB1L44Q & !VB1L40Q)) # (VB1_rom_address[1]))) # (VB1L35Q & (!VB1_rom_address[1] $ (!VB1L44Q $ (VB1L40Q)))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (VB1_rom_address[1] & (!VB1L40Q $ (((VB1L44Q & !VB1L35Q))))) ) ) );


--WB1L13 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[13]~2 at LABCELL_X19_Y11_N12
WB1L13 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & ((!VB1_rom_address[5]) # ((!VB1_rom_address[1] & !VB1_rom_address[2])))) # (VB1L35Q & (!VB1_rom_address[5] & (!VB1_rom_address[1] $ (!VB1_rom_address[2])))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[2] & ((!VB1_rom_address[5]) # ((!VB1L35Q & !VB1_rom_address[1])))) # (VB1_rom_address[2] & (((VB1L35Q & VB1_rom_address[1])) # (VB1_rom_address[5]))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[2] & (VB1_rom_address[5] & ((!VB1L35Q) # (!VB1_rom_address[1])))) # (VB1_rom_address[2] & (VB1L35Q & (VB1_rom_address[1]))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( (VB1_rom_address[2] & ((!VB1_rom_address[5]) # ((VB1L35Q & VB1_rom_address[1])))) ) ) );


--WB1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[14]~3 at LABCELL_X19_Y11_N54
WB1L14 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[5] & ((!VB1L35Q & (!VB1_rom_address[1] & !VB1_rom_address[2])) # (VB1L35Q & (VB1_rom_address[1] & VB1_rom_address[2])))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[2] & (!VB1L35Q & (!VB1_rom_address[1] & VB1_rom_address[5]))) # (VB1_rom_address[2] & (((!VB1_rom_address[5])))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[1] & ((!VB1_rom_address[2]) # ((!VB1L35Q & VB1_rom_address[5])))) # (VB1_rom_address[1] & (VB1_rom_address[5] & (!VB1L35Q $ (VB1_rom_address[2])))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( VB1_rom_address[5] ) ) );


--ZB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~3 at MLABCELL_X21_Y10_N6
ZB1L4 = ( VB1_rom_address[2] & ( VB1L42Q & ( !VB1L44Q $ (!VB1L40Q) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q & (VB1L40Q & ((VB1L35Q) # (VB1_rom_address[1])))) # (VB1L44Q & (!VB1L40Q $ (((!VB1_rom_address[1] & !VB1L35Q))))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (VB1L44Q & ((!VB1L40Q) # ((!VB1_rom_address[1] & !VB1L35Q)))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (VB1L44Q & ((!VB1_rom_address[1]) # ((!VB1L35Q) # (!VB1L40Q)))) ) ) );


--WB1L4 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[2]~4 at MLABCELL_X21_Y10_N0
WB1L4 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L40Q & ((!VB1_rom_address[1] & (!VB1L44Q & !VB1L35Q)) # (VB1_rom_address[1] & (!VB1L44Q $ (!VB1L35Q))))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (VB1L35Q & ((!VB1_rom_address[1] & (!VB1L44Q & !VB1L40Q)) # (VB1_rom_address[1] & (!VB1L44Q $ (!VB1L40Q))))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1_rom_address[1] & (!VB1L40Q & (!VB1L44Q $ (!VB1L35Q)))) # (VB1_rom_address[1] & (!VB1L44Q & (!VB1L35Q & VB1L40Q))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L44Q & (((!VB1L40Q)))) # (VB1L44Q & (!VB1L35Q & (!VB1_rom_address[1] $ (VB1L40Q)))) ) ) );


--WB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[3]~5 at MLABCELL_X21_Y10_N12
WB1L5 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L35Q & (!VB1_rom_address[1] & (!VB1L44Q $ (!VB1L40Q)))) # (VB1L35Q & (((VB1L44Q & !VB1L40Q)))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1_rom_address[1] & ((!VB1L35Q & (VB1L44Q)) # (VB1L35Q & ((!VB1L40Q))))) # (VB1_rom_address[1] & ((!VB1L35Q & ((!VB1L40Q))) # (VB1L35Q & (!VB1L44Q & VB1L40Q)))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1_rom_address[1] & ((!VB1L44Q) # ((!VB1L35Q & VB1L40Q)))) # (VB1_rom_address[1] & (VB1L40Q & (!VB1L44Q $ (VB1L35Q)))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (VB1_rom_address[1] & (VB1L44Q & (!VB1L35Q & !VB1L40Q))) ) ) );


--WB1L10 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[8]~6 at LABCELL_X19_Y11_N18
WB1L10 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[5] & ((!VB1L35Q) # ((VB1_rom_address[1] & !VB1_rom_address[2])))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (VB1L35Q & (VB1_rom_address[1] & (VB1_rom_address[2] & !VB1_rom_address[5]))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1L35Q & (((!VB1_rom_address[2] & VB1_rom_address[5])))) # (VB1L35Q & (VB1_rom_address[1] & (!VB1_rom_address[2] $ (VB1_rom_address[5])))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[1] & (!VB1L35Q & (VB1_rom_address[2] & !VB1_rom_address[5]))) # (VB1_rom_address[1] & (VB1_rom_address[5] & (!VB1L35Q $ (VB1_rom_address[2])))) ) ) );


--WB1L8 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[6]~7 at MLABCELL_X21_Y10_N48
WB1L8 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L35Q & (!VB1L44Q $ (!VB1L40Q))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L35Q & (!VB1L44Q & ((VB1L40Q) # (VB1_rom_address[1])))) # (VB1L35Q & (!VB1L40Q $ (((VB1_rom_address[1] & !VB1L44Q))))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (VB1_rom_address[1] & (VB1L40Q & (!VB1L44Q $ (VB1L35Q)))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (VB1_rom_address[1] & ((!VB1L44Q & ((!VB1L40Q))) # (VB1L44Q & (!VB1L35Q & VB1L40Q)))) ) ) );


--WB1L9 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[7]~8 at LABCELL_X19_Y11_N24
WB1L9 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & ((!VB1_rom_address[5]) # ((!VB1_rom_address[1] & !VB1_rom_address[2])))) # (VB1L35Q & (!VB1_rom_address[1] & (!VB1_rom_address[2] & !VB1_rom_address[5]))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & (!VB1_rom_address[5] $ (((!VB1_rom_address[1]) # (VB1_rom_address[2]))))) # (VB1L35Q & (VB1_rom_address[1] & ((VB1_rom_address[5])))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1L35Q & ((!VB1_rom_address[1] & (!VB1_rom_address[2] & VB1_rom_address[5])) # (VB1_rom_address[1] & (VB1_rom_address[2] & !VB1_rom_address[5])))) # (VB1L35Q & (!VB1_rom_address[5] & (!VB1_rom_address[1] $ (!VB1_rom_address[2])))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[1] & (VB1L35Q & (!VB1_rom_address[2] & VB1_rom_address[5]))) # (VB1_rom_address[1] & (!VB1_rom_address[5] & ((!VB1_rom_address[2]) # (VB1L35Q)))) ) ) );


--WB1L7 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[5]~9 at MLABCELL_X21_Y10_N30
WB1L7 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q & (!VB1L35Q $ (((VB1_rom_address[1] & !VB1L40Q))))) # (VB1L44Q & (((VB1L35Q & !VB1L40Q)))) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1_rom_address[1] & ((!VB1L35Q & ((VB1L40Q))) # (VB1L35Q & (!VB1L44Q)))) # (VB1_rom_address[1] & (!VB1L44Q & (!VB1L35Q & !VB1L40Q))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L35Q & ((!VB1_rom_address[1] & (!VB1L44Q $ (VB1L40Q))) # (VB1_rom_address[1] & (!VB1L44Q & VB1L40Q)))) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( (!VB1L44Q & (((!VB1L40Q)))) # (VB1L44Q & ((!VB1_rom_address[1] & (!VB1L35Q $ (VB1L40Q))) # (VB1_rom_address[1] & (!VB1L35Q & VB1L40Q)))) ) ) );


--WB1L6 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[4]~10 at LABCELL_X19_Y11_N42
WB1L6 = ( VB1L40Q & ( VB1_rom_address[4] & ( (VB1L35Q & (!VB1_rom_address[2] & !VB1_rom_address[5])) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & (!VB1_rom_address[2] & (!VB1_rom_address[1] $ (!VB1_rom_address[5])))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1L35Q & (VB1_rom_address[2] & ((!VB1_rom_address[1]) # (!VB1_rom_address[5])))) # (VB1L35Q & (VB1_rom_address[1] & (!VB1_rom_address[2] $ (VB1_rom_address[5])))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[5] & ((!VB1_rom_address[2]) # ((!VB1L35Q & !VB1_rom_address[1])))) ) ) );


--WB1L3 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|rom_data[1]~11 at LABCELL_X19_Y11_N36
WB1L3 = ( VB1L40Q & ( VB1_rom_address[4] & ( (!VB1L35Q & (!VB1_rom_address[2] & ((!VB1_rom_address[1]) # (!VB1_rom_address[5])))) ) ) ) # ( !VB1L40Q & ( VB1_rom_address[4] & ( (!VB1_rom_address[2] & (VB1L35Q & ((VB1_rom_address[5])))) # (VB1_rom_address[2] & (((!VB1L35Q & VB1_rom_address[5])) # (VB1_rom_address[1]))) ) ) ) # ( VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[2] & (VB1L35Q & (!VB1_rom_address[1] $ (VB1_rom_address[5])))) # (VB1_rom_address[2] & (!VB1_rom_address[5] & (!VB1L35Q $ (!VB1_rom_address[1])))) ) ) ) # ( !VB1L40Q & ( !VB1_rom_address[4] & ( (!VB1_rom_address[1] & ((!VB1L35Q & (VB1_rom_address[2] & !VB1_rom_address[5])) # (VB1L35Q & (!VB1_rom_address[2] & VB1_rom_address[5])))) # (VB1_rom_address[1] & (!VB1_rom_address[5] $ (((!VB1L35Q & VB1_rom_address[2]))))) ) ) );


--ZB1L5 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0~4 at MLABCELL_X21_Y10_N24
ZB1L5 = ( VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q) # (!VB1L40Q) ) ) ) # ( !VB1_rom_address[2] & ( VB1L42Q & ( (!VB1L44Q) # ((!VB1L40Q) # ((!VB1_rom_address[1] & !VB1L35Q))) ) ) ) # ( VB1_rom_address[2] & ( !VB1L42Q & ( (VB1L40Q) # (VB1L44Q) ) ) ) # ( !VB1_rom_address[2] & ( !VB1L42Q & ( ((VB1_rom_address[1] & VB1L40Q)) # (VB1L44Q) ) ) );


--ZD1L263 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X19_Y4_N42
ZD1L263 = ( ZD1_D_iw[12] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (ZD1_D_iw[16] & (ZD1_D_iw[13] & !ZD1_D_iw[14]))) ) ) ) # ( !ZD1_D_iw[12] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (ZD1_D_iw[16] & (ZD1_D_iw[13] & !ZD1_D_iw[14]))) ) ) ) # ( !ZD1_D_iw[12] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (ZD1_D_iw[16] & ZD1_D_iw[13])) ) ) );


--ZD1L255 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X19_Y4_N0
ZD1L255 = ( ZD1_D_iw[14] & ( ZD1_D_iw[15] & ( (!ZD1_D_iw[12] & (ZD1_D_iw[16] & (ZD1_D_iw[13] & ZD1_D_iw[11]))) ) ) ) # ( ZD1_D_iw[14] & ( !ZD1_D_iw[15] & ( (!ZD1_D_iw[12] & (ZD1_D_iw[16] & ZD1_D_iw[13])) ) ) ) # ( !ZD1_D_iw[14] & ( !ZD1_D_iw[15] & ( (ZD1_D_iw[16] & (ZD1_D_iw[13] & ((!ZD1_D_iw[12]) # (ZD1_D_iw[11])))) ) ) );


--ZD1L245 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at MLABCELL_X21_Y3_N3
ZD1L245 = ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (ZD1_D_iw[4] & (!ZD1_D_iw[2] $ (ZD1_D_iw[1])))) ) );


--ZD1L246 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at LABCELL_X22_Y3_N36
ZD1L246 = ( ZD1_D_iw[16] & ( ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (!ZD1_D_iw[12] & (!ZD1_D_iw[13] & ZD1_D_iw[14]))) ) ) ) # ( ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[12] & (!ZD1_D_iw[13] & (!ZD1_D_iw[15] $ (!ZD1_D_iw[14])))) ) ) ) # ( !ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[12] & (!ZD1_D_iw[13] & (!ZD1_D_iw[15] $ (!ZD1_D_iw[14])))) ) ) );


--ZD1L353 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X19_Y3_N57
ZD1L353 = ( !ZD1_D_iw[1] & ( (ZD1_D_iw[2] & (ZD1_D_iw[0] & ((!ZD1_D_iw[3]) # (!ZD1_D_iw[4])))) ) );


--ZD1L284 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at LABCELL_X19_Y4_N54
ZD1L284 = ( ZD1_D_iw[14] & ( ZD1_D_iw[13] & ( (!ZD1_D_iw[12] & (!ZD1_D_iw[16] $ (!ZD1_D_iw[15]))) ) ) );


--ZD1L285 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X19_Y4_N3
ZD1L285 = ( ZD1_D_iw[15] & ( ZD1_D_iw[14] & ( (!ZD1_D_iw[12] & (ZD1_D_iw[16] & (ZD1_D_iw[11] & ZD1_D_iw[13]))) ) ) ) # ( ZD1_D_iw[15] & ( !ZD1_D_iw[14] & ( (!ZD1_D_iw[12] & (ZD1_D_iw[16] & ZD1_D_iw[13])) ) ) ) # ( !ZD1_D_iw[15] & ( !ZD1_D_iw[14] & ( (ZD1_D_iw[16] & (ZD1_D_iw[13] & ((!ZD1_D_iw[12]) # (ZD1_D_iw[11])))) ) ) );


--ZD1L264 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X19_Y2_N42
ZD1L264 = ( ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[0] & (!ZD1_D_iw[5] & ZD1_D_iw[4])) ) ) ) # ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (ZD1_D_iw[0] & (ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) ) ) # ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (ZD1_D_iw[5] & (!ZD1_D_iw[4] & (!ZD1_D_iw[1] $ (!ZD1_D_iw[0])))) ) ) );


--ZD1L265 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X19_Y2_N12
ZD1L265 = ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[5] & (!ZD1_D_iw[1] $ (!ZD1_D_iw[0]))) ) ) ) # ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[5] & (ZD1_D_iw[4] & (!ZD1_D_iw[1] $ (!ZD1_D_iw[0])))) ) ) );


--ZD1L266 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6 at LABCELL_X19_Y2_N54
ZD1L266 = ( ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[5] & (ZD1_D_iw[4] & ((ZD1_D_iw[0]) # (ZD1_D_iw[1])))) ) ) ) # ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (ZD1_D_iw[5] & ZD1_D_iw[4])) ) ) ) # ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (ZD1_D_iw[0] & (ZD1_D_iw[5] & ZD1_D_iw[4]))) ) ) );


--ZD1L267 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7 at LABCELL_X19_Y4_N12
ZD1L267 = ( ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[13] & ((!ZD1_D_iw[15] & (ZD1_D_iw[16] & ZD1_D_iw[12])) # (ZD1_D_iw[15] & (!ZD1_D_iw[16] & !ZD1_D_iw[12])))) # (ZD1_D_iw[13] & (((ZD1_D_iw[12])))) ) ) ) # ( !ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[16] & ((!ZD1_D_iw[12] & (ZD1_D_iw[15])) # (ZD1_D_iw[12] & ((ZD1_D_iw[13]))))) # (ZD1_D_iw[16] & ((!ZD1_D_iw[15] & (!ZD1_D_iw[13])) # (ZD1_D_iw[15] & ((ZD1_D_iw[12]))))) ) ) ) # ( ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (((!ZD1_D_iw[13] & ZD1_D_iw[12])))) # (ZD1_D_iw[15] & (ZD1_D_iw[16] & ((!ZD1_D_iw[12]) # (ZD1_D_iw[13])))) ) ) ) # ( !ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[12] & (!ZD1_D_iw[15] $ (ZD1_D_iw[13])))) # (ZD1_D_iw[16] & (((!ZD1_D_iw[13] & ZD1_D_iw[12])))) ) ) );


--ZD1L268 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8 at LABCELL_X18_Y3_N24
ZD1L268 = ( ZD1_D_iw[16] & ( !ZD1_D_iw[13] & ( (!ZD1_D_iw[15] & (((ZD1_D_iw[11] & !ZD1_D_iw[14])) # (ZD1_D_iw[12]))) ) ) ) # ( !ZD1_D_iw[16] & ( !ZD1_D_iw[13] & ( (!ZD1_D_iw[12] & (ZD1_D_iw[15] & (ZD1_D_iw[11] & ZD1_D_iw[14]))) ) ) );


--ZD1L269 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9 at LABCELL_X18_Y3_N42
ZD1L269 = ( ZD1_D_iw[14] & ( ZD1_D_iw[13] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[15] & (ZD1_D_iw[11] & ZD1_D_iw[12]))) ) ) ) # ( !ZD1_D_iw[14] & ( ZD1_D_iw[13] & ( (!ZD1_D_iw[16] & (ZD1_D_iw[15] & !ZD1_D_iw[12])) ) ) ) # ( ZD1_D_iw[14] & ( !ZD1_D_iw[13] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[15] & (!ZD1_D_iw[11] & ZD1_D_iw[12]))) ) ) ) # ( !ZD1_D_iw[14] & ( !ZD1_D_iw[13] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[12] & (!ZD1_D_iw[15] $ (ZD1_D_iw[11])))) ) ) );


--ZD1L270 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10 at LABCELL_X19_Y4_N18
ZD1L270 = ( ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (ZD1_D_iw[16] & (ZD1_D_iw[13] & ZD1_D_iw[12]))) ) ) ) # ( !ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (ZD1_D_iw[16] & ZD1_D_iw[12])) ) ) ) # ( ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (ZD1_D_iw[16] & !ZD1_D_iw[12])) ) ) ) # ( !ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (ZD1_D_iw[16] & (!ZD1_D_iw[13] & ZD1_D_iw[12]))) ) ) );


--ZD1L273 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at MLABCELL_X21_Y3_N42
ZD1L273 = ( ZD1_D_iw[3] & ( (ZD1_D_iw[0] & (!ZD1_D_iw[4] & ZD1_D_iw[1])) ) ) # ( !ZD1_D_iw[3] & ( (ZD1_D_iw[0] & (ZD1_D_iw[1] & ((!ZD1_D_iw[4]) # (ZD1_D_iw[2])))) ) );


--ZD1L241 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X19_Y2_N0
ZD1L241 = ( ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[1] & (!ZD1_D_iw[0] & ((!ZD1_D_iw[5]) # (!ZD1_D_iw[4])))) ) ) ) # ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[1] $ (((ZD1_D_iw[5] & ZD1_D_iw[4]))))) ) ) ) # ( ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (ZD1_D_iw[1] & (!ZD1_D_iw[0] & !ZD1_D_iw[4])) ) ) ) # ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (!ZD1_D_iw[0] & (ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) ) );


--ZD1L242 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X19_Y2_N6
ZD1L242 = ( ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[1] & (!ZD1_D_iw[0] & ((!ZD1_D_iw[5]) # (!ZD1_D_iw[4])))) ) ) ) # ( !ZD1_D_iw[2] & ( ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (!ZD1_D_iw[0] & ((!ZD1_D_iw[5]) # (!ZD1_D_iw[4])))) ) ) ) # ( ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (ZD1_D_iw[1] & (!ZD1_D_iw[0] & !ZD1_D_iw[4])) ) ) ) # ( !ZD1_D_iw[2] & ( !ZD1_D_iw[3] & ( (!ZD1_D_iw[1] & (!ZD1_D_iw[0] & (ZD1_D_iw[5] & !ZD1_D_iw[4]))) ) ) );


--ZD1L243 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X19_Y2_N48
ZD1L243 = ( ZD1L244 & ( ZD1L241 ) ) # ( !ZD1L244 & ( ZD1L242 ) );


--ZD1L247 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at MLABCELL_X21_Y3_N0
ZD1L247 = ( ZD1_D_iw[3] & ( (!ZD1_D_iw[0] & (!ZD1_D_iw[4] & (!ZD1_D_iw[2] $ (ZD1_D_iw[1])))) ) );


--ZD1L244 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X22_Y3_N18
ZD1L244 = ( ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[15] & (!ZD1_D_iw[12] & !ZD1_D_iw[13])) ) ) ) # ( !ZD1_D_iw[16] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[12] & (!ZD1_D_iw[13] & ZD1_D_iw[14])) ) ) );


--ZD1L275 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at LABCELL_X19_Y2_N36
ZD1L275 = ( ZD1L274 & ( ZD1_D_iw[0] ) ) # ( ZD1L274 & ( !ZD1_D_iw[0] ) ) # ( !ZD1L274 & ( !ZD1_D_iw[0] & ( (ZD1_D_iw[2] & (!ZD1_D_iw[1] & ((ZD1_D_iw[4]) # (ZD1_D_iw[3])))) ) ) );


--ZD1L276 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at MLABCELL_X21_Y3_N18
ZD1L276 = ( !ZD1_D_iw[5] & ( ZD1_D_iw[3] & ( (ZD1_D_iw[2] & (!ZD1_D_iw[0] & !ZD1_D_iw[1])) ) ) ) # ( !ZD1_D_iw[5] & ( !ZD1_D_iw[3] & ( (ZD1_D_iw[4] & (ZD1_D_iw[2] & (!ZD1_D_iw[0] & !ZD1_D_iw[1]))) ) ) );


--ZD1L289 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X19_Y4_N24
ZD1L289 = ( ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[13] & (ZD1_D_iw[12] & ((!ZD1_D_iw[16]) # (ZD1_D_iw[15])))) ) ) ) # ( !ZD1_D_iw[14] & ( ZD1_D_iw[11] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[13] & ZD1_D_iw[12])) ) ) ) # ( ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (ZD1_D_iw[15] & (!ZD1_D_iw[13] & ZD1_D_iw[12])) ) ) ) # ( !ZD1_D_iw[14] & ( !ZD1_D_iw[11] & ( (!ZD1_D_iw[16] & (!ZD1_D_iw[13] & ZD1_D_iw[12])) ) ) );


--ZD1L290 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X19_Y5_N24
ZD1L290 = ( ZD1L618 & ( ZD1L289 ) );


--ZD1L291 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X19_Y4_N6
ZD1L291 = ( ZD1_D_iw[12] & ( ZD1_D_iw[14] & ( (ZD1_D_iw[15] & (!ZD1_D_iw[16] & (!ZD1_D_iw[13] & ZD1_D_iw[11]))) ) ) ) # ( ZD1_D_iw[12] & ( !ZD1_D_iw[14] & ( (ZD1_D_iw[15] & (!ZD1_D_iw[16] & !ZD1_D_iw[13])) ) ) );


--A1L41 is count[0]~1 at LABCELL_X24_Y74_N48
A1L41 = !count[0];


--CB1L12 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X9_Y2_N12
CB1L12 = ( !CB1_altera_reset_synchronizer_int_chain[3] );


--X1L398 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]~9 at LABCELL_X27_Y1_N45
X1L398 = !X1L2;


--X1L400 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]~12 at LABCELL_X27_Y1_N57
X1L400 = ( !X1L30 );


--BC1L65 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X4_Y3_N42
BC1L65 = AMPP_FUNCTION(!V1_t_dav);


--PC9L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0 at MLABCELL_X25_Y8_N54
PC9L42 = !PC9_wr_ptr[0];


--GE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~0 at LABCELL_X11_Y5_N21
GE1L8 = ( !CE1_writedata[1] );


--GE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~1 at LABCELL_X11_Y5_N18
GE1L6 = !CE1_writedata[0];


--QC3L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at LABCELL_X13_Y9_N48
QC3L23 = ( !JC1L5Q );


--BC1L44 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at LABCELL_X1_Y6_N21
BC1L44 = AMPP_FUNCTION(!BC1L45Q);


--BC1L116 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X2_Y6_N15
BC1L116 = AMPP_FUNCTION(!BC1_write);


--HF2L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X9_Y2_N3
HF2L4 = GND;


--A1L360 is ~GND at LABCELL_X7_Y2_N33
A1L360 = GND;


--BC1L20 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X1_Y3_N39
BC1L20 = AMPP_FUNCTION(!BC1_count[9]);


--ZD1L439 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X17_Y3_N15
ZD1L439 = ( !ZD1_E_shift_rot_cnt[0] );


--SE1L3 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at MLABCELL_X8_Y5_N24
SE1L3 = !SE1L2;


--A1L7 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L7 = EQUATION NOT SUPPORTED;

--A1L8 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L8 = EQUATION NOT SUPPORTED;

--A1L5 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L5 = EQUATION NOT SUPPORTED;

--A1L6 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L6 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X1_Y1_N17
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L5, Q1L23, A1L8, GND);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y2_N53
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L5, Q1L8, A1L8);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X4_Y2_N20
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L5, Q1L11, A1L8);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X4_Y2_N2
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L5, Q1L17, A1L8);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X4_Y2_N11
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L5, Q1L34, A1L8, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y2_N29
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L5, N1L80, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L69);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y2_N56
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L5, N1L82, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L69);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X2_Y3_N20
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L5, Q1L41, !A1L8, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X2_Y3_N5
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L5, Q1L43, !A1L8, GND);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at MLABCELL_X3_Y1_N0
P1L27 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[4], !A1L6, !P1_word_counter[0], !Q1_state[4], !P1_word_counter[1], !P1_word_counter[2]);


--N1L76 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at MLABCELL_X3_Y2_N48
N1L76 = AMPP_FUNCTION(!HF2L4, !A1L6, !HF2L4, !N1_irsr_reg[6], !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L5, N1L147);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y2_N14
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L5, N1L118, !N1_clr_reg, N1L119);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X6_Y2_N26
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L5, N1L22, Q1_state[0], N1L149);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X2_Y2_N17
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L5, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X1_Y1_N11
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L5, Q1L22, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N17
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L5, Q1L24, GND);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X1_Y1_N2
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L5, Q1L25, GND);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N26
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L5, Q1L27, GND);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X2_Y2_N47
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L5, Q1L29, GND);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N8
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L5, Q1L30);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N32
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L5, N1L116);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X1_Y2_N35
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L5, Q1L31);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X1_Y2_N11
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L5, Q1L33);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N29
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L5, Q1L35, GND);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X1_Y2_N23
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L5, N1L149, GND);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y2_N38
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L54, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y2_N44
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L5, N1L120, !N1_clr_reg, N1L119);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X3_Y2_N35
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L60, !N1_clr_reg, N1L58);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X3_Y2_N14
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L61, !N1_clr_reg, N1L58);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X2_Y3_N9
N1L25 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N56
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L5, N1_irsr_reg[6], !N1_clr_reg, GND, N1L122);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N38
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L5, N1L74Q, !N1_clr_reg, GND, N1L122);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N36
N1L140 = AMPP_FUNCTION(!BC1_adapted_tdo, !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_scan_reg, !N1_virtual_ir_tdo_sel_reg[0], !N1L64Q);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y2_N59
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L5, N1L81, !N1_clr_reg, N1L69);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N23
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L5, N1L76, !N1_clr_reg, GND);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N2
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L5, N1L73, !N1_clr_reg, GND);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at MLABCELL_X3_Y2_N57
N1L23 = AMPP_FUNCTION(!N1L74Q, !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X3_Y1_N19
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L5, P1L21, P1L16);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N24
N1L141 = AMPP_FUNCTION(!P1_WORD_SR[0], !N1L64Q, !N1_virtual_ir_scan_reg, !N1L66Q, !N1L23, !N1_irsr_reg[2]);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N54
N1L142 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_scan_reg, !BC1_adapted_tdo, !N1_irsr_reg[6], !VE1_sr[0]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N13
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L5, N1L139, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y1_N35
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L5, N1L31, N1L25);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X2_Y1_N38
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L5, N1L13, N1L9);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y1_N48
N1L143 = AMPP_FUNCTION(!N1_design_hash_reg[0], !N1L64Q, !N1_hub_minor_ver_reg[0]);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X1_Y2_N39
N1L144 = AMPP_FUNCTION(!N1L66Q, !N1_irsr_reg[2]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N3
N1L145 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1L64Q, !N1_irsr_reg[2], !N1_irsr_reg[6], !N1_virtual_ir_scan_reg, !N1L66Q);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N12
N1L146 = AMPP_FUNCTION(!N1L25, !N1L144, !N1L145, !Q1_state[8], !N1_tdo_bypass_reg, !N1L143);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L147 = AMPP_FUNCTION(!N1L142, !N1L146, !N1L140, !N1L25, !N1L141);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X2_Y2_N5
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L5, N1L38, !N1_clr_reg, GND);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N6
N1L117 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !A1L8, !Q1_state[2]);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y2_N12
N1L118 = AMPP_FUNCTION(!N1L117, !A1L6, !A1L8, !N1_irsr_reg[6], !N1L74Q, !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X6_Y2_N8
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L5, N1L21, Q1_state[0], N1L149);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at LABCELL_X1_Y1_N12
N1L119 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !A1L8, !Q1_state[2], !N1_virtual_dr_scan_reg, !Q1_state[15]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X6_Y2_N49
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X6_Y2_N44
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L5, N1L93, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X6_Y2_N1
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X6_Y2_N22
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L5, N1L90, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X6_Y2_N4
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L5, N1L87, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X6_Y2_N17
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L5, N1L103, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X6_Y2_N14
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L5, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X6_Y2_N58
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L5, N1L98, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X6_Y2_N56
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[7], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X6_Y2_N41
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L5, N1L96Q, Q1_state[0], GND, Q1_state[11]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X6_Y2_N39
N1L20 = AMPP_FUNCTION(!N1_jtag_ir_reg[5], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[7]);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X6_Y2_N24
N1L22 = AMPP_FUNCTION(!N1L20, !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[2]);


--N1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at LABCELL_X1_Y2_N51
N1L149 = AMPP_FUNCTION(!A1L8, !Q1_state[14], !Q1_state[12]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X3_Y3_N25
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L5, N1L42, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at LABCELL_X2_Y2_N15
N1L2 = AMPP_FUNCTION(!N1_hub_mode_reg[2], !Q1_state[1]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X2_Y3_N18
Q1L22 = AMPP_FUNCTION(!Q1_state[0], !A1L8, !Q1_tms_cnt[2], !Q1_state[9]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at LABCELL_X1_Y1_N3
Q1L23 = AMPP_FUNCTION(!Q1_state[15], !Q1_state[0], !Q1_state[1], !Q1_state[8]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at LABCELL_X1_Y1_N6
Q1L24 = AMPP_FUNCTION(!Q1_state[15], !Q1_state[1], !A1L8, !Q1_state[8]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at LABCELL_X1_Y1_N45
Q1L25 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at MLABCELL_X3_Y2_N27
Q1L26 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[3], !Q1_state[4]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X2_Y2_N12
Q1L27 = AMPP_FUNCTION(!Q1_state[3], !A1L8, !Q1_state[4]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X4_Y2_N36
Q1L28 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[6]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at MLABCELL_X3_Y2_N9
Q1L29 = AMPP_FUNCTION(!A1L8, !Q1_state[6]);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X1_Y2_N6
Q1L30 = AMPP_FUNCTION(!Q1_state[7], !A1L8, !Q1_state[5]);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N30
N1L116 = AMPP_FUNCTION(!A1L8, !Q1_state[2]);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X1_Y2_N33
Q1L31 = AMPP_FUNCTION(!A1L8, !Q1_state[9]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at MLABCELL_X6_Y2_N30
Q1L32 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[10], !Q1_state[11]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at LABCELL_X1_Y2_N9
Q1L33 = AMPP_FUNCTION(!A1L8, !Q1_state[11], !Q1_state[10]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X4_Y2_N57
Q1L34 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X4_Y2_N27
Q1L35 = AMPP_FUNCTION(!A1L8, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N5
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L5, N1L128, !N1_clr_reg, GND);


--N1L52 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y2_N0
N1L52 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1L74Q, !N1_irsr_reg[2], !N1_shadow_irf_reg[1][0], !N1_irsr_reg[0], !N1_irsr_reg[1]);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at MLABCELL_X3_Y2_N15
N1L131 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[3], !Q1_state[5], !A1L8, !N1_virtual_ir_scan_reg);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y2_N18
N1L53 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_irsr_reg[1], !N1_irf_reg[1][0], !N1L74Q);


--N1L54 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X4_Y2_N33
N1L54 = AMPP_FUNCTION(!N1L53, !N1L131, !N1L64Q, !N1L52, !N1_irsr_reg[6], !N1_irf_reg[1][0]);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y2_N42
N1L120 = AMPP_FUNCTION(!N1L117, !A1L6, !A1L8, !N1_irsr_reg[6], !N1L74Q, !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X3_Y2_N37
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L5, N1L134, !N1_clr_reg, N1L132);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at MLABCELL_X3_Y2_N33
N1L60 = AMPP_FUNCTION(!N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][0], !N1L64Q);


--Q1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at MLABCELL_X3_Y2_N54
Q1L36 = AMPP_FUNCTION(!Q1_state[5], !Q1_state[7]);


--N1L57 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at MLABCELL_X3_Y2_N21
N1L57 = AMPP_FUNCTION(!N1_irsr_reg[2], !N1_irsr_reg[6], !N1_irsr_reg[1], !N1L74Q, !N1L64Q, !N1_hub_mode_reg[1]);


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N30
N1L58 = AMPP_FUNCTION(!N1L57, !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1L36, !A1L8);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X3_Y2_N40
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L5, N1L135, !N1_clr_reg, N1L132);


--N1L61 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at MLABCELL_X3_Y2_N12
N1L61 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N44
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L5, N1L43, !N1_clr_reg, N1L122);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N26
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L5, N1L83, !N1_clr_reg, N1L69);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y2_N27
N1L80 = AMPP_FUNCTION(!VE1_ir_out[0], !N1_irf_reg[1][0], !N1_irsr_reg[4], !N1_hub_mode_reg[0], !N1_irsr_reg[6]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y2_N7
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L5, N1L84, !N1_clr_reg, N1L69);


--N1L68 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y2_N51
N1L68 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_irsr_reg[3], !N1_hub_mode_reg[0], !N1L74Q);


--N1L69 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y2_N9
N1L69 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[3], !Q1_state[4], !N1L68);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y2_N24
N1L122 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5], !A1L8, !N1_virtual_ir_scan_reg);


--N1L81 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y2_N57
N1L81 = AMPP_FUNCTION(!N1_irsr_reg[3], !Q1_state[3]);


--N1L82 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y2_N54
N1L82 = AMPP_FUNCTION(!VE1_ir_out[1], !N1_hub_mode_reg[0], !N1_irsr_reg[4], !N1_irsr_reg[6]);


--N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at LABCELL_X2_Y2_N42
N1L73 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1L74Q, !Q1_state[4], !Q1_state[3], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X3_Y1_N49
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L5, P1L23, P1L16);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at MLABCELL_X3_Y1_N21
P1_clear_signal = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_ir_scan_reg);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X3_Y1_N59
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L5, P1L9, GND, P1L7);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X3_Y1_N16
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L5, P1L10, GND, P1L7);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X3_Y1_N10
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L5, P1L11, GND, P1L7);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X3_Y1_N26
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L5, P1L12, GND, P1L7);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X3_Y1_N32
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L5, P1L13, GND, P1L7);


--P1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at MLABCELL_X3_Y1_N30
P1L20 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[0], !P1_word_counter[2], !P1_word_counter[4]);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at MLABCELL_X3_Y1_N18
P1L21 = AMPP_FUNCTION(!Q1_state[4], !P1L20, !P1_WORD_SR[1], !P1_word_counter[3], !P1_clear_signal);


--P1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at MLABCELL_X3_Y2_N6
P1L16 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[8]);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X2_Y2_N48
N1L139 = AMPP_FUNCTION(!A1L6, !N1_tdo_bypass_reg, !Q1_state[4]);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y1_N38
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L5, N1L32, N1L25);


--N1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y1_N33
N1L31 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[1], !Q1_state[3]);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at LABCELL_X1_Y1_N18
N1L4 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X2_Y1_N32
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L5, N1L111, GND, N1L107);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X2_Y1_N35
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L5, N1L112, GND, N1L107);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X2_Y1_N14
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L5, N1L113, GND, N1L107);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X2_Y1_N56
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L5, N1L114, GND, N1L107);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X2_Y1_N17
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L5, N1L115, GND, N1L107);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at LABCELL_X2_Y1_N33
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X2_Y1_N30
N1L12 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X2_Y1_N40
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L5, N1L15, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X2_Y1_N52
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X2_Y1_N36
N1L13 = AMPP_FUNCTION(!N1L8, !N1L4, !N1_design_hash_reg[1], !H1_sldfabric_ident_writedata[0], !N1L12);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 at LABCELL_X1_Y1_N51
N1L9 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[4], !Q1_state[3]);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at MLABCELL_X3_Y2_N3
N1L38 = AMPP_FUNCTION(!N1L122, !N1L23, !N1_hub_mode_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[1], !N1L64Q);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X6_Y2_N6
N1L21 = AMPP_FUNCTION(!N1L20, !N1_jtag_ir_reg[1], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[3], !N1_jtag_ir_reg[4], !N1_jtag_ir_reg[2]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X2_Y2_N13
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L5, N1L122, GND);


--N1L40 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X1_Y2_N45
N1L40 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[2], !N1L66Q, !N1_irsr_reg[5]);


--N1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at LABCELL_X2_Y3_N6
N1L41 = AMPP_FUNCTION(!N1_hub_mode_reg[2], !N1L40, !N1L64Q, !N1_hub_mode_reg[1], !N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X1_Y2_N20
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L5, Q1L42, GND);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X2_Y3_N3
Q1L41 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y2_N33
N1L125 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y2_N45
N1L126 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1L74Q, !Q1_state[3], !N1_hub_mode_reg[1]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y2_N30
N1L127 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[0], !N1_irf_reg[1][0]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y2_N39
N1L128 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !N1L127, !N1L126, !N1L125, !Q1L30, !N1_shadow_irf_reg[1][0]);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at MLABCELL_X3_Y2_N36
N1L134 = AMPP_FUNCTION(!Q1_state[3], !N1_irf_reg[2][0], !N1L64Q);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N42
N1L132 = AMPP_FUNCTION(!A1L8, !N1_hub_mode_reg[1], !Q1L36, !N1_irsr_reg[6], !Q1_state[3], !N1_virtual_ir_scan_reg);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at MLABCELL_X3_Y2_N39
N1L135 = AMPP_FUNCTION(!N1_irsr_reg[1], !Q1_state[3], !N1_irf_reg[2][1]);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X1_Y2_N42
N1L43 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[2], !N1L66Q, !N1L74Q, !N1L64Q);


--N1L83 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y2_N24
N1L83 = AMPP_FUNCTION(!N1L74Q, !Q1_state[3]);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y2_N6
N1L84 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[4]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X3_Y1_N37
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L5, P1L26, P1L16);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at MLABCELL_X3_Y1_N24
P1L22 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[4]);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at MLABCELL_X3_Y1_N48
P1L23 = AMPP_FUNCTION(!P1_clear_signal, !P1_WORD_SR[2], !Q1_state[4], !P1L22, !P1_word_counter[1], !P1_word_counter[2]);


--P1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at MLABCELL_X3_Y1_N12
P1L9 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[2], !P1_word_counter[3], !P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[0]);


--P1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X1_Y1_N27
P1L7 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[4], !Q1_state[3]);


--P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at MLABCELL_X3_Y1_N6
P1L10 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[2], !P1_word_counter[3], !P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[0]);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at MLABCELL_X3_Y1_N27
P1L11 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[1], !P1_clear_signal);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at MLABCELL_X3_Y1_N54
P1L12 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[2], !P1_clear_signal, !P1_word_counter[3], !P1_word_counter[1], !P1_word_counter[4]);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at MLABCELL_X3_Y1_N33
P1L13 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[2], !P1_word_counter[1], !P1_clear_signal);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y1_N40
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L5, N1L33, N1L25);


--N1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y1_N36
N1L32 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[2], !Q1_state[3]);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X2_Y1_N9
N1L111 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X1_Y1_N21
N1L107 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[8]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X2_Y1_N48
N1L112 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !P1_clear_signal, !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2]);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X2_Y1_N57
N1L113 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0], !P1_clear_signal);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X2_Y1_N0
N1L114 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !P1_clear_signal);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y1_N6
N1L115 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[2]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X2_Y1_N12
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X2_Y1_N46
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L5, N1L17, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X2_Y1_N4
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 at LABCELL_X2_Y1_N39
N1L15 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[1], !N1_design_hash_reg[2], !N1L14);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y1_N56
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[1], GND, N1L46);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at LABCELL_X1_Y1_N24
H1L6 = AMPP_FUNCTION(!Q1_state[8], !N1_virtual_dr_scan_reg, !N1L64Q, !Q1_state[4], !N1L40);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X2_Y3_N24
Q1L42 = AMPP_FUNCTION(!A1L8, !Q1_tms_cnt[0]);


--Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X2_Y3_N42
Q1L43 = AMPP_FUNCTION(!Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at MLABCELL_X3_Y1_N45
P1L24 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[2], !Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X3_Y1_N1
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L5, P1L27, P1L16);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at MLABCELL_X3_Y1_N42
P1L25 = AMPP_FUNCTION(!P1_word_counter[2], !P1_word_counter[1], !P1_word_counter[3], !P1_word_counter[4]);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at MLABCELL_X3_Y1_N36
P1L26 = AMPP_FUNCTION(!P1_WORD_SR[3], !P1L24, !P1L25, !Q1_state[4], !P1_word_counter[0], !P1_clear_signal);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y1_N31
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L5, N1L34, N1L25);


--N1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y1_N39
N1L33 = AMPP_FUNCTION(!N1_hub_minor_ver_reg[3], !Q1_state[3]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X2_Y1_N44
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L5, N1L19, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X2_Y1_N26
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at LABCELL_X2_Y1_N15
N1L16 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4]);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X2_Y1_N45
N1L17 = AMPP_FUNCTION(!N1L8, !N1L4, !H1_sldfabric_ident_writedata[2], !N1L16, !N1_design_hash_reg[3]);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y1_N58
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[2], GND, N1L46);


--N1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X1_Y2_N18
N1L46 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_dr_scan_reg, !N1L66Q, !N1_irsr_reg[2], !N1L23, !N1L64Q);


--N1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y1_N30
N1L34 = AMPP_FUNCTION(!A1L6, !Q1_state[3]);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X2_Y1_N54
N1L18 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X2_Y1_N28
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L5, H1L10, H1L6);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 at LABCELL_X2_Y1_N42
N1L19 = AMPP_FUNCTION(!N1L8, !N1L4, !A1L6, !H1_sldfabric_ident_writedata[3], !N1L18);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y1_N43
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L5, N1_identity_contrib_shift_reg[3], GND, N1L46);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y1_N47
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L5, A1L6, GND, N1L46);


--N1L90 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X6_Y2_N21
N1L90 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X6_Y2_N3
N1L87 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L81 is DRAM_CLK~output at IOOBUF_X38_Y0_N36
A1L81 = OUTPUT_BUFFER.O(.I(GLOBAL(LF1L44)), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CLK is DRAM_CLK at PIN_AH12
DRAM_CLK = OUTPUT();


--A1L79 is DRAM_CKE~output at IOOBUF_X36_Y0_N53
A1L79 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CKE is DRAM_CKE at PIN_AK13
DRAM_CKE = OUTPUT();


--A1L46 is DRAM_ADDR[0]~output at IOOBUF_X40_Y0_N53
A1L46 = OUTPUT_BUFFER.O(.I(X1_m_addr[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_AK14
DRAM_ADDR[0] = OUTPUT();


--A1L48 is DRAM_ADDR[1]~output at IOOBUF_X30_Y0_N19
A1L48 = OUTPUT_BUFFER.O(.I(X1_m_addr[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_AH14
DRAM_ADDR[1] = OUTPUT();


--A1L50 is DRAM_ADDR[2]~output at IOOBUF_X38_Y0_N2
A1L50 = OUTPUT_BUFFER.O(.I(X1_m_addr[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_AG15
DRAM_ADDR[2] = OUTPUT();


--A1L52 is DRAM_ADDR[3]~output at IOOBUF_X24_Y0_N19
A1L52 = OUTPUT_BUFFER.O(.I(X1_m_addr[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_AE14
DRAM_ADDR[3] = OUTPUT();


--A1L54 is DRAM_ADDR[4]~output at IOOBUF_X28_Y0_N2
A1L54 = OUTPUT_BUFFER.O(.I(X1_m_addr[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_AB15
DRAM_ADDR[4] = OUTPUT();


--A1L56 is DRAM_ADDR[5]~output at IOOBUF_X28_Y0_N19
A1L56 = OUTPUT_BUFFER.O(.I(X1_m_addr[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_AC14
DRAM_ADDR[5] = OUTPUT();


--A1L58 is DRAM_ADDR[6]~output at IOOBUF_X24_Y0_N2
A1L58 = OUTPUT_BUFFER.O(.I(X1_m_addr[6]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_AD14
DRAM_ADDR[6] = OUTPUT();


--A1L60 is DRAM_ADDR[7]~output at IOOBUF_X32_Y0_N19
A1L60 = OUTPUT_BUFFER.O(.I(X1_m_addr[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_AF15
DRAM_ADDR[7] = OUTPUT();


--A1L62 is DRAM_ADDR[8]~output at IOOBUF_X38_Y0_N19
A1L62 = OUTPUT_BUFFER.O(.I(X1_m_addr[8]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_AH15
DRAM_ADDR[8] = OUTPUT();


--A1L64 is DRAM_ADDR[9]~output at IOOBUF_X26_Y0_N59
A1L64 = OUTPUT_BUFFER.O(.I(X1_m_addr[9]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_AG13
DRAM_ADDR[9] = OUTPUT();


--A1L66 is DRAM_ADDR[10]~output at IOOBUF_X26_Y0_N42
A1L66 = OUTPUT_BUFFER.O(.I(X1_m_addr[10]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_AG12
DRAM_ADDR[10] = OUTPUT();


--A1L68 is DRAM_ADDR[11]~output at IOOBUF_X30_Y0_N2
A1L68 = OUTPUT_BUFFER.O(.I(X1_m_addr[11]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_AH13
DRAM_ADDR[11] = OUTPUT();


--A1L70 is DRAM_ADDR[12]~output at IOOBUF_X40_Y0_N36
A1L70 = OUTPUT_BUFFER.O(.I(X1_m_addr[12]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_ADDR[12] is DRAM_ADDR[12] at PIN_AJ14
DRAM_ADDR[12] = OUTPUT();


--A1L73 is DRAM_BA[0]~output at IOOBUF_X22_Y0_N19
A1L73 = OUTPUT_BUFFER.O(.I(X1_m_bank[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[0] is DRAM_BA[0] at PIN_AF13
DRAM_BA[0] = OUTPUT();


--A1L75 is DRAM_BA[1]~output at IOOBUF_X38_Y0_N53
A1L75 = OUTPUT_BUFFER.O(.I(X1_m_bank[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_BA[1] is DRAM_BA[1] at PIN_AJ12
DRAM_BA[1] = OUTPUT();


--A1L83 is DRAM_CS_N~output at IOOBUF_X18_Y0_N59
A1L83 = OUTPUT_BUFFER.O(.I(X1_m_cmd[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CS_N is DRAM_CS_N at PIN_AG11
DRAM_CS_N = OUTPUT();


--A1L77 is DRAM_CAS_N~output at IOOBUF_X18_Y0_N42
A1L77 = OUTPUT_BUFFER.O(.I(X1_m_cmd[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_CAS_N is DRAM_CAS_N at PIN_AF11
DRAM_CAS_N = OUTPUT();


--A1L136 is DRAM_RAS_N~output at IOOBUF_X22_Y0_N2
A1L136 = OUTPUT_BUFFER.O(.I(X1_m_cmd[2]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_RAS_N is DRAM_RAS_N at PIN_AE13
DRAM_RAS_N = OUTPUT();


--A1L140 is DRAM_WE_N~output at IOOBUF_X20_Y0_N2
A1L140 = OUTPUT_BUFFER.O(.I(X1_m_cmd[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_WE_N is DRAM_WE_N at PIN_AA13
DRAM_WE_N = OUTPUT();


--A1L138 is DRAM_UDQM~output at IOOBUF_X36_Y0_N36
A1L138 = OUTPUT_BUFFER.O(.I(X1_m_dqm[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_UDQM is DRAM_UDQM at PIN_AK12
DRAM_UDQM = OUTPUT();


--A1L134 is DRAM_LDQM~output at IOOBUF_X20_Y0_N19
A1L134 = OUTPUT_BUFFER.O(.I(X1_m_dqm[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--DRAM_LDQM is DRAM_LDQM at PIN_AB13
DRAM_LDQM = OUTPUT();


--A1L28 is AUD_DACDAT~output at IOOBUF_X16_Y81_N2
A1L28 = OUTPUT_BUFFER.O(.I(JB1_serial_audio_out_data), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_DACDAT is AUD_DACDAT at PIN_J7
AUD_DACDAT = OUTPUT();


--A1L33 is AUD_XCK~output at IOOBUF_X2_Y81_N76
A1L33 = OUTPUT_BUFFER.O(.I(count[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--AUD_XCK is AUD_XCK at PIN_G7
AUD_XCK = OUTPUT();


--A1L142 is FPGA_I2C_SCLK~output at IOOBUF_X12_Y81_N19
A1L142 = OUTPUT_BUFFER.O(.I(XB1L33), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--FPGA_I2C_SCLK is FPGA_I2C_SCLK at PIN_J12
FPGA_I2C_SCLK = OUTPUT();


--A1L327 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L327 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L329 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L329 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L331 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L331 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L333 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L333 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L335 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L335 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L337 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L337 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L339 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L339 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L341 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L341 = OUTPUT_BUFFER.O(.I(VCC), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--GPIO_0[4] is GPIO_0[4] at PIN_AK16
GPIO_0[4] = BIDIR();



--GPIO_0[5] is GPIO_0[5] at PIN_AK18
GPIO_0[5] = BIDIR();



--GPIO_0[6] is GPIO_0[6] at PIN_AK19
GPIO_0[6] = BIDIR();



--GPIO_0[7] is GPIO_0[7] at PIN_AJ19
GPIO_0[7] = BIDIR();



--GPIO_0[8] is GPIO_0[8] at PIN_AJ17
GPIO_0[8] = BIDIR();



--GPIO_0[9] is GPIO_0[9] at PIN_AJ16
GPIO_0[9] = BIDIR();



--GPIO_0[10] is GPIO_0[10] at PIN_AH18
GPIO_0[10] = BIDIR();



--GPIO_0[11] is GPIO_0[11] at PIN_AH17
GPIO_0[11] = BIDIR();



--GPIO_0[12] is GPIO_0[12] at PIN_AG16
GPIO_0[12] = BIDIR();



--GPIO_0[13] is GPIO_0[13] at PIN_AE16
GPIO_0[13] = BIDIR();



--GPIO_0[14] is GPIO_0[14] at PIN_AF16
GPIO_0[14] = BIDIR();



--GPIO_0[15] is GPIO_0[15] at PIN_AG17
GPIO_0[15] = BIDIR();



--GPIO_0[16] is GPIO_0[16] at PIN_AA18
GPIO_0[16] = BIDIR();



--GPIO_0[17] is GPIO_0[17] at PIN_AA19
GPIO_0[17] = BIDIR();



--GPIO_0[18] is GPIO_0[18] at PIN_AE17
GPIO_0[18] = BIDIR();



--GPIO_0[19] is GPIO_0[19] at PIN_AC20
GPIO_0[19] = BIDIR();



--GPIO_0[20] is GPIO_0[20] at PIN_AH19
GPIO_0[20] = BIDIR();



--GPIO_0[21] is GPIO_0[21] at PIN_AJ20
GPIO_0[21] = BIDIR();



--GPIO_0[22] is GPIO_0[22] at PIN_AH20
GPIO_0[22] = BIDIR();



--GPIO_0[23] is GPIO_0[23] at PIN_AK21
GPIO_0[23] = BIDIR();



--GPIO_0[24] is GPIO_0[24] at PIN_AD19
GPIO_0[24] = BIDIR();



--GPIO_0[25] is GPIO_0[25] at PIN_AD20
GPIO_0[25] = BIDIR();



--GPIO_0[26] is GPIO_0[26] at PIN_AE18
GPIO_0[26] = BIDIR();



--GPIO_0[27] is GPIO_0[27] at PIN_AE19
GPIO_0[27] = BIDIR();



--GPIO_0[28] is GPIO_0[28] at PIN_AF20
GPIO_0[28] = BIDIR();



--GPIO_0[29] is GPIO_0[29] at PIN_AF21
GPIO_0[29] = BIDIR();



--GPIO_0[30] is GPIO_0[30] at PIN_AF19
GPIO_0[30] = BIDIR();



--GPIO_0[31] is GPIO_0[31] at PIN_AG21
GPIO_0[31] = BIDIR();



--GPIO_0[32] is GPIO_0[32] at PIN_AF18
GPIO_0[32] = BIDIR();



--GPIO_0[33] is GPIO_0[33] at PIN_AG20
GPIO_0[33] = BIDIR();



--GPIO_0[34] is GPIO_0[34] at PIN_AG18
GPIO_0[34] = BIDIR();



--GPIO_0[35] is GPIO_0[35] at PIN_AJ21
GPIO_0[35] = BIDIR();



--DRAM_DQ[0] is DRAM_DQ[0] at PIN_AK6
DRAM_DQ[0] = BIDIR();


--A1L86 is DRAM_DQ[0]~input at IOIBUF_X24_Y0_N52
A1L86 = INPUT_BUFFER(.I(DRAM_DQ[0]), );


--DRAM_DQ[1] is DRAM_DQ[1] at PIN_AJ7
DRAM_DQ[1] = BIDIR();


--A1L89 is DRAM_DQ[1]~input at IOIBUF_X26_Y0_N92
A1L89 = INPUT_BUFFER(.I(DRAM_DQ[1]), );


--DRAM_DQ[2] is DRAM_DQ[2] at PIN_AK7
DRAM_DQ[2] = BIDIR();


--A1L92 is DRAM_DQ[2]~input at IOIBUF_X28_Y0_N35
A1L92 = INPUT_BUFFER(.I(DRAM_DQ[2]), );


--DRAM_DQ[3] is DRAM_DQ[3] at PIN_AK8
DRAM_DQ[3] = BIDIR();


--A1L95 is DRAM_DQ[3]~input at IOIBUF_X28_Y0_N52
A1L95 = INPUT_BUFFER(.I(DRAM_DQ[3]), );


--DRAM_DQ[4] is DRAM_DQ[4] at PIN_AK9
DRAM_DQ[4] = BIDIR();


--A1L98 is DRAM_DQ[4]~input at IOIBUF_X30_Y0_N52
A1L98 = INPUT_BUFFER(.I(DRAM_DQ[4]), );


--DRAM_DQ[5] is DRAM_DQ[5] at PIN_AG10
DRAM_DQ[5] = BIDIR();


--A1L101 is DRAM_DQ[5]~input at IOIBUF_X18_Y0_N75
A1L101 = INPUT_BUFFER(.I(DRAM_DQ[5]), );


--DRAM_DQ[6] is DRAM_DQ[6] at PIN_AK11
DRAM_DQ[6] = BIDIR();


--A1L104 is DRAM_DQ[6]~input at IOIBUF_X34_Y0_N58
A1L104 = INPUT_BUFFER(.I(DRAM_DQ[6]), );


--DRAM_DQ[7] is DRAM_DQ[7] at PIN_AJ11
DRAM_DQ[7] = BIDIR();


--A1L107 is DRAM_DQ[7]~input at IOIBUF_X34_Y0_N41
A1L107 = INPUT_BUFFER(.I(DRAM_DQ[7]), );


--DRAM_DQ[8] is DRAM_DQ[8] at PIN_AH10
DRAM_DQ[8] = BIDIR();


--A1L110 is DRAM_DQ[8]~input at IOIBUF_X34_Y0_N75
A1L110 = INPUT_BUFFER(.I(DRAM_DQ[8]), );


--DRAM_DQ[9] is DRAM_DQ[9] at PIN_AJ10
DRAM_DQ[9] = BIDIR();


--A1L113 is DRAM_DQ[9]~input at IOIBUF_X34_Y0_N92
A1L113 = INPUT_BUFFER(.I(DRAM_DQ[9]), );


--DRAM_DQ[10] is DRAM_DQ[10] at PIN_AJ9
DRAM_DQ[10] = BIDIR();


--A1L116 is DRAM_DQ[10]~input at IOIBUF_X30_Y0_N35
A1L116 = INPUT_BUFFER(.I(DRAM_DQ[10]), );


--DRAM_DQ[11] is DRAM_DQ[11] at PIN_AH9
DRAM_DQ[11] = BIDIR();


--A1L119 is DRAM_DQ[11]~input at IOIBUF_X18_Y0_N92
A1L119 = INPUT_BUFFER(.I(DRAM_DQ[11]), );


--DRAM_DQ[12] is DRAM_DQ[12] at PIN_AH8
DRAM_DQ[12] = BIDIR();


--A1L122 is DRAM_DQ[12]~input at IOIBUF_X32_Y0_N52
A1L122 = INPUT_BUFFER(.I(DRAM_DQ[12]), );


--DRAM_DQ[13] is DRAM_DQ[13] at PIN_AH7
DRAM_DQ[13] = BIDIR();


--A1L125 is DRAM_DQ[13]~input at IOIBUF_X32_Y0_N35
A1L125 = INPUT_BUFFER(.I(DRAM_DQ[13]), );


--DRAM_DQ[14] is DRAM_DQ[14] at PIN_AJ6
DRAM_DQ[14] = BIDIR();


--A1L128 is DRAM_DQ[14]~input at IOIBUF_X26_Y0_N75
A1L128 = INPUT_BUFFER(.I(DRAM_DQ[14]), );


--DRAM_DQ[15] is DRAM_DQ[15] at PIN_AJ5
DRAM_DQ[15] = BIDIR();


--A1L131 is DRAM_DQ[15]~input at IOIBUF_X24_Y0_N35
A1L131 = INPUT_BUFFER(.I(DRAM_DQ[15]), );


--AUD_ADCLRCK is AUD_ADCLRCK at PIN_K8
AUD_ADCLRCK = BIDIR();


--A1L22 is AUD_ADCLRCK~input at IOIBUF_X8_Y81_N18
A1L22 = INPUT_BUFFER(.I(AUD_ADCLRCK), );


--AUD_BCLK is AUD_BCLK at PIN_H7
AUD_BCLK = BIDIR();


--A1L25 is AUD_BCLK~input at IOIBUF_X16_Y81_N18
A1L25 = INPUT_BUFFER(.I(AUD_BCLK), );


--AUD_DACLRCK is AUD_DACLRCK at PIN_H8
AUD_DACLRCK = BIDIR();


--A1L30 is AUD_DACLRCK~input at IOIBUF_X24_Y81_N1
A1L30 = INPUT_BUFFER(.I(AUD_DACLRCK), );


--FPGA_I2C_SDAT is FPGA_I2C_SDAT at PIN_K12
FPGA_I2C_SDAT = BIDIR();


--A1L144 is FPGA_I2C_SDAT~input at IOIBUF_X12_Y81_N1
A1L144 = INPUT_BUFFER(.I(FPGA_I2C_SDAT), );


--GPIO_0[0] is GPIO_0[0] at PIN_AC18
GPIO_0[0] = BIDIR();



--GPIO_0[1] is GPIO_0[1] at PIN_Y17
GPIO_0[1] = BIDIR();



--GPIO_0[2] is GPIO_0[2] at PIN_AD17
GPIO_0[2] = BIDIR();



--GPIO_0[3] is GPIO_0[3] at PIN_Y18
GPIO_0[3] = BIDIR();



--A1L37 is CLOCK2_50~input at IOIBUF_X56_Y0_N1
A1L37 = INPUT_BUFFER(.I(CLOCK2_50), );


--CLOCK2_50 is CLOCK2_50 at PIN_AA16
CLOCK2_50 = INPUT();


--A1L318 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L318 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L345 is SW[0]~input at IOIBUF_X12_Y0_N18
A1L345 = INPUT_BUFFER(.I(SW[0]), );


--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();


--A1L351 is SW[3]~input at IOIBUF_X4_Y0_N52
A1L351 = INPUT_BUFFER(.I(SW[3]), );


--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();


--A1L353 is SW[4]~input at IOIBUF_X2_Y0_N41
A1L353 = INPUT_BUFFER(.I(SW[4]), );


--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();


--A1L357 is SW[6]~input at IOIBUF_X4_Y0_N35
A1L357 = INPUT_BUFFER(.I(SW[6]), );


--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();


--A1L355 is SW[5]~input at IOIBUF_X16_Y0_N18
A1L355 = INPUT_BUFFER(.I(SW[5]), );


--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();


--A1L359 is SW[7]~input at IOIBUF_X4_Y0_N1
A1L359 = INPUT_BUFFER(.I(SW[7]), );


--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();


--A1L20 is AUD_ADCDAT~input at IOIBUF_X8_Y81_N1
A1L20 = INPUT_BUFFER(.I(AUD_ADCDAT), );


--AUD_ADCDAT is AUD_ADCDAT at PIN_K7
AUD_ADCDAT = INPUT();


--A1L349 is SW[2]~input at IOIBUF_X8_Y0_N35
A1L349 = INPUT_BUFFER(.I(SW[2]), );


--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();


--A1L347 is SW[1]~input at IOIBUF_X16_Y0_N1
A1L347 = INPUT_BUFFER(.I(SW[1]), );


--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();










--LF1L6 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN at FRACTIONALPLL_X89_Y1_N0
LF1L6 = EQUATION NOT SUPPORTED;

--LF1_fboutclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|fboutclk_wire[0] at FRACTIONALPLL_X89_Y1_N0
LF1_fboutclk_wire[0] = EQUATION NOT SUPPORTED;

--LF1_locked_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|locked_wire[0] at FRACTIONALPLL_X89_Y1_N0
LF1_locked_wire[0] = EQUATION NOT SUPPORTED;

--LF1L15 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK at FRACTIONALPLL_X89_Y1_N0
LF1L15 = EQUATION NOT SUPPORTED;

--LF1L7 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 at FRACTIONALPLL_X89_Y1_N0
LF1L7 = EQUATION NOT SUPPORTED;

--LF1L8 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 at FRACTIONALPLL_X89_Y1_N0
LF1L8 = EQUATION NOT SUPPORTED;

--LF1L9 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 at FRACTIONALPLL_X89_Y1_N0
LF1L9 = EQUATION NOT SUPPORTED;

--LF1L10 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 at FRACTIONALPLL_X89_Y1_N0
LF1L10 = EQUATION NOT SUPPORTED;

--LF1L11 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 at FRACTIONALPLL_X89_Y1_N0
LF1L11 = EQUATION NOT SUPPORTED;

--LF1L12 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 at FRACTIONALPLL_X89_Y1_N0
LF1L12 = EQUATION NOT SUPPORTED;

--LF1L13 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 at FRACTIONALPLL_X89_Y1_N0
LF1L13 = EQUATION NOT SUPPORTED;

--LF1L14 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 at FRACTIONALPLL_X89_Y1_N0
LF1L14 = EQUATION NOT SUPPORTED;

--LF1L16 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 at FRACTIONALPLL_X89_Y1_N0
LF1L16 = EQUATION NOT SUPPORTED;

--LF1L17 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 at FRACTIONALPLL_X89_Y1_N0
LF1L17 = EQUATION NOT SUPPORTED;

--LF1L18 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 at FRACTIONALPLL_X89_Y1_N0
LF1L18 = EQUATION NOT SUPPORTED;

--LF1L19 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 at FRACTIONALPLL_X89_Y1_N0
LF1L19 = EQUATION NOT SUPPORTED;

--LF1L20 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 at FRACTIONALPLL_X89_Y1_N0
LF1L20 = EQUATION NOT SUPPORTED;

--LF1L21 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 at FRACTIONALPLL_X89_Y1_N0
LF1L21 = EQUATION NOT SUPPORTED;

--LF1L22 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 at FRACTIONALPLL_X89_Y1_N0
LF1L22 = EQUATION NOT SUPPORTED;

--LF1L23 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 at FRACTIONALPLL_X89_Y1_N0
LF1L23 = EQUATION NOT SUPPORTED;


--LF1L33 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT at PLLREFCLKSELECT_X89_Y7_N0
LF1L33 = EQUATION NOT SUPPORTED;

--LF1L34 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF at PLLREFCLKSELECT_X89_Y7_N0
LF1L34 = EQUATION NOT SUPPORTED;


--LF1L27 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT at PLLRECONFIG_X89_Y5_N0
LF1L27 = EQUATION NOT SUPPORTED;

--LF1L30 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM at PLLRECONFIG_X89_Y5_N0
LF1L30 = EQUATION NOT SUPPORTED;

--LF1L31 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP at PLLRECONFIG_X89_Y5_N0
LF1L31 = EQUATION NOT SUPPORTED;

--LF1L28 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 at PLLRECONFIG_X89_Y5_N0
LF1L28 = EQUATION NOT SUPPORTED;

--LF1L26 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN2 at PLLRECONFIG_X89_Y5_N0
LF1L26 = EQUATION NOT SUPPORTED;


--LF1_outclk_wire[0] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] at PLLOUTPUTCOUNTER_X89_Y2_N1
LF1_outclk_wire[0] = EQUATION NOT SUPPORTED;


--LF1_outclk_wire[1] is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] at PLLOUTPUTCOUNTER_X89_Y0_N1
LF1_outclk_wire[1] = EQUATION NOT SUPPORTED;


--LF1L42 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 at CLKCTRL_G10
LF1L42 = cyclonev_clkena(.INCLK = LF1_outclk_wire[0]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--LF1L44 is nios_system:NiosII|nios_system_sys_sdram_pll_0:sys_sdram_pll_0|nios_system_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 at CLKCTRL_G11
LF1L44 = cyclonev_clkena(.INCLK = LF1_outclk_wire[1]) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--A1L38 is CLOCK2_50~inputCLKENA0 at CLKCTRL_G5
A1L38 = cyclonev_clkena(.INCLK = A1L37) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--X1_m_cmd[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1] at DDIOOUTCELL_X18_Y0_N50
--register power-up is high

X1_m_cmd[1] = DFFEAS(!X1L81, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  ,  );


--X1_m_cmd[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2] at DDIOOUTCELL_X22_Y0_N10
--register power-up is high

X1_m_cmd[2] = DFFEAS(!X1L80, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  ,  );


--X1_m_cmd[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0] at DDIOOUTCELL_X20_Y0_N10
--register power-up is high

X1_m_cmd[0] = DFFEAS(!X1L82, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  ,  );


--X1_m_data[0] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0] at DDIOOUTCELL_X24_Y0_N61
--register power-up is low

X1_m_data[0] = DFFEAS(X1L163, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[1] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1] at DDIOOUTCELL_X26_Y0_N101
--register power-up is low

X1_m_data[1] = DFFEAS(X1L162, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[2] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2] at DDIOOUTCELL_X28_Y0_N44
--register power-up is low

X1_m_data[2] = DFFEAS(X1L161, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[3] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3] at DDIOOUTCELL_X28_Y0_N61
--register power-up is low

X1_m_data[3] = DFFEAS(X1L160, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[4] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4] at DDIOOUTCELL_X30_Y0_N61
--register power-up is low

X1_m_data[4] = DFFEAS(X1L159, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[5] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5] at DDIOOUTCELL_X18_Y0_N84
--register power-up is low

X1_m_data[5] = DFFEAS(X1L158, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[6] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6] at DDIOOUTCELL_X34_Y0_N67
--register power-up is low

X1_m_data[6] = DFFEAS(X1L157, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[7] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7] at DDIOOUTCELL_X34_Y0_N50
--register power-up is low

X1_m_data[7] = DFFEAS(X1L156, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[8] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8] at DDIOOUTCELL_X34_Y0_N84
--register power-up is low

X1_m_data[8] = DFFEAS(X1L155, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[9] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9] at DDIOOUTCELL_X34_Y0_N101
--register power-up is low

X1_m_data[9] = DFFEAS(X1L154, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[10] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10] at DDIOOUTCELL_X30_Y0_N44
--register power-up is low

X1_m_data[10] = DFFEAS(X1L153, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[11] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11] at DDIOOUTCELL_X18_Y0_N101
--register power-up is low

X1_m_data[11] = DFFEAS(X1L152, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[12] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12] at DDIOOUTCELL_X32_Y0_N61
--register power-up is low

X1_m_data[12] = DFFEAS(X1L151, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[13] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13] at DDIOOUTCELL_X32_Y0_N44
--register power-up is low

X1_m_data[13] = DFFEAS(X1L150, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[14] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14] at DDIOOUTCELL_X26_Y0_N84
--register power-up is low

X1_m_data[14] = DFFEAS(X1L149, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_m_data[15] is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15] at DDIOOUTCELL_X24_Y0_N44
--register power-up is low

X1_m_data[15] = DFFEAS(X1L148, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1_oe is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe at DDIOOECELL_X24_Y0_N56
--register power-up is high

X1_oe = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L357Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1 at DDIOOECELL_X26_Y0_N96
--register power-up is high

X1L357Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L358Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2 at DDIOOECELL_X28_Y0_N39
--register power-up is high

X1L358Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L359Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3 at DDIOOECELL_X28_Y0_N56
--register power-up is high

X1L359Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L360Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4 at DDIOOECELL_X30_Y0_N56
--register power-up is high

X1L360Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L361Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5 at DDIOOECELL_X18_Y0_N79
--register power-up is high

X1L361Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L362Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6 at DDIOOECELL_X34_Y0_N62
--register power-up is high

X1L362Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L363Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7 at DDIOOECELL_X34_Y0_N45
--register power-up is high

X1L363Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L364Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8 at DDIOOECELL_X34_Y0_N79
--register power-up is high

X1L364Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L365Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9 at DDIOOECELL_X34_Y0_N96
--register power-up is high

X1L365Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L366Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 at DDIOOECELL_X30_Y0_N39
--register power-up is high

X1L366Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L367Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 at DDIOOECELL_X18_Y0_N96
--register power-up is high

X1L367Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L368Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 at DDIOOECELL_X32_Y0_N56
--register power-up is high

X1L368Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L369Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 at DDIOOECELL_X32_Y0_N39
--register power-up is high

X1L369Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--X1L370Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 at DDIOOECELL_X26_Y0_N79
--register power-up is high

X1L370Q = DFFEAS(!X1L231, GLOBAL(LF1L42),  ,  ,  , VCC, CB1_r_sync_rst,  , !X1_m_state.000010000);


--JB1L135 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|serial_audio_out_data~feeder at MLABCELL_X8_Y8_N36
JB1L135 = ( JB1_data_out_shift_reg[15] );


--YC2L8 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~feeder at LABCELL_X30_Y6_N48
YC2L8 = ( ZD1_W_alu_result[4] );


--YC2L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]~feeder at LABCELL_X27_Y3_N30
YC2L11 = ( ZD1L873Q );


--YC2L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~feeder at LABCELL_X29_Y5_N48
YC2L28 = ( ZD1_W_alu_result[22] );


--YC2L30 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]~feeder at MLABCELL_X25_Y4_N39
YC2L30 = ( ZD1_W_alu_result[23] );


--YC2L4 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]~feeder at LABCELL_X29_Y7_N3
YC2L4 = ( ZD1_W_alu_result[2] );


--YC2L6 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~feeder at LABCELL_X29_Y5_N39
YC2L6 = ( ZD1_W_alu_result[3] );


--UE1L9 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder at MLABCELL_X6_Y4_N33
UE1L9 = ( VE1_sr[1] );


--ZD1L1135 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at LABCELL_X27_Y6_N27
ZD1L1135 = EE2_q_b[0];


--ZD1L1151 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at LABCELL_X24_Y6_N3
ZD1L1151 = EE2_q_b[0];


--BC1L43 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req~feeder at LABCELL_X1_Y6_N0
BC1L43 = AMPP_FUNCTION(!BC1_td_shift[9]);


--UE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X6_Y4_N6
UE1L11 = ( VE1_sr[2] );


--ZD1L1157 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at LABCELL_X24_Y6_N27
ZD1L1157 = EE2_q_b[3];


--ZD1L1141 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X27_Y6_N9
ZD1L1141 = EE2_q_b[3];


--ZD1L567 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X22_Y6_N36
ZD1L567 = ZD1_D_iw[12];


--ZD1L571 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X22_Y6_N45
ZD1L571 = ( ZD1_D_iw[14] );


--ZD1L1143 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X27_Y6_N15
ZD1L1143 = EE2_q_b[4];


--ZD1L1159 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at LABCELL_X24_Y6_N15
ZD1L1159 = EE2_q_b[4];


--ZD1L1147 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at LABCELL_X27_Y6_N33
ZD1L1147 = ( EE2_q_b[6] );


--ZD1L1163 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at LABCELL_X24_Y6_N57
ZD1L1163 = ( EE2_q_b[6] );


--ZD1L1131 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]~feeder at LABCELL_X22_Y6_N51
ZD1L1131 = EE2_q_b[6];


--ZD1L1145 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X27_Y6_N45
ZD1L1145 = EE2_q_b[5];


--ZD1L1161 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at LABCELL_X24_Y6_N39
ZD1L1161 = ( EE2_q_b[5] );


--ZD1L577 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X22_Y6_N48
ZD1L577 = ( ZD1_D_iw[17] );


--ZD1L1165 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at LABCELL_X24_Y6_N24
ZD1L1165 = EE2_q_b[7];


--ZD1L1149 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X27_Y6_N39
ZD1L1149 = EE2_q_b[7];


--ZD1L1139 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X27_Y6_N51
ZD1L1139 = EE2_q_b[2];


--ZD1L1155 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at LABCELL_X24_Y6_N30
ZD1L1155 = ( EE2_q_b[2] );


--YC2L42 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]~feeder at LABCELL_X30_Y6_N15
YC2L42 = ( ZD1_d_writedata[16] );


--QC5L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X19_Y9_N36
QC5L7 = ( CE1_readdata[3] );


--ZD1L1153 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at LABCELL_X24_Y6_N42
ZD1L1153 = ( EE2_q_b[1] );


--ZD1L1137 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X27_Y6_N57
ZD1L1137 = EE2_q_b[1];


--QC5L22 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]~feeder at MLABCELL_X6_Y3_N3
QC5L22 = ( CE1_readdata[15] );


--QC5L36 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]~feeder at MLABCELL_X15_Y8_N24
QC5L36 = ( CE1_readdata[24] );


--YC2L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]~feeder at LABCELL_X29_Y7_N30
YC2L50 = ( ZD1_d_writedata[21] );


--QC5L31 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~feeder at MLABCELL_X21_Y8_N33
QC5L31 = ( CE1_readdata[22] );


--YC2L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6]~feeder at LABCELL_X29_Y5_N0
YC2L52 = ( ZD1_d_writedata[22] );


--QC5L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~feeder at MLABCELL_X15_Y8_N42
QC5L34 = ( CE1_readdata[23] );


--YC2L54 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]~feeder at LABCELL_X30_Y6_N0
YC2L54 = ( ZD1_d_writedata[23] );


--QC5L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]~feeder at LABCELL_X16_Y8_N12
QC5L41 = ( CE1_readdata[27] );


--QC5L45 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]~feeder at MLABCELL_X25_Y8_N0
QC5L45 = ( CE1_readdata[30] );


--YC2L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]~feeder at LABCELL_X30_Y6_N3
YC2L46 = ( ZD1_d_writedata[19] );


--UE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at MLABCELL_X6_Y4_N51
UE1L32 = ( VE1_sr[17] );


--T1L14 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]~feeder at LABCELL_X16_Y10_N48
T1L14 = ( T1_address_reg[0] );


--UE1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at MLABCELL_X6_Y4_N9
UE1L37 = ( VE1_sr[20] );


--BC1L16 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]~feeder at LABCELL_X1_Y3_N21
BC1L16 = AMPP_FUNCTION(!BC1_count[6]);


--UE1L44 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]~feeder at MLABCELL_X6_Y4_N39
UE1L44 = VE1_sr[25];


--T1L20 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4]~feeder at LABCELL_X16_Y10_N54
T1L20 = ( T1L32Q );


--T1L22 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]~feeder at LABCELL_X16_Y10_N57
T1L22 = ( T1_address_reg[5] );


--UE1L34 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at MLABCELL_X6_Y4_N54
UE1L34 = ( VE1_sr[18] );


--HB1L47 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]~feeder at LABCELL_X9_Y11_N48
HB1L47 = PB1_full_dff;


--T1L17 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]~feeder at LABCELL_X16_Y10_N36
T1L17 = ( T1_address_reg[2] );


--BC1L14 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder at LABCELL_X1_Y3_N18
BC1L14 = AMPP_FUNCTION(!BC1_count[5]);


--UE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder at MLABCELL_X6_Y4_N27
UE1L16 = ( VE1_sr[6] );


--UE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at MLABCELL_X8_Y4_N24
UE1L49 = ( VE1_sr[29] );


--UE1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at MLABCELL_X6_Y4_N36
UE1L51 = ( VE1_sr[30] );


--HB1L53 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]~feeder at LABCELL_X9_Y11_N30
HB1L53 = TB2_counter_reg_bit[3];


--HB1L55 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]~feeder at LABCELL_X9_Y11_N51
HB1L55 = ( TB2_counter_reg_bit[4] );


--HB1L19 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[5]~feeder at MLABCELL_X6_Y11_N9
HB1L19 = HB1_data_in_shift_reg[4];


--HB1L22 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[7]~feeder at MLABCELL_X6_Y11_N57
HB1L22 = ( HB1_data_in_shift_reg[6] );


--HB1L57 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]~feeder at LABCELL_X9_Y11_N27
HB1L57 = TB2_counter_reg_bit[5];


--HB1L34 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[14]~feeder at MLABCELL_X6_Y11_N24
HB1L34 = HB1_data_in_shift_reg[13];


--HB1L36 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[15]~feeder at MLABCELL_X6_Y11_N15
HB1L36 = ( HB1_data_in_shift_reg[14] );


--HB1L24 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[8]~feeder at MLABCELL_X6_Y11_N54
HB1L24 = ( HB1_data_in_shift_reg[7] );


--HB1L28 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[10]~feeder at MLABCELL_X6_Y11_N0
HB1L28 = ( HB1_data_in_shift_reg[9] );


--HB1L42 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]~feeder at LABCELL_X9_Y11_N33
HB1L42 = ( TB1_counter_reg_bit[3] );


--HB1L32 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]~feeder at MLABCELL_X6_Y11_N27
HB1L32 = HB1_data_in_shift_reg[12];


--UE1L41 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at MLABCELL_X3_Y5_N3
UE1L41 = ( VE1_sr[23] );


--HB1L16 is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[3]~feeder at MLABCELL_X6_Y11_N6
HB1L16 = ( HB1_data_in_shift_reg[2] );


--BC1L103 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder at LABCELL_X1_Y6_N48
BC1L103 = AMPP_FUNCTION(!BC1_td_shift[8]);


--BC1L11 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder at LABCELL_X1_Y3_N48
BC1L11 = AMPP_FUNCTION(!BC1_count[3]);


--UE1L19 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at LABCELL_X1_Y4_N3
UE1L19 = ( VE1_sr[8] );


--UE1L24 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at MLABCELL_X6_Y4_N45
UE1L24 = ( VE1_sr[11] );


--UE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X6_Y4_N18
UE1L27 = ( VE1_sr[13] );


--UE1L21 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder at LABCELL_X4_Y5_N6
UE1L21 = ( VE1_sr[9] );


--UE1L7 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder at MLABCELL_X6_Y4_N12
UE1L7 = ( VE1_sr[0] );


--XE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at LABCELL_X9_Y6_N39
XE1L2 = ( CB1_r_sync_rst );


--X1L230 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~feeder at MLABCELL_X28_Y2_N6
X1L230 = ( YD1L158 );


--YD1L85 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[18]~feeder at LABCELL_X29_Y6_N9
YD1L85 = ( YC2L85 );


--YD1L29 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_0[18]~feeder at LABCELL_X29_Y6_N27
YD1L29 = ( YC2L85 );


--PC8L55 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]~feeder at LABCELL_X29_Y9_N21
PC8L55 = YC2L85;


--PC8L46 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]~feeder at MLABCELL_X28_Y9_N39
PC8L46 = ( YC2L85 );


--PC8L19 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]~feeder at MLABCELL_X28_Y10_N30
PC8L19 = YC2L85;


--PC8L37 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]~feeder at LABCELL_X30_Y10_N18
PC8L37 = ( YC2L85 );


--PC8L28 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]~feeder at LABCELL_X29_Y10_N57
PC8L28 = ( YC2L85 );


--PC8L10 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]~feeder at LABCELL_X27_Y10_N33
PC8L10 = ( YC2L85 );


--YD1L94 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[26]~feeder at MLABCELL_X25_Y3_N39
YD1L94 = ( YC2L93 );


--XE5L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1~feeder at MLABCELL_X3_Y3_N51
XE5L2 = ( TE1_virtual_state_uir );


--ZD1L565 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X22_Y6_N30
ZD1L565 = ZD1_D_iw[11];


--ZD1L569 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X22_Y6_N42
ZD1L569 = ZD1_D_iw[13];


--ZD1L573 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X22_Y6_N3
ZD1L573 = ZD1_D_iw[15];


--ZD1L575 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X22_Y6_N21
ZD1L575 = ZD1_D_iw[16];


--ZD1L586 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X22_Y6_N27
ZD1L586 = ZD1_D_iw[21];


--ZD1L582 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X22_Y6_N12
ZD1L582 = ZD1_D_iw[19];


--ZD1L579 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X22_Y6_N24
ZD1L579 = ZD1_D_iw[18];


--ZD1L584 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X22_Y6_N57
ZD1L584 = ( ZD1_D_iw[20] );


--V1L69 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~feeder at LABCELL_X12_Y7_N36
V1L69 = ( V1L64 );


--PC8L50 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]~feeder at MLABCELL_X28_Y9_N36
PC8L50 = NC8L14;


--PC8L41 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]~feeder at LABCELL_X30_Y10_N15
PC8L41 = NC8L14;


--PC8L32 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]~feeder at LABCELL_X29_Y10_N0
PC8L32 = ( NC8L14 );


--PC8L23 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]~feeder at MLABCELL_X28_Y10_N51
PC8L23 = ( NC8L14 );


--PC8L14 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]~feeder at LABCELL_X27_Y10_N0
PC8L14 = NC8L14;


--PC8L52 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]~feeder at MLABCELL_X28_Y9_N6
PC8L52 = ( YC2L110 );


--PC8L34 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]~feeder at LABCELL_X29_Y10_N12
PC8L34 = ( YC2L110 );


--PC8L43 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]~feeder at LABCELL_X30_Y10_N36
PC8L43 = ( YC2L110 );


--PC8L25 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]~feeder at MLABCELL_X28_Y10_N24
PC8L25 = ( YC2L110 );


--PC8L16 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]~feeder at LABCELL_X27_Y10_N12
PC8L16 = YC2L110;


--ZD1L440 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X17_Y3_N48
ZD1L440 = ZD1_E_src2[0];


--BC1L53 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder at MLABCELL_X6_Y7_N3
BC1L53 = AMPP_FUNCTION(!BC1_rvalid0);


--HE1L8 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]~feeder at LABCELL_X7_Y4_N12
HE1L8 = ( UE1_jdo[3] );


--CB1L9 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]~feeder at LABCELL_X9_Y2_N48
CB1L9 = ( CB1_altera_reset_synchronizer_int_chain[1] );


--SE1L106 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X8_Y4_N9
SE1L106 = ( UE1_jdo[34] );


--SE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]~feeder at LABCELL_X4_Y5_N24
SE1L75 = UE1_jdo[17];


--QC3L5 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X12_Y10_N48
QC3L5 = ( V1_ien_AE );


--QC3L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X12_Y10_N3
QC3L3 = V1_ien_AF;


--SE1L80 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at LABCELL_X4_Y5_N12
SE1L80 = UE1_jdo[20];


--T1L33 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]~feeder at LABCELL_X17_Y10_N36
T1L33 = ( ZD1_d_writedata[4] );


--T1L60 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[4]~feeder at LABCELL_X17_Y10_N24
T1L60 = ( ZD1_d_writedata[4] );


--V1L79 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~feeder at LABCELL_X10_Y9_N39
V1L79 = ( ZD1_d_writedata[1] );


--BC1L114 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at LABCELL_X1_Y6_N36
BC1L114 = AMPP_FUNCTION(!BC1L112);


--SE1L89 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X4_Y5_N36
SE1L89 = UE1_jdo[25];


--HE1L4 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X4_Y4_N33
HE1L4 = UE1_jdo[1];


--HE1L10 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~feeder at LABCELL_X7_Y4_N9
HE1L10 = ( UE1_jdo[4] );


--HE1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X4_Y4_N21
HE1L45 = ( UE1_jdo[27] );


--SE1L93 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X4_Y5_N48
SE1L93 = UE1_jdo[27];


--SE1L91 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X4_Y5_N39
SE1L91 = ( UE1_jdo[26] );


--HE1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]~feeder at LABCELL_X4_Y4_N45
HE1L47 = ( UE1_jdo[28] );


--SE1L95 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at LABCELL_X4_Y5_N51
SE1L95 = UE1_jdo[28];


--YD1L58 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder at LABCELL_X30_Y4_N6
YD1L58 = ( YC2L69 );


--YD1L60 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder at LABCELL_X30_Y4_N30
YD1L60 = ( YC2L70 );


--YD1L62 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder at LABCELL_X29_Y2_N3
YD1L62 = ( YC2L71 );


--YD1L65 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder at LABCELL_X33_Y4_N51
YD1L65 = ( YC2L73 );


--T1L37 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]~feeder at LABCELL_X17_Y10_N39
T1L37 = ( ZD1_d_writedata[6] );


--T1L63 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[6]~feeder at LABCELL_X17_Y10_N27
T1L63 = ( ZD1_d_writedata[6] );


--YD1L68 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder at LABCELL_X31_Y2_N15
YD1L68 = ( YC2L75 );


--T1L65 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|data_reg[7]~feeder at LABCELL_X17_Y10_N33
T1L65 = ( ZD1_d_writedata[7] );


--T1L39 is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]~feeder at LABCELL_X17_Y10_N21
T1L39 = ( ZD1_d_writedata[7] );


--YD1L70 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[7]~feeder at LABCELL_X31_Y2_N48
YD1L70 = ( YC2L76 );


--YD1L74 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[10]~feeder at LABCELL_X29_Y4_N6
YD1L74 = ( YC2L79 );


--YD1L78 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[13]~feeder at LABCELL_X29_Y4_N42
YD1L78 = ( YC2L82 );


--YD1L81 is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entry_1[15]~feeder at LABCELL_X30_Y4_N9
YD1L81 = ( YC2L84 );


--YC2L56 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]~feeder at LABCELL_X29_Y7_N48
YC2L56 = ( ZD1_d_writedata[24] );


--YC2L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]~feeder at LABCELL_X29_Y7_N45
YC2L62 = ( ZD1_d_writedata[29] );


--YC2L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14]~feeder at LABCELL_X29_Y7_N24
YC2L64 = ( ZD1_d_writedata[30] );


--CE1L79 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X11_Y5_N12
CE1L79 = GE1L12;


--CE1L57 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X10_Y5_N24
CE1L57 = GE1L12;


--CE1L71 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X10_Y5_N42
CE1L71 = GE1L12;


--CE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X10_Y5_N51
CE1L63 = GE1L12;


--CE1L59 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at LABCELL_X10_Y5_N54
CE1L59 = GE1L12;


--CE1L65 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at LABCELL_X10_Y5_N15
CE1L65 = GE1L12;


--CE1L25 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at LABCELL_X12_Y5_N36
CE1L25 = GE1L12;


--CE1L45 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at LABCELL_X12_Y5_N39
CE1L45 = GE1L12;


--CE1L37 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X12_Y5_N48
CE1L37 = GE1L12;


--CE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X12_Y5_N51
CE1L27 = GE1L12;


--CE1L33 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at LABCELL_X12_Y5_N9
CE1L33 = ( GE1L12 );


--CE1L35 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at LABCELL_X12_Y5_N12
CE1L35 = ( GE1L12 );


--CE1L53 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at LABCELL_X12_Y5_N33
CE1L53 = GE1L12;


--CE1L39 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at LABCELL_X12_Y5_N30
CE1L39 = GE1L12;


--CE1L51 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at LABCELL_X12_Y5_N24
CE1L51 = GE1L12;


--CE1L41 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at LABCELL_X12_Y5_N27
CE1L41 = GE1L12;


--CE1L67 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at LABCELL_X12_Y5_N18
CE1L67 = ( GE1L12 );


--CE1L31 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X12_Y5_N57
CE1L31 = GE1L12;


--CE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at LABCELL_X12_Y5_N54
CE1L73 = GE1L12;


--CE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X12_Y5_N0
CE1L61 = ( GE1L12 );


--CE1L49 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at LABCELL_X12_Y5_N45
CE1L49 = ( GE1L12 );


--CE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at LABCELL_X9_Y5_N33
CE1L77 = GE1L12;


--CE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at LABCELL_X9_Y5_N30
CE1L55 = GE1L12;


--CE1L43 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at LABCELL_X9_Y5_N12
CE1L43 = GE1L12;


--CE1L75 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X9_Y5_N15
CE1L75 = GE1L12;


--CE1L47 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at LABCELL_X9_Y5_N9
CE1L47 = GE1L12;


--CE1L69 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at LABCELL_X9_Y5_N48
CE1L69 = GE1L12;


--CE1L29 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X9_Y5_N51
CE1L29 = GE1L12;


--HE1L36 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at LABCELL_X4_Y4_N57
HE1L36 = ( UE1_jdo[19] );


--SE1L77 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]~feeder at LABCELL_X4_Y5_N27
SE1L77 = UE1_jdo[18];


--HE1L6 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]~feeder at LABCELL_X4_Y4_N51
HE1L6 = ( UE1_jdo[2] );


--HE1L12 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]~feeder at LABCELL_X7_Y4_N24
HE1L12 = ( UE1_jdo[5] );


--SE1L56 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X4_Y5_N3
SE1L56 = UE1_jdo[5];


--SE1L99 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X4_Y5_N18
SE1L99 = ( UE1_jdo[30] );


--SE1L101 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X4_Y5_N45
SE1L101 = UE1_jdo[31];


--SE1L104 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X4_Y5_N42
SE1L104 = ( UE1_jdo[33] );


--YC2L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]~feeder at LABCELL_X30_Y6_N9
YC2L66 = ( ZD1_d_writedata[31] );


--CB1L6 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X9_Y2_N27
CB1L6 = ( HF1_altera_reset_synchronizer_int_chain_out );


--SE1L85 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X4_Y5_N30
SE1L85 = UE1_jdo[23];


--BC1L98 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder at LABCELL_X1_Y6_N15
BC1L98 = AMPP_FUNCTION(!BC1_td_shift[5]);


--HE1L14 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X4_Y4_N54
HE1L14 = ( UE1_jdo[6] );


--XE5L5 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]~feeder at MLABCELL_X3_Y3_N48
XE5L5 = ( XE5_din_s1 );


--UE1L55 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at MLABCELL_X6_Y4_N15
UE1L55 = ( VE1_sr[33] );


--HF1L6 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder at LABCELL_X9_Y2_N30
HF1L6 = ( HF1_altera_reset_synchronizer_int_chain[0] );


--HE1L32 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at LABCELL_X4_Y4_N36
HE1L32 = ( UE1_jdo[16] );


--SE1L73 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X4_Y5_N21
SE1L73 = UE1_jdo[16];


--HE1L16 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]~feeder at LABCELL_X7_Y4_N27
HE1L16 = ( UE1_jdo[7] );


--BC1L24 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder at MLABCELL_X6_Y6_N54
BC1L24 = AMPP_FUNCTION(!BC1_jupdate);


--SE1L83 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X4_Y5_N33
SE1L83 = ( UE1_jdo[22] );


--BC1L100 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder at LABCELL_X1_Y6_N12
BC1L100 = AMPP_FUNCTION(!BC1_td_shift[6]);


--SE1L87 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X4_Y5_N57
SE1L87 = ( UE1_jdo[24] );


--HE1L27 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]~feeder at LABCELL_X7_Y4_N54
HE1L27 = ( UE1_jdo[14] );


--HE1L18 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y4_N24
HE1L18 = ( UE1_jdo[8] );


--SE1L68 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at LABCELL_X4_Y5_N54
SE1L68 = UE1_jdo[13];


--SE1L63 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X8_Y4_N0
SE1L63 = ( UE1_jdo[10] );


--HE1L22 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~feeder at LABCELL_X4_Y4_N9
HE1L22 = ( UE1_jdo[10] );


--SE1L61 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at LABCELL_X4_Y5_N0
SE1L61 = UE1_jdo[9];


--HE1L20 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y4_N12
HE1L20 = ( UE1_jdo[9] );


--BC1L27 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X1_Y5_N27
BC1L27 = AMPP_FUNCTION(!BC1L26);


--PC8L66 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder at LABCELL_X29_Y9_N15
PC8L66 = ( PC8L95 );


--PC8L62 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder at LABCELL_X29_Y9_N27
PC8L62 = ( PC8L96 );


--PC8L64 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]~feeder at LABCELL_X29_Y9_N24
PC8L64 = ( PC8L97 );


--PC8L68 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder at LABCELL_X29_Y9_N12
PC8L68 = ( PC8L98 );


--QC3L9 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at LABCELL_X12_Y10_N18
QC3L9 = ( A1L360 );


--QC3L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at LABCELL_X12_Y10_N39
QC3L11 = ( A1L360 );


--QC3L7 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at LABCELL_X12_Y10_N30
QC3L7 = ( A1L360 );


--QC3L17 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X12_Y10_N27
QC3L17 = A1L360;


--QC3L13 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at LABCELL_X12_Y10_N24
QC3L13 = A1L360;


--QC3L15 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at LABCELL_X12_Y10_N9
QC3L15 = ( A1L360 );


--KD8L11 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~feeder at LABCELL_X27_Y8_N24
KD8L11 = A1L360;


--N1L103 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder at MLABCELL_X6_Y2_N15
N1L103 = AMPP_FUNCTION(!A1L6);


--BC1L107 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder at LABCELL_X1_Y6_N30
BC1L107 = AMPP_FUNCTION(!A1L6);


--BC1L95 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder at LABCELL_X1_Y6_N24
BC1L95 = AMPP_FUNCTION(!A1L6);


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder at MLABCELL_X6_Y2_N12
N1L101 = AMPP_FUNCTION(!N1_jtag_ir_reg[9]);


--N1L98 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X6_Y2_N57
N1L98 = AMPP_FUNCTION(!N1L100Q);


--N1L93 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder at MLABCELL_X6_Y2_N42
N1L93 = AMPP_FUNCTION(!N1_jtag_ir_reg[5]);


--Q1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]~feeder at LABCELL_X4_Y2_N51
Q1L8 = AMPP_FUNCTION(!Q1L26);


--Q1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]~feeder at LABCELL_X4_Y2_N18
Q1L11 = AMPP_FUNCTION(!Q1L28);


--Q1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]~feeder at LABCELL_X4_Y2_N0
Q1L17 = AMPP_FUNCTION(!Q1L32);


--N1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at MLABCELL_X3_Y3_N24
N1L42 = AMPP_FUNCTION(!N1L41);


--H1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]~feeder at LABCELL_X2_Y1_N27
H1L10 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[3]);


--BC1L47 is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X16_Y6_N12
BC1L47 = AMPP_FUNCTION();


--VE1L2 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at LABCELL_X2_Y4_N42
VE1L2 = VCC;


--QC4L3 is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X16_Y7_N21
QC4L3 = VCC;


--GE1L11 is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X11_Y5_N0
GE1L11 = VCC;


--HF1L4 is nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X9_Y2_N54
HF1L4 = VCC;


--ZD1L873Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]~DUPLICATE at FF_X28_Y5_N4
--register power-up is low

ZD1L873Q = DFFEAS(ZD1L360, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L894Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]~DUPLICATE at FF_X27_Y4_N1
--register power-up is low

ZD1L894Q = DFFEAS(ZD1L374, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L903Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]~DUPLICATE at FF_X27_Y4_N46
--register power-up is low

ZD1L903Q = DFFEAS(ZD1L379, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L896Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]~DUPLICATE at FF_X27_Y4_N4
--register power-up is low

ZD1L896Q = DFFEAS(ZD1L375, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L892Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]~DUPLICATE at FF_X27_Y4_N22
--register power-up is low

ZD1L892Q = DFFEAS(ZD1L373, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L899Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]~DUPLICATE at FF_X25_Y4_N25
--register power-up is low

ZD1L899Q = DFFEAS(ZD1L377, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L901Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]~DUPLICATE at FF_X25_Y4_N28
--register power-up is low

ZD1L901Q = DFFEAS(ZD1L378, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L881Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]~DUPLICATE at FF_X28_Y5_N46
--register power-up is low

ZD1L881Q = DFFEAS(ZD1L367, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L883Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]~DUPLICATE at FF_X28_Y5_N52
--register power-up is low

ZD1L883Q = DFFEAS(ZD1L368, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L885Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]~DUPLICATE at FF_X28_Y5_N19
--register power-up is low

ZD1L885Q = DFFEAS(ZD1L369, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L889Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]~DUPLICATE at FF_X28_Y5_N13
--register power-up is low

ZD1L889Q = DFFEAS(ZD1L371, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--ZD1L887Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]~DUPLICATE at FF_X28_Y5_N49
--register power-up is low

ZD1L887Q = DFFEAS(ZD1L370, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  , ZD1L386,  );


--AC1L63Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|middle_of_high_level~DUPLICATE at FF_X16_Y11_N46
--register power-up is low

AC1L63Q = DFFEAS(AC1L62, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--ZD1L455Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]~DUPLICATE at FF_X24_Y5_N40
--register power-up is low

ZD1L455Q = DFFEAS(ZD1L497, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[6],  ,  , ZD1_E_new_inst);


--ZD1L474Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X24_Y4_N1
--register power-up is low

ZD1L474Q = DFFEAS(ZD1L511, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[20],  ,  , ZD1_E_new_inst);


--ZD1L477Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X24_Y4_N37
--register power-up is low

ZD1L477Q = DFFEAS(ZD1L513, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[22],  ,  , ZD1_E_new_inst);


--ZD1L479Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]~DUPLICATE at FF_X24_Y4_N22
--register power-up is low

ZD1L479Q = DFFEAS(ZD1L514, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[23],  ,  , ZD1_E_new_inst);


--ZD1L481Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]~DUPLICATE at FF_X24_Y4_N16
--register power-up is low

ZD1L481Q = DFFEAS(ZD1L515, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[24],  ,  , ZD1_E_new_inst);


--ZD1L457Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE at FF_X24_Y5_N16
--register power-up is low

ZD1L457Q = DFFEAS(ZD1L498, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[7],  ,  , ZD1_E_new_inst);


--ZD1L459Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]~DUPLICATE at FF_X24_Y5_N8
--register power-up is low

ZD1L459Q = DFFEAS(ZD1L499, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[8],  ,  , ZD1_E_new_inst);


--ZD1L461Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]~DUPLICATE at FF_X24_Y5_N50
--register power-up is low

ZD1L461Q = DFFEAS(ZD1L500, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[9],  ,  , ZD1_E_new_inst);


--ZD1L463Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]~DUPLICATE at FF_X24_Y5_N53
--register power-up is low

ZD1L463Q = DFFEAS(ZD1L501, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[10],  ,  , ZD1_E_new_inst);


--ZD1L716Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]~DUPLICATE at FF_X17_Y4_N5
--register power-up is low

ZD1L716Q = DFFEAS(ZD1L740, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--AC1L53Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator|clk_counter[7]~DUPLICATE at FF_X16_Y11_N20
--register power-up is low

AC1L53Q = DFFEAS(AC1L42, GLOBAL(LF1L42),  ,  ,  ,  ,  , T1_internal_reset,  );


--XB1L13Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[0]~DUPLICATE at FF_X18_Y11_N47
--register power-up is low

XB1L13Q = DFFEAS(XB1L21, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--VB1L40Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[3]~DUPLICATE at FF_X19_Y11_N52
--register power-up is low

VB1L40Q = DFFEAS(VB1L1, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1L42Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[4]~DUPLICATE at FF_X19_Y11_N49
--register power-up is low

VB1L42Q = DFFEAS(VB1L4, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--VB1L44Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]~DUPLICATE at FF_X19_Y11_N7
--register power-up is low

VB1L44Q = DFFEAS(VB1L5, GLOBAL(LF1L42),  ,  , VB1L39,  ,  , T1_internal_reset,  );


--BC1L7Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE at FF_X1_Y3_N16
--register power-up is low

BC1L7Q = AMPP_FUNCTION(A1L5, BC1_count[0], !N1_clr_reg, !Q1_state[4], GND, BC1L68);


--ZD1L321Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]~DUPLICATE at FF_X18_Y6_N16
--register power-up is low

ZD1L321Q = DFFEAS(ZD1L671, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L316Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]~DUPLICATE at FF_X18_Y6_N37
--register power-up is low

ZD1L316Q = DFFEAS(ZD1L667, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L758,  ,  , ZD1L1178,  );


--ZD1L449Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]~DUPLICATE at FF_X22_Y5_N19
--register power-up is low

ZD1L449Q = DFFEAS(ZD1L492, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[1],  ,  , ZD1_E_new_inst);


--SE1L41Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X8_Y5_N35
--register power-up is low

SE1L41Q = DFFEAS(SE1L7, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[27],  ,  , UE1_take_action_ocimem_a);


--SE1L43Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE at FF_X8_Y5_N37
--register power-up is low

SE1L43Q = DFFEAS(SE1L15, GLOBAL(LF1L42),  ,  , UE1L65, UE1_jdo[28],  ,  , UE1_take_action_ocimem_a);


--ZD1L705Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]~DUPLICATE at FF_X17_Y5_N19
--register power-up is low

ZD1L705Q = DFFEAS(ZD1L732, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1L1097Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]~DUPLICATE at FF_X22_Y8_N26
--register power-up is low

ZD1L1097Q = DFFEAS(HD1L46, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1L1099Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE at FF_X23_Y8_N37
--register power-up is low

ZD1L1099Q = DFFEAS(HD1L47, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1L1095Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]~DUPLICATE at FF_X22_Y8_N7
--register power-up is low

ZD1L1095Q = DFFEAS(HD1L48, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1L994Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X22_Y7_N19
--register power-up is low

ZD1L994Q = DFFEAS(HD1L51, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L988, ZD1_av_ld_byte1_data[7],  ,  , ZD1L1107);


--ZD1L712Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~DUPLICATE at FF_X16_Y5_N1
--register power-up is low

ZD1L712Q = DFFEAS(ZD1L737, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1L702Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~DUPLICATE at FF_X16_Y5_N4
--register power-up is low

ZD1L702Q = DFFEAS(ZD1L730, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_W_valid,  ,  , ZD1_R_ctrl_exception,  );


--ZD1L1134Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~DUPLICATE at FF_X27_Y6_N28
--register power-up is low

ZD1L1134Q = DFFEAS(ZD1L1135, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , EE2_q_b[8],  ,  , ZD1L278);


--ZD1L1104Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]~DUPLICATE at FF_X23_Y8_N55
--register power-up is low

ZD1L1104Q = DFFEAS(HD1L63, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1L1106Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]~DUPLICATE at FF_X22_Y8_N55
--register power-up is low

ZD1L1106Q = DFFEAS(HD1L65, GLOBAL(LF1L42), !CB1_r_sync_rst,  , !ZD1L1107, ZD1L975,  ,  , ZD1_av_ld_aligning_data);


--ZD1L487Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X24_Y4_N25
--register power-up is low

ZD1L487Q = DFFEAS(ZD1L520, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[29],  ,  , ZD1_E_new_inst);


--ZD1L490Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X24_Y4_N58
--register power-up is low

ZD1L490Q = DFFEAS(ZD1L522, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_E_src1[31],  ,  , ZD1_E_new_inst);


--T1L32Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]~DUPLICATE at FF_X17_Y10_N37
--register power-up is low

T1L32Q = DFFEAS(T1L33, GLOBAL(LF1L42),  ,  , T1L30,  ,  , T1_internal_reset,  );


--XB1L46Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]~DUPLICATE at FF_X18_Y10_N43
--register power-up is low

XB1L46Q = DFFEAS(XB1L82, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--T1L36Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]~DUPLICATE at FF_X17_Y10_N40
--register power-up is low

T1L36Q = DFFEAS(T1L37, GLOBAL(LF1L42),  ,  , T1L30,  ,  , T1_internal_reset,  );


--S1L16Q is nios_system:NiosII|nios_system_audio_0:audio_0|done_adc_channel_sync~DUPLICATE at FF_X10_Y11_N37
--register power-up is low

S1L16Q = DFFEAS(S1L15, GLOBAL(LF1L42),  ,  ,  ,  ,  , CB1_r_sync_rst,  );


--XB1L41Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]~DUPLICATE at FF_X18_Y10_N8
--register power-up is low

XB1L41Q = DFFEAS(XB1L88, GLOBAL(LF1L42),  ,  , XB1L122,  ,  , T1_internal_reset,  );


--SE1L67Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE at FF_X4_Y5_N56
--register power-up is low

SE1L67Q = DFFEAS(SE1L68, GLOBAL(LF1L42),  ,  , SE1L52, DF1_q_a[10],  , SE1L98, !UE1_take_action_ocimem_b);


--TB1L33Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]~DUPLICATE at FF_X8_Y11_N5
--register power-up is low

TB1L33Q = DFFEAS(TB1_counter_comb_bita1, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--TB1L35Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE at FF_X8_Y11_N7
--register power-up is low

TB1L35Q = DFFEAS(TB1_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB1L1,  ,  , S1L13,  );


--TB2L34Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]~DUPLICATE at FF_X9_Y11_N8
--register power-up is low

TB2L34Q = DFFEAS(TB2_counter_comb_bita2, GLOBAL(LF1L42),  ,  , TB2L1,  ,  , S1L13,  );


--X1L235Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|f_pop~DUPLICATE at FF_X31_Y3_N25
--register power-up is low

X1L235Q = DFFEAS(X1L131, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L196Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[20]~DUPLICATE at FF_X30_Y3_N38
--register power-up is low

X1L196Q = DFFEAS(YD1L153, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L199Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[22]~DUPLICATE at FF_X30_Y3_N10
--register power-up is low

X1L199Q = DFFEAS(YD1L155, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L201Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[23]~DUPLICATE at FF_X30_Y3_N40
--register power-up is low

X1L201Q = DFFEAS(YD1L156, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L186Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[12]~DUPLICATE at FF_X28_Y4_N19
--register power-up is low

X1L186Q = DFFEAS(YD1L145, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L229Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw~DUPLICATE at FF_X28_Y2_N8
--register power-up is low

X1L229Q = DFFEAS(X1L230, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L191Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_addr[16]~DUPLICATE at FF_X29_Y3_N37
--register power-up is low

X1L191Q = DFFEAS(YD1L149, GLOBAL(LF1L42),  ,  , X1L228,  ,  ,  ,  );


--X1L353Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000~DUPLICATE at FF_X33_Y2_N1
--register power-up is low

X1L353Q = DFFEAS(X1L101, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L344Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.010000000~DUPLICATE at FF_X33_Y2_N4
--register power-up is low

X1L344Q = DFFEAS(X1L119, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1L11Q is nios_system:NiosII|nios_system_audio_0:audio_0|clear_write_fifos~DUPLICATE at FF_X10_Y9_N31
--register power-up is low

S1L11Q = DFFEAS(S1L10, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--ZD1L1120Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE at FF_X18_Y7_N14
--register power-up is low

ZD1L1120Q = DFFEAS(ZD1_d_read_nxt, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1113Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]~DUPLICATE at FF_X28_Y6_N22
--register power-up is low

ZD1L1113Q = DFFEAS(ZD1L435, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L88Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE at FF_X29_Y9_N49
--register power-up is low

PC8L88Q = DFFEAS(PC8L87, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L267Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101~DUPLICATE at FF_X29_Y1_N49
--register power-up is low

X1L267Q = DFFEAS(X1L266, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L263Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.010~DUPLICATE at FF_X29_Y1_N58
--register power-up is low

X1L263Q = DFFEAS(X1L69, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--GB1L3Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges|last_test_clk~DUPLICATE at FF_X7_Y11_N28
--register power-up is low

GB1L3Q = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , GB1_cur_test_clk,  ,  , VCC);


--ZD1L798Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]~DUPLICATE at FF_X23_Y3_N40
--register power-up is low

ZD1L798Q = DFFEAS(ZD1L345, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L545Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]~DUPLICATE at FF_X22_Y4_N56
--register power-up is low

ZD1L545Q = DFFEAS(ZD1L818, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC10L10Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pin_s1_translator|wait_latency_counter[1]~DUPLICATE at FF_X13_Y6_N44
--register power-up is low

QC10L10Q = DFFEAS(QC10L12, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L116Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE~DUPLICATE at FF_X15_Y10_N43
--register power-up is low

T1L116Q = DFFEAS(T1L122, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--QC7L16Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE at FF_X12_Y6_N38
--register power-up is low

QC7L16Q = DFFEAS(QC7L18, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC3L6Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X12_Y6_N31
--register power-up is low

PC3L6Q = DFFEAS(PC3L5, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1181Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE at FF_X19_Y7_N22
--register power-up is low

ZD1L1181Q = DFFEAS(ZD1L1180, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AD2L8Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~DUPLICATE at FF_X16_Y6_N19
--register power-up is low

AD2L8Q = DFFEAS(AD2L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SE1L195Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X11_Y5_N31
--register power-up is low

SE1L195Q = DFFEAS(SE1L194, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--ND2L5Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE at FF_X17_Y6_N8
--register power-up is low

ND2L5Q = DFFEAS(ND2L7, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC6L13Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X16_Y6_N7
--register power-up is low

PC6L13Q = DFFEAS(PC6L11, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PC8L78Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE at FF_X27_Y8_N37
--register power-up is low

PC8L78Q = DFFEAS(PC8L77, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L774Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld~DUPLICATE at FF_X21_Y3_N43
--register power-up is low

ZD1L774Q = DFFEAS(ZD1L273, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L528Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]~DUPLICATE at FF_X21_Y5_N55
--register power-up is low

ZD1L528Q = DFFEAS(ZD1L802, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1L35Q is nios_system:NiosII|nios_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]~DUPLICATE at FF_X15_Y11_N43
--register power-up is low

VB1L35Q = DFFEAS(VB1L45, GLOBAL(LF1L42),  ,  , VB1L39,  ,  ,  ,  );


--ZD1L1117Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]~DUPLICATE at FF_X28_Y6_N4
--register power-up is low

ZD1L1117Q = DFFEAS(ZD1L434, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--X1L250Q is nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]~DUPLICATE at FF_X29_Y1_N7
--register power-up is low

X1L250Q = DFFEAS(X1L73, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L863Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~DUPLICATE at FF_X19_Y3_N43
--register power-up is low

ZD1L863Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , ZD1_D_valid,  ,  , VCC);


--SE1L136Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE at FF_X3_Y5_N31
--register power-up is low

SE1L136Q = DFFEAS(SE1L135, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--PC9L10Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~DUPLICATE at FF_X25_Y8_N7
--register power-up is low

PC9L10Q = DFFEAS(PC9L9, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5L9Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]~DUPLICATE at FF_X19_Y7_N37
--register power-up is low

QC5L9Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[4],  ,  , VCC);


--ZD1L972Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE at FF_X19_Y6_N47
--register power-up is low

ZD1L972Q = DFFEAS(ZD1L971, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1_E_valid_from_R,  ,  ,  ,  );


--QC5L5Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]~DUPLICATE at FF_X23_Y7_N31
--register power-up is low

QC5L5Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[2],  ,  , VCC);


--SE1L54Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE at FF_X7_Y4_N52
--register power-up is low

SE1L54Q = DFFEAS(SE1L109, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--SE1L139Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE at FF_X8_Y5_N58
--register power-up is low

SE1L139Q = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , SE1_jtag_ram_rd,  ,  , VCC);


--QC5L38Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]~DUPLICATE at FF_X15_Y8_N10
--register power-up is low

QC5L38Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[25],  ,  , VCC);


--ZD1L1054Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X23_Y8_N25
--register power-up is low

ZD1L1054Q = DFFEAS(ZD1L1072, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5L30Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]~DUPLICATE at FF_X21_Y8_N34
--register power-up is low

QC5L30Q = DFFEAS(QC5L31, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--QC5L33Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]~DUPLICATE at FF_X15_Y8_N43
--register power-up is low

QC5L33Q = DFFEAS(QC5L34, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1059Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]~DUPLICATE at FF_X23_Y8_N43
--register power-up is low

ZD1L1059Q = DFFEAS(ZD1L1087, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L1004Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]~DUPLICATE at FF_X22_Y7_N7
--register power-up is low

ZD1L1004Q = DFFEAS(ZD1L1047, GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L1005,  ,  ,  ,  );


--QC5L13Q is nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE at FF_X22_Y7_N49
--register power-up is low

QC5L13Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  , CE1_readdata[7],  ,  , VCC);


--ZD1L788Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst~DUPLICATE at FF_X19_Y6_N17
--register power-up is low

ZD1L788Q = DFFEAS(ZD1_D_op_wrctl, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZD1L924Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]~DUPLICATE at FF_X18_Y6_N34
--register power-up is low

ZD1L924Q = DFFEAS( , GLOBAL(LF1L42), !CB1_r_sync_rst,  , ZD1L925, ZD1_E_src1[1],  ,  , VCC);


--GE1L9Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~DUPLICATE at FF_X11_Y5_N22
--register power-up is low

GE1L9Q = DFFEAS(GE1L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  , GE1L15,  ,  ,  ,  );


--CE1L10Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]~DUPLICATE at FF_X13_Y5_N59
--register power-up is low

CE1L10Q = DFFEAS(WC1_src_data[45], GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--JC1L5Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE at FF_X10_Y7_N37
--register power-up is low

JC1L5Q = DFFEAS(JC1L4, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC2L9Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~DUPLICATE at FF_X10_Y7_N43
--register power-up is low

JC2L9Q = DFFEAS(JC2L8, GLOBAL(LF1L42), !CB1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KE1L7Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE at FF_X3_Y5_N46
--register power-up is low

KE1L7Q = DFFEAS(KE1L6, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--BC1L45Q is nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE at FF_X1_Y6_N11
--register power-up is low

BC1L45Q = AMPP_FUNCTION(A1L5, BC1L44, !N1_clr_reg, GND, BC1L113);


--GB2L4Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE at FF_X7_Y11_N46
--register power-up is low

GB2L4Q = DFFEAS( , GLOBAL(LF1L42),  ,  ,  , GB2_cur_test_clk,  ,  , VCC);


--SE1L71Q is nios_system:NiosII|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE at FF_X7_Y4_N4
--register power-up is low

SE1L71Q = DFFEAS(SE1L116, GLOBAL(LF1L42),  ,  , SE1L52,  ,  ,  ,  );


--S1L80Q is nios_system:NiosII|nios_system_audio_0:audio_0|write_interrupt_en~DUPLICATE at FF_X10_Y9_N7
--register power-up is low

S1L80Q = DFFEAS(S1L79, GLOBAL(LF1L42),  ,  , S1L21,  ,  ,  ,  );


--LB1L6Q is nios_system:NiosII|nios_system_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[1]~DUPLICATE at FF_X7_Y11_N50
--register power-up is low

LB1L6Q = DFFEAS(LB1L5, GLOBAL(LF1L42),  ,  ,  ,  ,  ,  ,  );


--N1L64Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE at FF_X2_Y2_N28
--register power-up is low

N1L64Q = AMPP_FUNCTION(A1L5, N1L80, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L69);


--N1L66Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~DUPLICATE at FF_X2_Y2_N55
--register power-up is low

N1L66Q = AMPP_FUNCTION(A1L5, N1L82, N1_irsr_reg[2], !N1_clr_reg, !Q1_state[3], N1L69);


--N1L74Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE at FF_X1_Y2_N1
--register power-up is low

N1L74Q = AMPP_FUNCTION(A1L5, N1L73, !N1_clr_reg, GND);


--N1L100Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE at FF_X6_Y2_N13
--register power-up is low

N1L100Q = AMPP_FUNCTION(A1L5, N1L101, Q1_state[0], Q1_state[11]);


--N1L96Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE at FF_X6_Y2_N55
--register power-up is low

N1L96Q = AMPP_FUNCTION(A1L5, N1_jtag_ir_reg[7], Q1_state[0], GND, Q1_state[11]);


