
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.041967                       # Number of seconds simulated
sim_ticks                                 41967060000                       # Number of ticks simulated
final_tick                               1109936300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111549                       # Simulator instruction rate (inst/s)
host_op_rate                                   175205                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46813703                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215712                       # Number of bytes of host memory used
host_seconds                                   896.47                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     157066184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             10816                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          50107328                       # Number of bytes read from this memory
system.physmem.bytes_read::total             50118144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        10816                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     43714112                       # Number of bytes written to this memory
system.physmem.bytes_written::total          43714112                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                169                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             782927                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                783096                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          683033                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               683033                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               257726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1193968031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1194225757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          257726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             257726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks        1041629125                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total             1041629125                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks        1041629125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              257726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1193968031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2235854882                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.branchPred.lookups                11458841                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11458841                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             98499                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11458698                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10925584                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.347517                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.cpu.numCycles                         83934120                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21797221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103785210                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11458841                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10925584                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33774991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  858224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               25514892                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  21682625                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           81813909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.999096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.008252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 48038954     58.72%     58.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10183170     12.45%     71.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   219060      0.27%     71.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   295234      0.36%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   262715      0.32%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 10250007     12.53%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   304125      0.37%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   163894      0.20%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12096750     14.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             81813909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136522                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.236508                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 27780171                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              19595933                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32762994                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                948002                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 726805                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              163224461                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 726805                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33788891                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9338708                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             15                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27100632                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              10858854                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              162603084                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10528                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 533851                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               9503316                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents            75688                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           225288528                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             370339535                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        349594072                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          20745463                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             219545710                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5742786                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  2                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              2                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  32127887                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             23583613                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11523348                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            492311                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           241152                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  161655635                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 160766638                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            170604                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4589198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3783324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      81813909                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.965028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.917429                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23573829     28.81%     28.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17816624     21.78%     50.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8898078     10.88%     61.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19012811     23.24%     84.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4541600      5.55%     90.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2440690      2.98%     93.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1003711      1.23%     94.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4489219      5.49%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               37347      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        81813909                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7677      0.35%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2176503     99.65%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    15      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                81      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119062160     74.06%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6776516      4.22%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23592617     14.68%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11335264      7.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              160766638                       # Type of FU issued
system.cpu.iq.rate                           1.915391                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184200                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013586                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          384446316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         153635822                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    151156545                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            21255672                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           12609164                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9200442                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              151319913                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                11630844                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           477745                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       908446                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       423273                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        98318                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         34542                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 726805                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2942877                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 74930                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           161655687                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             12685                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              23583613                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11523348                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20300                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   256                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            102                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          98318                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          203                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                98521                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             160587462                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23560105                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            179175                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34895327                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11244168                       # Number of branches executed
system.cpu.iew.exec_stores                   11335222                       # Number of stores executed
system.cpu.iew.exec_rate                     1.913256                       # Inst execution rate
system.cpu.iew.wb_sent                      160394410                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     160356987                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  94422516                       # num instructions producing a value
system.cpu.iew.wb_consumers                 120018230                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.910510                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.786735                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         5420106                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98499                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     81087104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.937006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21525196     26.55%     26.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24859854     30.66%     57.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       953752      1.18%     58.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     18297102     22.56%     80.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5280568      6.51%     87.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8966689     11.06%     98.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        86023      0.11%     98.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7695      0.01%     98.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1110225      1.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     81087104                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              157066184                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33775239                       # Number of memory references committed
system.cpu.commit.loads                      22675165                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                   11092456                       # Number of branches committed
system.cpu.commit.fp_insts                    7503910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 151757722                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1110225                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    242463169                       # The number of ROB reads
system.cpu.rob.rob_writes                   325699416                       # The number of ROB writes
system.cpu.timesIdled                           68831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2120211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     157066184                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.839341                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.839341                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.191411                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.191411                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                298227208                       # number of integer regfile reads
system.cpu.int_regfile_writes               214778989                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   9009547                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8182521                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57457135                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                127.142398                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21682412                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    169                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               128298.295858                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     127.142398                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.124162                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.124162                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21682412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21682412                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21682412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21682412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21682412                       # number of overall hits
system.cpu.icache.overall_hits::total        21682412                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          213                       # number of overall misses
system.cpu.icache.overall_misses::total           213                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7412500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7412500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7412500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7412500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7412500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7412500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21682625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21682625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21682625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21682625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21682625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21682625                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34800.469484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34800.469484                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34800.469484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34800.469484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34800.469484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34800.469484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      5771000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5771000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      5771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5771000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      5771000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5771000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34147.928994                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34147.928994                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34147.928994                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34147.928994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34147.928994                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34147.928994                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 781902                       # number of replacements
system.cpu.dcache.tagsinuse               1023.299316                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33116969                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 782926                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  42.298977                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1068026705000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data    1023.299316                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999316                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22659981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22659981                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10456988                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10456988                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33116969                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33116969                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33116969                       # number of overall hits
system.cpu.dcache.overall_hits::total        33116969                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       290956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        290956                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       643071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       643071                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       934027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         934027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       934027                       # number of overall misses
system.cpu.dcache.overall_misses::total        934027                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9883942500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9883942500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21872756500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21872756500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  31756699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31756699000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  31756699000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31756699000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22950937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22950937                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11100059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11100059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34050996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34050996                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34050996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34050996                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012677                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.057934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057934                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027430                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027430                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33970.574589                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33970.574589                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34012.972907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34012.972907                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33999.765531                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33999.765531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33999.765531                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33999.765531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       315655                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.253126                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       683033                       # number of writebacks
system.cpu.dcache.writebacks::total            683033                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       151100                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       151100                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       151100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       151100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       151100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       151100                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       139856                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       139856                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       643071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       643071                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       782927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       782927                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       782927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       782927                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4620300000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4620300000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19935360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19935360000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24555660000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24555660000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24555660000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24555660000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.057934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.022993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.022993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022993                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33036.122869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33036.122869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31000.247251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31000.247251                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31363.920263                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31363.920263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31363.920263                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31363.920263                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
