Analysis & Synthesis report for Pratica12
Tue Sep 17 18:37:58 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|flopr:pcreg
 11. Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux2:pcmux
 12. Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux2:srcbmux
 13. Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux3:resultmux
 14. Port Connectivity Checks: "riscvsingle:rvsingle|datapath:dp|regfile:rf"
 15. Port Connectivity Checks: "riscvsingle:rvsingle|datapath:dp|adder:pcadd4"
 16. Port Connectivity Checks: "riscvsingle:rvsingle|controller:c"
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 17 18:37:58 2024           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Pratica12                                       ;
; Top-level Entity Name              ; top                                             ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 3,169                                           ;
;     Total combinational functions  ; 2,177                                           ;
;     Dedicated logic registers      ; 1,056                                           ;
; Total registers                    ; 1056                                            ;
; Total pins                         ; 131                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; top                ; Pratica12          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; top.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/top.sv         ;         ;
; riscvsingle.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/riscvsingle.sv ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/regfile.sv     ;         ;
; mux3.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/mux3.sv        ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/mux2.sv        ;         ;
; maindec.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/maindec.sv     ;         ;
; imem.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/imem.sv        ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/flopr.sv       ;         ;
; extend.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/extend.sv      ;         ;
; dmem.sv                          ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/dmem.sv        ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/datapath.sv    ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/controller.sv  ;         ;
; aludec.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/aludec.sv      ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/alu.sv         ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Lab. Ark1/Prática_12/adder.sv       ;         ;
; riscvtest.txt                    ; yes             ; Auto-Found File              ; D:/Lab. Ark1/Prática_12/riscvtest.txt  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 131              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 1056             ;
; Total fan-out            ; 11610            ;
; Average fan-out          ; 3.32             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Library Name ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------+--------------+
; |top                         ; 2177 (0)          ; 1056 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 131  ; 0            ; |top                                                    ; work         ;
;    |imem:imem|               ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|imem:imem                                          ; work         ;
;    |riscvsingle:rvsingle|    ; 2139 (0)          ; 1056 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle                               ; work         ;
;       |controller:c|         ; 13 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|controller:c                  ; work         ;
;          |aludec:ad|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|controller:c|aludec:ad        ; work         ;
;          |maindec:md|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|controller:c|maindec:md       ; work         ;
;       |datapath:dp|          ; 2126 (0)          ; 1056 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp                   ; work         ;
;          |adder:pcadd4|      ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|adder:pcadd4      ; work         ;
;          |adder:pcaddbranch| ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|adder:pcaddbranch ; work         ;
;          |alu:alu|           ; 542 (542)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu           ; work         ;
;          |extend:ext|        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|extend:ext        ; work         ;
;          |flopr:pcreg|       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|flopr:pcreg       ; work         ;
;          |mux2:pcmux|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|mux2:pcmux        ; work         ;
;          |mux2:srcbmux|      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux      ; work         ;
;          |mux3:resultmux|    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|mux3:resultmux    ; work         ;
;          |regfile:rf|        ; 1432 (1432)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|riscvsingle:rvsingle|datapath:dp|regfile:rf        ; work         ;
+------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1056  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1026  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 13:1               ; 8 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux21 ;
; 13:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux12 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux24 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux6  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux28 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux3  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |top|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|flopr:pcreg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:rvsingle|datapath:dp|mux3:resultmux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:rvsingle|datapath:dp|regfile:rf"                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; a1   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a1[5..5]" will be connected to GND. ;
; a2   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a2[5..5]" will be connected to GND. ;
; a3   ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "a3[5..5]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:rvsingle|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:rvsingle|controller:c"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Jump ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 17 18:37:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica12 -c Pratica12
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file riscvsingle.sv
    Info (12023): Found entity 1: riscvsingle
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file aluextrainst.sv
    Info (12023): Found entity 1: aluExtraInst
Info (12021): Found 1 design units, including 1 entities, in source file aludec.sv
    Info (12023): Found entity 1: aludec
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Warning (10236): Verilog HDL Implicit Net warning at top.sv(17): created implicit net for "Pcout"
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(17): object "Pcout" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at top.sv(17): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "PcOut" at top.sv(5) has no driver
Info (12128): Elaborating entity "riscvsingle" for hierarchy "riscvsingle:rvsingle"
Info (12128): Elaborating entity "controller" for hierarchy "riscvsingle:rvsingle|controller:c"
Info (12128): Elaborating entity "maindec" for hierarchy "riscvsingle:rvsingle|controller:c|maindec:md"
Info (12128): Elaborating entity "aludec" for hierarchy "riscvsingle:rvsingle|controller:c|aludec:ad"
Info (12128): Elaborating entity "datapath" for hierarchy "riscvsingle:rvsingle|datapath:dp"
Info (12128): Elaborating entity "flopr" for hierarchy "riscvsingle:rvsingle|datapath:dp|flopr:pcreg"
Info (12128): Elaborating entity "adder" for hierarchy "riscvsingle:rvsingle|datapath:dp|adder:pcadd4"
Info (12128): Elaborating entity "mux2" for hierarchy "riscvsingle:rvsingle|datapath:dp|mux2:pcmux"
Info (12128): Elaborating entity "regfile" for hierarchy "riscvsingle:rvsingle|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "extend" for hierarchy "riscvsingle:rvsingle|datapath:dp|extend:ext"
Info (12128): Elaborating entity "alu" for hierarchy "riscvsingle:rvsingle|datapath:dp|alu:alu"
Warning (10036): Verilog HDL or VHDL warning at alu.sv(9): object "v" assigned a value but never read
Info (12128): Elaborating entity "mux3" for hierarchy "riscvsingle:rvsingle|datapath:dp|mux3:resultmux"
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem"
Warning (10850): Verilog HDL warning at imem.sv(9): number of words (10) in memory file does not match the number of elements in the address range [0:63]
Warning (10030): Net "RAM.data_a" at imem.sv(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at imem.sv(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at imem.sv(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "riscvsingle:rvsingle|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "dmem:dmem|RAM" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Lab. Ark1/Prática_12/db/Pratica12.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MemWrite" is stuck at GND
    Warning (13410): Pin "PcOut[0]" is stuck at GND
    Warning (13410): Pin "PcOut[1]" is stuck at GND
    Warning (13410): Pin "PcOut[2]" is stuck at GND
    Warning (13410): Pin "PcOut[3]" is stuck at GND
    Warning (13410): Pin "PcOut[4]" is stuck at GND
    Warning (13410): Pin "PcOut[5]" is stuck at GND
    Warning (13410): Pin "PcOut[6]" is stuck at GND
    Warning (13410): Pin "PcOut[7]" is stuck at GND
    Warning (13410): Pin "PcOut[8]" is stuck at GND
    Warning (13410): Pin "PcOut[9]" is stuck at GND
    Warning (13410): Pin "PcOut[10]" is stuck at GND
    Warning (13410): Pin "PcOut[11]" is stuck at GND
    Warning (13410): Pin "PcOut[12]" is stuck at GND
    Warning (13410): Pin "PcOut[13]" is stuck at GND
    Warning (13410): Pin "PcOut[14]" is stuck at GND
    Warning (13410): Pin "PcOut[15]" is stuck at GND
    Warning (13410): Pin "PcOut[16]" is stuck at GND
    Warning (13410): Pin "PcOut[17]" is stuck at GND
    Warning (13410): Pin "PcOut[18]" is stuck at GND
    Warning (13410): Pin "PcOut[19]" is stuck at GND
    Warning (13410): Pin "PcOut[20]" is stuck at GND
    Warning (13410): Pin "PcOut[21]" is stuck at GND
    Warning (13410): Pin "PcOut[22]" is stuck at GND
    Warning (13410): Pin "PcOut[23]" is stuck at GND
    Warning (13410): Pin "PcOut[24]" is stuck at GND
    Warning (13410): Pin "PcOut[25]" is stuck at GND
    Warning (13410): Pin "PcOut[26]" is stuck at GND
    Warning (13410): Pin "PcOut[27]" is stuck at GND
    Warning (13410): Pin "PcOut[28]" is stuck at GND
    Warning (13410): Pin "PcOut[29]" is stuck at GND
    Warning (13410): Pin "PcOut[30]" is stuck at GND
    Warning (13410): Pin "PcOut[31]" is stuck at GND
    Warning (13410): Pin "InstrOut[2]" is stuck at GND
    Warning (13410): Pin "InstrOut[3]" is stuck at GND
    Warning (13410): Pin "InstrOut[13]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Lab. Ark1/Prática_12/output_files/Pratica12.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3332 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 3201 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Tue Sep 17 18:37:59 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Lab. Ark1/Prática_12/output_files/Pratica12.map.smsg.


