Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: N3Adapter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "N3Adapter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "N3Adapter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : N3Adapter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" into library work
Parsing entity <N3Adapter>.
Parsing architecture <Behavioral> of entity <n3adapter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <N3Adapter> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEMctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <WBctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <ACctrl> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 248. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 224. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd" Line 155: Net <LCD_CMDS[0][9]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <N3Adapter>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\N3Adapter.vhd".
WARNING:Xst:2935 - Signal 'LCD_CMDS<0>', unconnected in block 'N3Adapter', is tied to its initial value (0000111100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<1>', unconnected in block 'N3Adapter', is tied to its initial value (0000001100).
WARNING:Xst:2935 - Signal 'LCD_CMDS<2>', unconnected in block 'N3Adapter', is tied to its initial value (0000000001).
WARNING:Xst:2935 - Signal 'LCD_CMDS<3>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
WARNING:Xst:2935 - Signal 'LCD_CMDS<20>', unconnected in block 'N3Adapter', is tied to its initial value (0011000000).
WARNING:Xst:2935 - Signal 'LCD_CMDS<37>', unconnected in block 'N3Adapter', is tied to its initial value (0000000010).
    Found 1-bit register for signal <OneUSClk>.
    Found 21-bit register for signal <count>.
    Found 6-bit register for signal <lcd_cmd_ptr>.
    Found 4-bit register for signal <stCur>.
    Found 16-bit register for signal <js>.
    Found 4-bit register for signal <shift>.
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 7-bit register for signal <clkCount>.
    Found finite state machine <FSM_0> for signal <stCur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Clock              | OneUSClk (rising_edge)                         |
    | Reset              | btnr (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | stpoweron_delay                                |
    | Power Up State     | stpoweron_delay                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <clkCount[6]_GND_5_o_add_1_OUT> created at line 292.
    Found 21-bit adder for signal <count[20]_GND_5_o_add_4_OUT> created at line 304.
    Found 6-bit adder for signal <lcd_cmd_ptr[5]_GND_5_o_add_21_OUT> created at line 326.
    Found 16-bit adder for signal <js[15]_GND_5_o_add_106_OUT> created at line 603.
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<21><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<22><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<23><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<24><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<25><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<26><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<27><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<28><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<29><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<30><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<31><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<32><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<33><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<34><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<35><7:0>>
    Found 16x8-bit Read Only RAM for signal <LCD_CMDS<36><7:0>>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_80_OUT>
    Found 16x8-bit Read Only RAM for signal <GND_5_o_GND_5_o_wide_mux_82_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[15]_GND_5_o_wide_mux_112_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[15]_GND_5_o_wide_mux_113_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[11]_GND_5_o_wide_mux_115_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[11]_GND_5_o_wide_mux_116_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[7]_GND_5_o_wide_mux_118_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[3]_GND_5_o_wide_mux_121_OUT>
    Found 4x1-bit Read Only RAM for signal <IOAD[1]_GND_109_o_Mux_148_o>
    Found 16x15-bit Read Only RAM for signal <_n0381>
    Found 16x15-bit Read Only RAM for signal <_n0398>
    Found 32x100-bit Read Only RAM for signal <_n0431>
    Found 8-bit 3-to-1 multiplexer for signal <IOAD[1]_IODB[0]_wide_mux_127_OUT> created at line 659.
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 644
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 644
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<1> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<2> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<3> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<4> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<5> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<6> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal IODB<7> may hinder XST clustering optimizations.
    Summary:
	inferred  28 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <N3Adapter> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <CLKctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <CLKctrl> synthesized.

Synthesizing Unit <IFctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd".
    Found 16-bit register for signal <IR>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found 16-bit adder for signal <PC[15]_GND_9_o_add_0_OUT> created at line 64.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <IFctrl> synthesized.

Synthesizing Unit <EXctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd".
    Found 8-bit register for signal <B>.
    Found 16-bit register for signal <Addr>.
    Found 1-bit register for signal <Cy>.
    Found 8-bit register for signal <ALUOUT>.
    Found 8-bit register for signal <Reg<7>>.
    Found 8-bit register for signal <Reg<6>>.
    Found 8-bit register for signal <Reg<5>>.
    Found 8-bit register for signal <Reg<4>>.
    Found 8-bit register for signal <Reg<3>>.
    Found 8-bit register for signal <Reg<2>>.
    Found 8-bit register for signal <Reg<1>>.
    Found 8-bit register for signal <Reg<0>>.
    Found 8-bit register for signal <A>.
    Found 9-bit adder for signal <n0103> created at line 94.
    Found 9-bit adder for signal <A[7]_GND_10_o_add_15_OUT> created at line 94.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_17_OUT<8:0>> created at line 97.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_18_OUT<8:0>> created at line 97.
    Found 8-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_8_OUT> created at line 74.
    Found 8-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_9_OUT> created at line 75.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <EXctrl> synthesized.

Synthesizing Unit <MEMctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <MEMctrl> synthesized.

Synthesizing Unit <WBctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd".
    Found 16-bit adder for signal <PCnew> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <WBctrl> synthesized.

Synthesizing Unit <ACctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <address<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<15>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<14>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<13>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<12>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<11>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<10>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<9>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<8>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<7>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<6>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<5>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<4>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<3>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<2>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<1>> created at line 77
    Found 1-bit tristate buffer for signal <DBUS<0>> created at line 77
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 84
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 84
WARNING:Xst:737 - Found 1-bit latch for signal <data<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <address<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  56 Latch(s).
	inferred  56 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <ACctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port Read Only RAM                   : 2
 16x7-bit single-port Read Only RAM                    : 6
 16x8-bit single-port Read Only RAM                    : 18
 32x100-bit single-port Read Only RAM                  : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 3
 21-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 39
 1-bit register                                        : 18
 16-bit register                                       : 3
 21-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 12
# Latches                                              : 64
 1-bit latch                                           : 64
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 92
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <N3Adapter>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <clkCount>: 1 register on signal <clkCount>.
The following registers are absorbed into counter <lcd_cmd_ptr>: 1 register on signal <lcd_cmd_ptr>.
INFO:Xst:3231 - The small RAM <Mram_IR[15]_GND_5_o_wide_mux_113_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0381> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_IR[11]_GND_5_o_wide_mux_116_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0398> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0431> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 100-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:11>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<36><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<36>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_LCD_CMDS<35><7:0>> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R0<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<35>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IOAD[1]_GND_109_o_Mux_148_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IOAD>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[15]_GND_5_o_wide_mux_112_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[11]_GND_5_o_wide_mux_115_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[7]_GND_5_o_wide_mux_118_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[3]_GND_5_o_wide_mux_121_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<33><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<33>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<34><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R1<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<34>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<31><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<31>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<32><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R2<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<32>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<29><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<29>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<30><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R3<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<30>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<27><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<27>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<28><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R4<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<28>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<25><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<25>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<26><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R5<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<26>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<23><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<23>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<24><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R6<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<24>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<21><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<21>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LCD_CMDS<22><7:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <R7<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LCD_CMDS<22>>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_80_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_GND_5_o_GND_5_o_wide_mux_82_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("000",IR<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <N3Adapter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 28
 16x15-bit single-port distributed Read Only RAM       : 2
 16x7-bit single-port distributed Read Only RAM        : 6
 16x8-bit single-port distributed Read Only RAM        : 18
 32x100-bit single-port distributed Read Only RAM      : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 4
 16-bit up counter                                     : 1
 21-bit up counter                                     : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 158
 Flip-Flops                                            : 158
# Multiplexers                                         : 130
 1-bit 2-to-1 multiplexer                              : 92
 10-bit 2-to-1 multiplexer                             : 11
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 23
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_3> 
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <N3Adapter> is equivalent to the following FF/Latch, which will be removed : <an_0> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stCur[1:10]> with one-hot encoding.
--------------------------------------
 State                  | Encoding
--------------------------------------
 stfunctionset          | 0000010000
 stdisplayctrlset       | 0000100000
 stdisplayclear         | 0001000000
 stpoweron_delay        | 0000000001
 stfunctionset_delay    | 0000000010
 stdisplayctrlset_delay | 0000000100
 stdisplayclear_delay   | 0000001000
 stinitdne              | 0010000000
 stactwr                | 0100000000
 stchardelay            | 1000000000
--------------------------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PC_0 in unit <IFctrl>
    PC_1 in unit <IFctrl>
    PC_2 in unit <IFctrl>
    PC_3 in unit <IFctrl>
    PC_4 in unit <IFctrl>
    PC_5 in unit <IFctrl>
    PC_7 in unit <IFctrl>
    PC_8 in unit <IFctrl>
    PC_6 in unit <IFctrl>
    PC_9 in unit <IFctrl>
    PC_10 in unit <IFctrl>
    PC_11 in unit <IFctrl>
    PC_12 in unit <IFctrl>
    PC_13 in unit <IFctrl>
    PC_14 in unit <IFctrl>
    PC_15 in unit <IFctrl>

WARNING:Xst:2040 - Unit N3Adapter: 8 multi-source signals are replaced by logic (pull-up yes): IODB<0>, IODB<1>, IODB<2>, IODB<3>, IODB<4>, IODB<5>, IODB<6>, IODB<7>.

Optimizing unit <N3Adapter> ...

Optimizing unit <IFctrl> ...

Optimizing unit <EXctrl> ...

Optimizing unit <MEMctrl> ...

Optimizing unit <WBctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block N3Adapter, actual ratio is 10.
Latch comCPU/comAC/address_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 230
 Flip-Flops                                            : 230

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : N3Adapter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 927
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 49
#      LUT2                        : 28
#      LUT3                        : 137
#      LUT4                        : 99
#      LUT5                        : 131
#      LUT6                        : 291
#      MUXCY                       : 80
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 311
#      FD                          : 60
#      FDC                         : 3
#      FDC_1                       : 16
#      FDE                         : 65
#      FDE_1                       : 25
#      FDP                         : 1
#      FDP_1                       : 16
#      FDR                         : 38
#      FDRE                        : 5
#      FDS                         : 1
#      LD                          : 57
#      LDC                         : 16
#      LDE                         : 8
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 11
#      IOBUF                       : 16
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             296  out of  18224     1%  
 Number of Slice LUTs:                  741  out of   9112     8%  
    Number used as Logic:               741  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    835
   Number with an unused Flip Flop:     539  out of    835    64%  
   Number with an unused LUT:            94  out of    835    11%  
   Number of fully used LUT-FF pairs:   202  out of    835    24%  
   Number of unique control sets:        75

IO Utilization: 
 Number of IOs:                          94
 Number of bonded IOBs:                  94  out of    232    40%  
    IOB Flip Flops/Latches:              15

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)           | Load  |
-------------------------------------------------------------------------------------+---------------------------------+-------+
CLK                                                                                  | BUFGP                           | 45    |
js_15                                                                                | NONE(shift_0)                   | 12    |
btnr                                                                                 | IBUF+BUFG                       | 61    |
OneUSClk                                                                             | NONE(stCur_FSM_FFd10)           | 16    |
comCPU/comAC/nMEM_nMEM_OR_101_o(comCPU/comAC/nMEM_nMEM_OR_101_o1:O)                  | NONE(*)(comCPU/comAC/Rtemp_0)   | 8     |
comCPU/RDIR(comCPU/comIF/RDIR1:O)                                                    | NONE(*)(comCPU/comAC/IR_0)      | 16    |
comCPU/comAC/WR_RD_OR_69_o(comCPU/comAC/WR_RD_OR_69_o1:O)                            | NONE(*)(comCPU/comAC/data_0)    | 16    |
comCPU/comAC/nMEM_RDIR_OR_44_o(comCPU/comAC/nMEM_RDIR_OR_44_o1:O)                    | NONE(*)(comCPU/comAC/address_15)| 17    |
comCPU/comCLK/tmp[2]_dff_1_1                                                         | BUFG                            | 32    |
comCPU/Rupdate(comCPU/comWB/Mmux_Rupdate1:O)                                         | BUFG(*)(comCPU/comEX/Reg_0_7)   | 64    |
comCPU/comCLK/tmp[2]_dff_1_2                                                         | NONE(comCPU/comMEM/Rtemp_7)     | 8     |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o(comCPU/comIF/PCupdate_PCnew[0]_AND_33_o1:O)  | NONE(*)(comCPU/comIF/PC_0_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o(comCPU/comIF/PCupdate_PCnew[1]_AND_31_o1:O)  | NONE(*)(comCPU/comIF/PC_1_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o(comCPU/comIF/PCupdate_PCnew[2]_AND_29_o1:O)  | NONE(*)(comCPU/comIF/PC_2_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o(comCPU/comIF/PCupdate_PCnew[3]_AND_27_o1:O)  | NONE(*)(comCPU/comIF/PC_3_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o(comCPU/comIF/PCupdate_PCnew[4]_AND_25_o1:O)  | NONE(*)(comCPU/comIF/PC_4_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o(comCPU/comIF/PCupdate_PCnew[5]_AND_23_o1:O)  | NONE(*)(comCPU/comIF/PC_5_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o(comCPU/comIF/PCupdate_PCnew[7]_AND_19_o1:O)  | NONE(*)(comCPU/comIF/PC_7_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o(comCPU/comIF/PCupdate_PCnew[8]_AND_17_o1:O)  | NONE(*)(comCPU/comIF/PC_8_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o(comCPU/comIF/PCupdate_PCnew[6]_AND_21_o1:O)  | NONE(*)(comCPU/comIF/PC_6_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o(comCPU/comIF/PCupdate_PCnew[9]_AND_15_o1:O)  | NONE(*)(comCPU/comIF/PC_9_LDC)  | 1     |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o(comCPU/comIF/PCupdate_PCnew[10]_AND_13_o1:O)| NONE(*)(comCPU/comIF/PC_10_LDC) | 1     |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o(comCPU/comIF/PCupdate_PCnew[11]_AND_11_o1:O)| NONE(*)(comCPU/comIF/PC_11_LDC) | 1     |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o(comCPU/comIF/PCupdate_PCnew[12]_AND_9_o1:O)  | NONE(*)(comCPU/comIF/PC_12_LDC) | 1     |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o(comCPU/comIF/PCupdate_PCnew[13]_AND_7_o1:O)  | NONE(*)(comCPU/comIF/PC_13_LDC) | 1     |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o(comCPU/comIF/PCupdate_PCnew[14]_AND_5_o1:O)  | NONE(*)(comCPU/comIF/PC_14_LDC) | 1     |
comCPU/comIF/PCupdate_PCnew[15]_AND_3_o(comCPU/comIF/PCupdate_PCnew[15]_AND_3_o1:O)  | NONE(*)(comCPU/comIF/PC_15_LDC) | 1     |
-------------------------------------------------------------------------------------+---------------------------------+-------+
(*) These 21 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.306ns (Maximum Frequency: 136.879MHz)
   Minimum input arrival time before clock: 6.440ns
   Maximum output required time after clock: 11.237ns
   Maximum combinational path delay: 7.300ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.445ns (frequency: 183.652MHz)
  Total number of paths / destination ports: 1565 / 74
-------------------------------------------------------------------------
Delay:               5.445ns (Levels of Logic = 3)
  Source:            count_12 (FF)
  Destination:       count_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: count_12 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  count_12 (count_12)
     LUT5:I0->O            1   0.203   0.924  delayOK10 (delayOK10)
     LUT5:I0->O            4   0.203   0.788  delayOK13 (delayOK13)
     LUT5:I3->O           27   0.203   1.220  delayOK14 (delayOK)
     FDR:R                     0.430          count_0
    ----------------------------------------
    Total                      5.445ns (1.486ns logic, 3.959ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'js_15'
  Clock period: 5.720ns (frequency: 174.826MHz)
  Total number of paths / destination ports: 248 / 12
-------------------------------------------------------------------------
Delay:               5.720ns (Levels of Logic = 5)
  Source:            shift_1 (FF)
  Destination:       seg_0 (FF)
  Source Clock:      js_15 rising
  Destination Clock: js_15 rising

  Data Path: shift_1 to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.447   1.207  shift_1 (shift_1)
     LUT3:I2->O           14   0.205   0.958  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1131 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT113)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1814 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1813)
     LUT6:I5->O            1   0.205   0.684  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1815 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1814)
     LUT6:I4->O            2   0.203   0.721  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1818 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT181)
     LUT6:I4->O            1   0.203   0.000  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT311 (shift[3]_digit4[7]_wide_mux_108_OUT<0>)
     FD:D                      0.102          seg_0
    ----------------------------------------
    Total                      5.720ns (1.570ns logic, 4.150ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'btnr'
  Clock period: 7.306ns (frequency: 136.879MHz)
  Total number of paths / destination ports: 2444 / 118
-------------------------------------------------------------------------
Delay:               3.653ns (Levels of Logic = 2)
  Source:            comCPU/comCLK/tmp[2]_dff_1_3 (FF)
  Destination:       comCPU/comIF/PC_0_C_0 (FF)
  Source Clock:      btnr rising
  Destination Clock: btnr falling

  Data Path: comCPU/comCLK/tmp[2]_dff_1_3 to comCPU/comIF/PC_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              6   0.447   0.745  comCPU/comCLK/tmp[2]_dff_1_3 (comCPU/comCLK/tmp[2]_dff_1_3)
     LUT6:I5->O           16   0.205   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_34_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_34_o)
     FDC_1:CLR                 0.430          comCPU/comIF/PC_0_C_0
    ----------------------------------------
    Total                      3.653ns (1.287ns logic, 2.366ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OneUSClk'
  Clock period: 5.906ns (frequency: 169.329MHz)
  Total number of paths / destination ports: 358 / 30
-------------------------------------------------------------------------
Delay:               5.906ns (Levels of Logic = 4)
  Source:            stCur_FSM_FFd10 (FF)
  Destination:       lcd_cmd_ptr_0 (FF)
  Source Clock:      OneUSClk rising
  Destination Clock: OneUSClk rising

  Data Path: stCur_FSM_FFd10 to lcd_cmd_ptr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.447   0.745  stCur_FSM_FFd10 (stCur_FSM_FFd10)
     LUT6:I5->O            4   0.205   0.912  delayOK5 (delayOK5)
     LUT5:I2->O           27   0.205   1.221  delayOK14 (delayOK)
     LUT6:I5->O            2   0.205   0.617  Mcount_lcd_cmd_ptr_val11 (Mcount_lcd_cmd_ptr_val1)
     LUT3:I2->O            5   0.205   0.714  Mcount_lcd_cmd_ptr_val2 (Mcount_lcd_cmd_ptr_val)
     FDRE:R                    0.430          lcd_cmd_ptr_0
    ----------------------------------------
    Total                      5.906ns (1.697ns logic, 4.209ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comAC/WR_RD_OR_69_o'
  Clock period: 2.516ns (frequency: 397.440MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.516ns (Levels of Logic = 2)
  Source:            comCPU/comAC/data_0 (LATCH)
  Destination:       comCPU/comAC/data_0 (LATCH)
  Source Clock:      comCPU/comAC/WR_RD_OR_69_o falling
  Destination Clock: comCPU/comAC/WR_RD_OR_69_o falling

  Data Path: comCPU/comAC/data_0 to comCPU/comAC/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.788  comCPU/comAC/data_0 (comCPU/comAC/data_0)
     LUT6:I4->O            4   0.203   0.788  IODB<0>LogicTrst (IODB<0>)
     LUT6:I4->O            1   0.203   0.000  comCPU/comAC/Mmux_data[15]_ALUOUT[0]_MUX_201_o11 (comCPU/comAC/data[15]_ALUOUT[0]_MUX_201_o)
     LD:D                      0.037          comCPU/comAC/data_0
    ----------------------------------------
    Total                      2.516ns (0.941ns logic, 1.575ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[0]_AND_33_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_0_LDC (LATCH)
  Destination:       comCPU/comIF/PC_0_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[0]_AND_33_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[0]_AND_33_o falling

  Data Path: comCPU/comIF/PC_0_LDC to comCPU/comIF/PC_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_0_LDC (comCPU/comIF/PC_0_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<0> (comCPU/comWB/Madd_PCnew_lut<0>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<0> (comCPU/PCnew<0>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_34_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_34_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_0_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[1]_AND_31_o'
  Clock period: 3.799ns (frequency: 263.210MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.799ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_1_LDC (LATCH)
  Destination:       comCPU/comIF/PC_1_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[1]_AND_31_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[1]_AND_31_o falling

  Data Path: comCPU/comIF/PC_1_LDC to comCPU/comIF/PC_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.992  comCPU/comIF/PC_1_LDC (comCPU/comIF/PC_1_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<1> (comCPU/comWB/Madd_PCnew_lut<1>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<1> (comCPU/PCnew<1>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[1]_AND_32_o1 (comCPU/comIF/PCupdate_PCnew[1]_AND_32_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_1_LDC
    ----------------------------------------
    Total                      3.799ns (1.470ns logic, 2.329ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[2]_AND_29_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_2_LDC (LATCH)
  Destination:       comCPU/comIF/PC_2_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[2]_AND_29_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[2]_AND_29_o falling

  Data Path: comCPU/comIF/PC_2_LDC to comCPU/comIF/PC_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_2_LDC (comCPU/comIF/PC_2_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<2> (comCPU/comWB/Madd_PCnew_lut<2>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<2> (comCPU/PCnew<2>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[2]_AND_30_o1 (comCPU/comIF/PCupdate_PCnew[2]_AND_30_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_2_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[3]_AND_27_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_3_LDC (LATCH)
  Destination:       comCPU/comIF/PC_3_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[3]_AND_27_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[3]_AND_27_o falling

  Data Path: comCPU/comIF/PC_3_LDC to comCPU/comIF/PC_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_3_LDC (comCPU/comIF/PC_3_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<3> (comCPU/comWB/Madd_PCnew_lut<3>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<3> (comCPU/PCnew<3>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[3]_AND_28_o1 (comCPU/comIF/PCupdate_PCnew[3]_AND_28_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_3_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[4]_AND_25_o'
  Clock period: 3.799ns (frequency: 263.210MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.799ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_4_LDC (LATCH)
  Destination:       comCPU/comIF/PC_4_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[4]_AND_25_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[4]_AND_25_o falling

  Data Path: comCPU/comIF/PC_4_LDC to comCPU/comIF/PC_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.992  comCPU/comIF/PC_4_LDC (comCPU/comIF/PC_4_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<4> (comCPU/comWB/Madd_PCnew_lut<4>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<4> (comCPU/PCnew<4>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[4]_AND_26_o1 (comCPU/comIF/PCupdate_PCnew[4]_AND_26_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_4_LDC
    ----------------------------------------
    Total                      3.799ns (1.470ns logic, 2.329ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[5]_AND_23_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_5_LDC (LATCH)
  Destination:       comCPU/comIF/PC_5_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[5]_AND_23_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[5]_AND_23_o falling

  Data Path: comCPU/comIF/PC_5_LDC to comCPU/comIF/PC_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_5_LDC (comCPU/comIF/PC_5_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<5> (comCPU/comWB/Madd_PCnew_lut<5>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<5> (comCPU/PCnew<5>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[5]_AND_24_o1 (comCPU/comIF/PCupdate_PCnew[5]_AND_24_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_5_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[7]_AND_19_o'
  Clock period: 3.799ns (frequency: 263.210MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.799ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_7_LDC (LATCH)
  Destination:       comCPU/comIF/PC_7_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[7]_AND_19_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[7]_AND_19_o falling

  Data Path: comCPU/comIF/PC_7_LDC to comCPU/comIF/PC_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.992  comCPU/comIF/PC_7_LDC (comCPU/comIF/PC_7_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<7> (comCPU/comWB/Madd_PCnew_lut<7>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<7> (comCPU/PCnew<7>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[7]_AND_20_o1 (comCPU/comIF/PCupdate_PCnew[7]_AND_20_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_7_LDC
    ----------------------------------------
    Total                      3.799ns (1.470ns logic, 2.329ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[8]_AND_17_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_8_LDC (LATCH)
  Destination:       comCPU/comIF/PC_8_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[8]_AND_17_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[8]_AND_17_o falling

  Data Path: comCPU/comIF/PC_8_LDC to comCPU/comIF/PC_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_8_LDC (comCPU/comIF/PC_8_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<8> (comCPU/comWB/Madd_PCnew_lut<8>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<8> (comCPU/PCnew<8>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[8]_AND_18_o1 (comCPU/comIF/PCupdate_PCnew[8]_AND_18_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_8_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[6]_AND_21_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_6_LDC (LATCH)
  Destination:       comCPU/comIF/PC_6_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[6]_AND_21_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[6]_AND_21_o falling

  Data Path: comCPU/comIF/PC_6_LDC to comCPU/comIF/PC_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_6_LDC (comCPU/comIF/PC_6_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<6> (comCPU/comWB/Madd_PCnew_lut<6>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<6> (comCPU/PCnew<6>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[6]_AND_22_o1 (comCPU/comIF/PCupdate_PCnew[6]_AND_22_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_6_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[9]_AND_15_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_9_LDC (LATCH)
  Destination:       comCPU/comIF/PC_9_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[9]_AND_15_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[9]_AND_15_o falling

  Data Path: comCPU/comIF/PC_9_LDC to comCPU/comIF/PC_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_9_LDC (comCPU/comIF/PC_9_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<9> (comCPU/comWB/Madd_PCnew_lut<9>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<9> (comCPU/PCnew<9>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[9]_AND_16_o1 (comCPU/comIF/PCupdate_PCnew[9]_AND_16_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_9_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[10]_AND_13_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_10_LDC (LATCH)
  Destination:       comCPU/comIF/PC_10_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[10]_AND_13_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[10]_AND_13_o falling

  Data Path: comCPU/comIF/PC_10_LDC to comCPU/comIF/PC_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_10_LDC (comCPU/comIF/PC_10_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<10> (comCPU/comWB/Madd_PCnew_lut<10>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<10> (comCPU/PCnew<10>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[10]_AND_14_o1 (comCPU/comIF/PCupdate_PCnew[10]_AND_14_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_10_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[11]_AND_11_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_11_LDC (LATCH)
  Destination:       comCPU/comIF/PC_11_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[11]_AND_11_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[11]_AND_11_o falling

  Data Path: comCPU/comIF/PC_11_LDC to comCPU/comIF/PC_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_11_LDC (comCPU/comIF/PC_11_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<11> (comCPU/comWB/Madd_PCnew_lut<11>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<11> (comCPU/PCnew<11>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[11]_AND_12_o1 (comCPU/comIF/PCupdate_PCnew[11]_AND_12_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_11_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[12]_AND_9_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_12_LDC (LATCH)
  Destination:       comCPU/comIF/PC_12_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[12]_AND_9_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[12]_AND_9_o falling

  Data Path: comCPU/comIF/PC_12_LDC to comCPU/comIF/PC_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_12_LDC (comCPU/comIF/PC_12_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<12> (comCPU/comWB/Madd_PCnew_lut<12>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<12> (comCPU/PCnew<12>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[12]_AND_10_o1 (comCPU/comIF/PCupdate_PCnew[12]_AND_10_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_12_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[13]_AND_7_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_13_LDC (LATCH)
  Destination:       comCPU/comIF/PC_13_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[13]_AND_7_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[13]_AND_7_o falling

  Data Path: comCPU/comIF/PC_13_LDC to comCPU/comIF/PC_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_13_LDC (comCPU/comIF/PC_13_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<13> (comCPU/comWB/Madd_PCnew_lut<13>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<13> (comCPU/PCnew<13>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[13]_AND_8_o1 (comCPU/comIF/PCupdate_PCnew[13]_AND_8_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_13_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[14]_AND_5_o'
  Clock period: 3.738ns (frequency: 267.519MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_14_LDC (LATCH)
  Destination:       comCPU/comIF/PC_14_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[14]_AND_5_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[14]_AND_5_o falling

  Data Path: comCPU/comIF/PC_14_LDC to comCPU/comIF/PC_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.931  comCPU/comIF/PC_14_LDC (comCPU/comIF/PC_14_LDC)
     LUT4:I0->O            1   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<14> (comCPU/comWB/Madd_PCnew_lut<14>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<14> (comCPU/PCnew<14>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[14]_AND_6_o1 (comCPU/comIF/PCupdate_PCnew[14]_AND_6_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_14_LDC
    ----------------------------------------
    Total                      3.738ns (1.470ns logic, 2.268ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'comCPU/comIF/PCupdate_PCnew[15]_AND_3_o'
  Clock period: 3.770ns (frequency: 265.287MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.770ns (Levels of Logic = 3)
  Source:            comCPU/comIF/PC_15_LDC (LATCH)
  Destination:       comCPU/comIF/PC_15_LDC (LATCH)
  Source Clock:      comCPU/comIF/PCupdate_PCnew[15]_AND_3_o falling
  Destination Clock: comCPU/comIF/PCupdate_PCnew[15]_AND_3_o falling

  Data Path: comCPU/comIF/PC_15_LDC to comCPU/comIF/PC_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.962  comCPU/comIF/PC_15_LDC (comCPU/comIF/PC_15_LDC)
     LUT4:I0->O            0   0.203   0.000  comCPU/comWB/Madd_PCnew_lut<15> (comCPU/comWB/Madd_PCnew_lut<15>)
     XORCY:LI->O           2   0.136   0.721  comCPU/comWB/Madd_PCnew_xor<15> (comCPU/PCnew<15>)
     LUT3:I1->O            2   0.203   0.616  comCPU/comIF/PCupdate_PCnew[15]_AND_4_o1 (comCPU/comIF/PCupdate_PCnew[15]_AND_4_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_15_LDC
    ----------------------------------------
    Total                      3.770ns (1.470ns logic, 2.299ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'js_15'
  Total number of paths / destination ports: 73 / 7
-------------------------------------------------------------------------
Offset:              6.440ns (Levels of Logic = 6)
  Source:            btnu (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: js_15 rising

  Data Path: btnu to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.154  btnu_IBUF (btnu_IBUF)
     LUT3:I1->O           14   0.203   0.958  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1131 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT113)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1814 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1813)
     LUT6:I5->O            1   0.205   0.684  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1815 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1814)
     LUT6:I4->O            2   0.203   0.721  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT1818 (Mmux_shift[3]_digit4[7]_wide_mux_108_OUT181)
     LUT6:I4->O            1   0.203   0.000  Mmux_shift[3]_digit4[7]_wide_mux_108_OUT311 (shift[3]_digit4[7]_wide_mux_108_OUT<0>)
     FD:D                      0.102          seg_0
    ----------------------------------------
    Total                      6.440ns (2.343ns logic, 4.097ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'btnr'
  Total number of paths / destination ports: 100 / 68
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_0_C_0 (FF)
  Destination Clock: btnr falling

  Data Path: btnr to comCPU/comIF/PC_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_34_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_34_o)
     FDC_1:CLR                 0.430          comCPU/comIF/PC_0_C_0
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OneUSClk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.535ns (Levels of Logic = 2)
  Source:            btnr (PAD)
  Destination:       stCur_FSM_FFd6 (FF)
  Destination Clock: OneUSClk rising

  Data Path: btnr to stCur_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.028  btnr_IBUF (btnr_IBUF)
     LUT6:I5->O            3   0.205   0.650  delayOK_01 (delayOK_0)
     FDR:R                     0.430          stCur_FSM_FFd6
    ----------------------------------------
    Total                      3.535ns (1.857ns logic, 1.678ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comAC/WR_RD_OR_69_o'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              4.187ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       comCPU/comAC/data_0 (LATCH)
  Destination Clock: comCPU/comAC/WR_RD_OR_69_o falling

  Data Path: sw<0> to comCPU/comAC/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  sw_0_IBUF (sw_0_IBUF)
     LUT3:I1->O            1   0.203   0.808  IODB<0>LogicTrst_SW0 (N14)
     LUT6:I3->O            4   0.205   0.788  IODB<0>LogicTrst (IODB<0>)
     LUT6:I4->O            1   0.203   0.000  comCPU/comAC/Mmux_data[15]_ALUOUT[0]_MUX_201_o11 (comCPU/comAC/data[15]_ALUOUT[0]_MUX_201_o)
     LD:D                      0.037          comCPU/comAC/data_0
    ----------------------------------------
    Total                      4.187ns (1.870ns logic, 2.317ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[0]_AND_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_0_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[0]_AND_33_o falling

  Data Path: btnr to comCPU/comIF/PC_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[0]_AND_34_o1 (comCPU/comIF/PCupdate_PCnew[0]_AND_34_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_0_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[1]_AND_31_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_1_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[1]_AND_31_o falling

  Data Path: btnr to comCPU/comIF/PC_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[1]_AND_32_o1 (comCPU/comIF/PCupdate_PCnew[1]_AND_32_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_1_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[2]_AND_29_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_2_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[2]_AND_29_o falling

  Data Path: btnr to comCPU/comIF/PC_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[2]_AND_30_o1 (comCPU/comIF/PCupdate_PCnew[2]_AND_30_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_2_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[3]_AND_27_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_3_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[3]_AND_27_o falling

  Data Path: btnr to comCPU/comIF/PC_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[3]_AND_28_o1 (comCPU/comIF/PCupdate_PCnew[3]_AND_28_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_3_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[4]_AND_25_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_4_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[4]_AND_25_o falling

  Data Path: btnr to comCPU/comIF/PC_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[4]_AND_26_o1 (comCPU/comIF/PCupdate_PCnew[4]_AND_26_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_4_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[5]_AND_23_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_5_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[5]_AND_23_o falling

  Data Path: btnr to comCPU/comIF/PC_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[5]_AND_24_o1 (comCPU/comIF/PCupdate_PCnew[5]_AND_24_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_5_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[7]_AND_19_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_7_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[7]_AND_19_o falling

  Data Path: btnr to comCPU/comIF/PC_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[7]_AND_20_o1 (comCPU/comIF/PCupdate_PCnew[7]_AND_20_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_7_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[8]_AND_17_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_8_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[8]_AND_17_o falling

  Data Path: btnr to comCPU/comIF/PC_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[8]_AND_18_o1 (comCPU/comIF/PCupdate_PCnew[8]_AND_18_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_8_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[6]_AND_21_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_6_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[6]_AND_21_o falling

  Data Path: btnr to comCPU/comIF/PC_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13 (comCPU/PCupdate)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[6]_AND_22_o1 (comCPU/comIF/PCupdate_PCnew[6]_AND_22_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_6_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[9]_AND_15_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_9_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[9]_AND_15_o falling

  Data Path: btnr to comCPU/comIF/PC_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[9]_AND_16_o1 (comCPU/comIF/PCupdate_PCnew[9]_AND_16_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_9_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[10]_AND_13_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_10_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[10]_AND_13_o falling

  Data Path: btnr to comCPU/comIF/PC_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[10]_AND_14_o1 (comCPU/comIF/PCupdate_PCnew[10]_AND_14_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_10_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[11]_AND_11_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_11_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[11]_AND_11_o falling

  Data Path: btnr to comCPU/comIF/PC_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[11]_AND_12_o1 (comCPU/comIF/PCupdate_PCnew[11]_AND_12_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_11_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[12]_AND_9_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_12_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[12]_AND_9_o falling

  Data Path: btnr to comCPU/comIF/PC_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[12]_AND_10_o1 (comCPU/comIF/PCupdate_PCnew[12]_AND_10_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_12_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[13]_AND_7_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_13_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[13]_AND_7_o falling

  Data Path: btnr to comCPU/comIF/PC_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[13]_AND_8_o1 (comCPU/comIF/PCupdate_PCnew[13]_AND_8_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_13_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[14]_AND_5_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_14_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[14]_AND_5_o falling

  Data Path: btnr to comCPU/comIF/PC_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[14]_AND_6_o1 (comCPU/comIF/PCupdate_PCnew[14]_AND_6_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_14_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comCPU/comIF/PCupdate_PCnew[15]_AND_3_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.011ns (Levels of Logic = 4)
  Source:            btnr (PAD)
  Destination:       comCPU/comIF/PC_15_LDC (LATCH)
  Destination Clock: comCPU/comIF/PCupdate_PCnew[15]_AND_3_o falling

  Data Path: btnr to comCPU/comIF/PC_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.372  btnr_IBUF (btnr_IBUF)
     LUT5:I0->O            3   0.203   0.755  comCPU/comWB/Mmux_PCupdate12 (comCPU/comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.005  comCPU/comWB/Mmux_PCupdate13_1 (comCPU/comWB/Mmux_PCupdate13)
     LUT3:I2->O            2   0.205   0.616  comCPU/comIF/PCupdate_PCnew[15]_AND_4_o1 (comCPU/comIF/PCupdate_PCnew[15]_AND_4_o)
     LDC:CLR                   0.430          comCPU/comIF/PC_15_LDC
    ----------------------------------------
    Total                      6.011ns (2.263ns logic, 3.748ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnr'
  Total number of paths / destination ports: 1203 / 36
-------------------------------------------------------------------------
Offset:              10.698ns (Levels of Logic = 6)
  Source:            comCPU/comIF/IR_13 (FF)
  Destination:       JA<5> (PAD)
  Source Clock:      btnr falling

  Data Path: comCPU/comIF/IR_13 to JA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           84   0.447   2.000  comCPU/comIF/IR_13 (comCPU/comIF/IR_13)
     LUT5:I2->O            8   0.205   1.050  _n0465<15>1 (_n0465)
     LUT4:I0->O            6   0.203   1.109  n0185<1>81 (n0185<1>8)
     LUT6:I0->O            2   0.203   0.981  n0185<4>510 (n0185<4>5)
     LUT6:I0->O            1   0.203   0.944  n0185<5>10_SW0 (N66)
     LUT6:I0->O            1   0.203   0.579  n0185<5>10 (JA_5_OBUF)
     OBUF:I->O                 2.571          JA_5_OBUF (JA<5>)
    ----------------------------------------
    Total                     10.698ns (4.035ns logic, 6.663ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/nMEM_RDIR_OR_44_o'
  Total number of paths / destination ports: 65 / 25
-------------------------------------------------------------------------
Offset:              7.291ns (Levels of Logic = 4)
  Source:            comCPU/comAC/address_0 (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/nMEM_RDIR_OR_44_o falling

  Data Path: comCPU/comAC/address_0 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              26   0.498   1.435  comCPU/comAC/address_0 (comCPU/comAC/address_0)
     LUT3:I0->O            1   0.205   0.808  IODB<0>LogicTrst_SW0 (N14)
     LUT6:I3->O            4   0.205   0.788  IODB<0>LogicTrst (IODB<0>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led11 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      7.291ns (3.682ns logic, 3.609ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/comAC/WR_RD_OR_69_o'
  Total number of paths / destination ports: 32 / 24
-------------------------------------------------------------------------
Offset:              5.629ns (Levels of Logic = 3)
  Source:            comCPU/comAC/data_7 (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      comCPU/comAC/WR_RD_OR_69_o falling

  Data Path: comCPU/comAC/data_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   0.788  comCPU/comAC/data_7 (comCPU/comAC/data_7)
     LUT6:I4->O            4   0.203   0.788  IODB<7>LogicTrst (IODB<7>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      5.629ns (3.475ns logic, 2.154ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'js_15'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            shift_2 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      js_15 rising

  Data Path: shift_2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.234  shift_2 (shift_2)
     OBUF:I->O                 2.571          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      4.252ns (3.018ns logic, 1.234ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OneUSClk'
  Total number of paths / destination ports: 1381 / 10
-------------------------------------------------------------------------
Offset:              11.237ns (Levels of Logic = 7)
  Source:            lcd_cmd_ptr_0 (FF)
  Destination:       JA<5> (PAD)
  Source Clock:      OneUSClk rising

  Data Path: lcd_cmd_ptr_0 to JA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            49   0.447   1.878  lcd_cmd_ptr_0 (lcd_cmd_ptr_0)
     LUT6:I1->O            6   0.203   0.992  _n0849<5>1 (_n0849)
     LUT6:I2->O            1   0.203   0.944  n0185<4>55 (n0185<4>55)
     LUT6:I0->O            1   0.203   0.684  n0185<4>57 (n0185<4>57)
     LUT6:I4->O            2   0.203   0.981  n0185<4>510 (n0185<4>5)
     LUT6:I0->O            1   0.203   0.944  n0185<5>10_SW0 (N66)
     LUT6:I0->O            1   0.203   0.579  n0185<5>10 (JA_5_OBUF)
     OBUF:I->O                 2.571          JA_5_OBUF (JA<5>)
    ----------------------------------------
    Total                     11.237ns (4.236ns logic, 7.001ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCPU/Rupdate'
  Total number of paths / destination ports: 384 / 7
-------------------------------------------------------------------------
Offset:              10.344ns (Levels of Logic = 7)
  Source:            comCPU/comEX/Reg_1_3 (FF)
  Destination:       JA<5> (PAD)
  Source Clock:      comCPU/Rupdate rising

  Data Path: comCPU/comEX/Reg_1_3 to JA<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  comCPU/comEX/Reg_1_3 (comCPU/comEX/Reg_1_3)
     LUT3:I0->O            1   0.205   0.944  LCD_CMDS<34><4>1 (LCD_CMDS<34><4>)
     LUT6:I0->O            1   0.203   0.944  n0185<4>55 (n0185<4>55)
     LUT6:I0->O            1   0.203   0.684  n0185<4>57 (n0185<4>57)
     LUT6:I4->O            2   0.203   0.981  n0185<4>510 (n0185<4>5)
     LUT6:I0->O            1   0.203   0.944  n0185<5>10_SW0 (N66)
     LUT6:I0->O            1   0.203   0.579  n0185<5>10 (JA_5_OBUF)
     OBUF:I->O                 2.571          JA_5_OBUF (JA<5>)
    ----------------------------------------
    Total                     10.344ns (4.238ns logic, 6.106ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Delay:               7.300ns (Levels of Logic = 5)
  Source:            sw<7> (PAD)
  Destination:       led<7> (PAD)

  Data Path: sw<7> to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  sw_7_IBUF (sw_7_IBUF)
     LUT3:I1->O            1   0.203   0.808  IODB<7>LogicTrst_SW0 (N16)
     LUT6:I3->O            4   0.205   0.788  IODB<7>LogicTrst (IODB<7>)
     LUT4:I2->O            1   0.203   0.579  Mmux_led81 (led_7_OBUF)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      7.300ns (4.404ns logic, 2.896ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.445|         |         |         |
OneUSClk       |    4.163|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OneUSClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.187|         |         |         |
OneUSClk       |    5.906|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock btnr
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |    1.954|         |    5.807|         |
comCPU/RDIR                             |         |         |    1.385|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.858|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    5.009|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.873|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    4.849|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    4.808|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |         |    4.762|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o |         |         |    4.739|         |
comCPU/comIF/PCupdate_PCnew[15]_AND_3_o |         |         |    3.770|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.991|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.971|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.948|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.990|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.937|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.944|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.933|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.906|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.861|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/RDIR
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
comCPU/comAC/WR_RD_OR_69_o|         |         |    1.218|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/Rupdate
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
btnr                        |         |    4.755|         |         |
comCPU/comCLK/tmp[2]_dff_1_2|         |    1.385|         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/WR_RD_OR_69_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
btnr                          |         |         |    5.795|         |
comCPU/comAC/WR_RD_OR_69_o    |         |         |    2.516|         |
comCPU/comAC/nMEM_RDIR_OR_44_o|         |         |    4.178|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMEM_RDIR_OR_44_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    4.742|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    1.306|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o |         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[15]_AND_3_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    1.700|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    1.730|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    1.669|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    1.669|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comAC/nMEM_nMEM_OR_101_o
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
btnr                          |         |         |    4.804|         |
comCPU/comAC/WR_RD_OR_69_o    |         |         |    1.753|         |
comCPU/comAC/nMEM_RDIR_OR_44_o|         |         |    2.049|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btnr           |         |    2.771|         |         |
comCPU/Rupdate |    1.952|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comCLK/tmp[2]_dff_1_2
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
btnr                           |         |         |    4.541|         |
comCPU/comAC/nMEM_nMEM_OR_101_o|         |         |    1.114|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[0]_AND_33_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.376|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    3.770|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[10]_AND_13_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.763|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    4.914|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    3.770|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.896|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.876|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.853|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.895|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.842|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.849|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.838|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.811|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.766|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[11]_AND_11_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.782|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    4.933|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.797|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    3.738|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.915|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.895|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.872|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.914|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.861|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.868|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.857|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.830|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.785|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[12]_AND_9_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.801|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    4.952|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.816|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    4.792|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    3.770|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.934|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.914|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.891|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.933|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.880|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.887|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.876|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.849|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.804|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[13]_AND_7_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.820|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    4.971|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.835|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    4.811|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    4.770|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |         |    3.770|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.953|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.933|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.910|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.952|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.899|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.906|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.895|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.868|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.823|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[14]_AND_5_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.839|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    4.990|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.854|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    4.830|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    4.789|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |         |    4.743|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o |         |         |    3.738|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.972|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.952|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.929|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.971|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.918|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.925|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.914|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.887|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.842|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[15]_AND_3_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1            |         |         |    3.858|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |         |    5.009|         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |         |    4.873|         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |         |    4.849|         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |         |    4.808|         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |         |    4.762|         |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o |         |         |    4.739|         |
comCPU/comIF/PCupdate_PCnew[15]_AND_3_o |         |         |    3.770|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |         |    4.991|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |         |    4.971|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |         |    4.948|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |         |    4.990|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |         |    4.937|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |         |    4.944|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |         |    4.933|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |         |    4.906|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |         |    4.861|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[1]_AND_31_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.592|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.743|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    3.799|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[2]_AND_29_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.611|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.762|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.744|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    3.770|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[3]_AND_27_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.630|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.781|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.763|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.743|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    3.738|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[4]_AND_25_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.649|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.800|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.782|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.762|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.739|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    3.799|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[5]_AND_23_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.668|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.819|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.801|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.781|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.758|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    4.800|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o|         |         |    3.738|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[6]_AND_21_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.687|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.838|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.820|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.800|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.777|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    4.819|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o|         |         |    4.766|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o|         |         |    3.738|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[7]_AND_19_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.706|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.857|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.839|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.819|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.796|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    4.838|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o|         |         |    4.785|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o|         |         |    4.792|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o|         |         |    3.799|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[8]_AND_17_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.725|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.876|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.858|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.838|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.815|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    4.857|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o|         |         |    4.804|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o|         |         |    4.811|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o|         |         |    4.800|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o|         |         |    3.738|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCPU/comIF/PCupdate_PCnew[9]_AND_15_o
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
btnr                                   |         |         |    5.807|         |
comCPU/comCLK/tmp[2]_dff_1_1           |         |         |    3.744|         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o|         |         |    4.895|         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o|         |         |    4.877|         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o|         |         |    4.857|         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o|         |         |    4.834|         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o|         |         |    4.876|         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o|         |         |    4.823|         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o|         |         |    4.830|         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o|         |         |    4.819|         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o|         |         |    4.792|         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o|         |         |    3.738|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock js_15
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
btnr                                    |    2.945|    6.477|         |         |
comCPU/comIF/PCupdate_PCnew[0]_AND_33_o |         |    4.798|         |         |
comCPU/comIF/PCupdate_PCnew[10]_AND_13_o|         |    5.666|         |         |
comCPU/comIF/PCupdate_PCnew[11]_AND_11_o|         |    5.629|         |         |
comCPU/comIF/PCupdate_PCnew[12]_AND_9_o |         |    5.467|         |         |
comCPU/comIF/PCupdate_PCnew[13]_AND_7_o |         |    5.668|         |         |
comCPU/comIF/PCupdate_PCnew[14]_AND_5_o |         |    5.538|         |         |
comCPU/comIF/PCupdate_PCnew[15]_AND_3_o |         |    4.832|         |         |
comCPU/comIF/PCupdate_PCnew[1]_AND_31_o |         |    4.884|         |         |
comCPU/comIF/PCupdate_PCnew[2]_AND_29_o |         |    4.781|         |         |
comCPU/comIF/PCupdate_PCnew[3]_AND_27_o |         |    5.045|         |         |
comCPU/comIF/PCupdate_PCnew[4]_AND_25_o |         |    6.564|         |         |
comCPU/comIF/PCupdate_PCnew[5]_AND_23_o |         |    5.777|         |         |
comCPU/comIF/PCupdate_PCnew[6]_AND_21_o |         |    6.654|         |         |
comCPU/comIF/PCupdate_PCnew[7]_AND_19_o |         |    5.285|         |         |
comCPU/comIF/PCupdate_PCnew[8]_AND_17_o |         |    5.763|         |         |
comCPU/comIF/PCupdate_PCnew[9]_AND_15_o |         |    5.716|         |         |
js_15                                   |    5.720|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 266180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   41 (   0 filtered)

