<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/exit.rs`."><title>exit.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="axvcpu" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-63605ae7.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">axvcpu/</div>exit.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="kw">use </span>axaddrspace::{
<a href=#2 id=2 data-nosnippet>2</a>    GuestPhysAddr, MappingFlags,
<a href=#3 id=3 data-nosnippet>3</a>    device::{AccessWidth, Port, SysRegAddr},
<a href=#4 id=4 data-nosnippet>4</a>};
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a><span class="attr">#[allow(unused_imports)] </span><span class="comment">// used in doc
<a href=#7 id=7 data-nosnippet>7</a></span><span class="kw">use </span><span class="kw">super</span>::AxArchVCpu;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="doccomment">/// Reasons for VM-Exits returned by [AxArchVCpu::run].
<a href=#10 id=10 data-nosnippet>10</a>///
<a href=#11 id=11 data-nosnippet>11</a>/// When a guest virtual CPU executes, various conditions can cause control to be
<a href=#12 id=12 data-nosnippet>12</a>/// transferred back to the hypervisor. This enum represents all possible exit reasons
<a href=#13 id=13 data-nosnippet>13</a>/// that can occur during VCpu execution.
<a href=#14 id=14 data-nosnippet>14</a>///
<a href=#15 id=15 data-nosnippet>15</a>/// # VM Exit Categories
<a href=#16 id=16 data-nosnippet>16</a>///
<a href=#17 id=17 data-nosnippet>17</a>/// - **I/O Operations**: MMIO reads/writes, port I/O, system register access
<a href=#18 id=18 data-nosnippet>18</a>/// - **System Events**: Hypercalls, interrupts, nested page faults
<a href=#19 id=19 data-nosnippet>19</a>/// - **Power Management**: CPU power state changes, system shutdown
<a href=#20 id=20 data-nosnippet>20</a>/// - **Multiprocessing**: IPI sending, secondary CPU bring-up
<a href=#21 id=21 data-nosnippet>21</a>/// - **Error Conditions**: Entry failures, invalid states
<a href=#22 id=22 data-nosnippet>22</a>///
<a href=#23 id=23 data-nosnippet>23</a>/// # Compatibility Note
<a href=#24 id=24 data-nosnippet>24</a>///
<a href=#25 id=25 data-nosnippet>25</a>/// This enum draws inspiration from [kvm-ioctls](https://github.com/rust-vmm/kvm-ioctls/blob/main/src/ioctls/vcpu.rs)
<a href=#26 id=26 data-nosnippet>26</a>/// for consistency with existing virtualization frameworks.
<a href=#27 id=27 data-nosnippet>27</a></span><span class="attr">#[non_exhaustive]
<a href=#28 id=28 data-nosnippet>28</a>#[derive(Debug)]
<a href=#29 id=29 data-nosnippet>29</a></span><span class="kw">pub enum </span>AxVCpuExitReason {
<a href=#30 id=30 data-nosnippet>30</a>    <span class="doccomment">/// A guest instruction triggered a hypercall to the hypervisor.
<a href=#31 id=31 data-nosnippet>31</a>    ///
<a href=#32 id=32 data-nosnippet>32</a>    /// Hypercalls are a mechanism for the guest OS to request services from
<a href=#33 id=33 data-nosnippet>33</a>    /// the hypervisor, similar to system calls in a traditional OS.
<a href=#34 id=34 data-nosnippet>34</a>    </span>Hypercall {
<a href=#35 id=35 data-nosnippet>35</a>        <span class="doccomment">/// The hypercall number identifying the requested service
<a href=#36 id=36 data-nosnippet>36</a>        </span>nr: u64,
<a href=#37 id=37 data-nosnippet>37</a>        <span class="doccomment">/// Arguments passed to the hypercall (up to 6 parameters)
<a href=#38 id=38 data-nosnippet>38</a>        </span>args: [u64; <span class="number">6</span>],
<a href=#39 id=39 data-nosnippet>39</a>    },
<a href=#40 id=40 data-nosnippet>40</a>
<a href=#41 id=41 data-nosnippet>41</a>    <span class="doccomment">/// The guest performed a Memory-Mapped I/O (MMIO) read operation.
<a href=#42 id=42 data-nosnippet>42</a>    ///
<a href=#43 id=43 data-nosnippet>43</a>    /// MMIO reads occur when the guest accesses device registers or other
<a href=#44 id=44 data-nosnippet>44</a>    /// hardware-mapped memory regions that require hypervisor emulation.
<a href=#45 id=45 data-nosnippet>45</a>    </span>MmioRead {
<a href=#46 id=46 data-nosnippet>46</a>        <span class="doccomment">/// Guest physical address being read from
<a href=#47 id=47 data-nosnippet>47</a>        </span>addr: GuestPhysAddr,
<a href=#48 id=48 data-nosnippet>48</a>        <span class="doccomment">/// Width/size of the memory access (8, 16, 32, or 64 bits)
<a href=#49 id=49 data-nosnippet>49</a>        </span>width: AccessWidth,
<a href=#50 id=50 data-nosnippet>50</a>        <span class="doccomment">/// Index of the guest register that will receive the read value
<a href=#51 id=51 data-nosnippet>51</a>        </span>reg: usize,
<a href=#52 id=52 data-nosnippet>52</a>        <span class="doccomment">/// Width of the destination register  
<a href=#53 id=53 data-nosnippet>53</a>        </span>reg_width: AccessWidth,
<a href=#54 id=54 data-nosnippet>54</a>        <span class="doccomment">/// Whether to sign-extend the read value to fill the register
<a href=#55 id=55 data-nosnippet>55</a>        </span>signed_ext: bool,
<a href=#56 id=56 data-nosnippet>56</a>    },
<a href=#57 id=57 data-nosnippet>57</a>
<a href=#58 id=58 data-nosnippet>58</a>    <span class="doccomment">/// The guest performed a Memory-Mapped I/O (MMIO) write operation.
<a href=#59 id=59 data-nosnippet>59</a>    ///
<a href=#60 id=60 data-nosnippet>60</a>    /// MMIO writes occur when the guest writes to device registers or other
<a href=#61 id=61 data-nosnippet>61</a>    /// hardware-mapped memory regions that require hypervisor emulation.
<a href=#62 id=62 data-nosnippet>62</a>    </span>MmioWrite {
<a href=#63 id=63 data-nosnippet>63</a>        <span class="doccomment">/// Guest physical address being written to
<a href=#64 id=64 data-nosnippet>64</a>        </span>addr: GuestPhysAddr,
<a href=#65 id=65 data-nosnippet>65</a>        <span class="doccomment">/// Width/size of the memory access (8, 16, 32, or 64 bits)
<a href=#66 id=66 data-nosnippet>66</a>        </span>width: AccessWidth,
<a href=#67 id=67 data-nosnippet>67</a>        <span class="doccomment">/// Data being written to the memory location
<a href=#68 id=68 data-nosnippet>68</a>        </span>data: u64,
<a href=#69 id=69 data-nosnippet>69</a>    },
<a href=#70 id=70 data-nosnippet>70</a>
<a href=#71 id=71 data-nosnippet>71</a>    <span class="doccomment">/// The guest performed a system register read operation.
<a href=#72 id=72 data-nosnippet>72</a>    ///
<a href=#73 id=73 data-nosnippet>73</a>    /// System registers are architecture-specific control and status registers:
<a href=#74 id=74 data-nosnippet>74</a>    /// - **x86_64**: Model-Specific Registers (MSRs)
<a href=#75 id=75 data-nosnippet>75</a>    /// - **RISC-V**: Control and Status Registers (CSRs)
<a href=#76 id=76 data-nosnippet>76</a>    /// - **AArch64**: System registers accessible via MRS instruction
<a href=#77 id=77 data-nosnippet>77</a>    </span>SysRegRead {
<a href=#78 id=78 data-nosnippet>78</a>        <span class="doccomment">/// Address/identifier of the system register being read
<a href=#79 id=79 data-nosnippet>79</a>        ///
<a href=#80 id=80 data-nosnippet>80</a>        /// - **x86_64/RISC-V**: Direct register address
<a href=#81 id=81 data-nosnippet>81</a>        /// - **AArch64**: ESR_EL2.ISS format (`&lt;op0&gt;&lt;op2&gt;&lt;op1&gt;&lt;CRn&gt;00000&lt;CRm&gt;0`)
<a href=#82 id=82 data-nosnippet>82</a>        ///   compatible with the `aarch64_sysreg` crate numbering scheme
<a href=#83 id=83 data-nosnippet>83</a>        </span>addr: SysRegAddr,
<a href=#84 id=84 data-nosnippet>84</a>        <span class="doccomment">/// Index of the guest register that will receive the read value
<a href=#85 id=85 data-nosnippet>85</a>        ///
<a href=#86 id=86 data-nosnippet>86</a>        /// **Note**: Unused on x86_64 where the result is always stored in `[edx:eax]`
<a href=#87 id=87 data-nosnippet>87</a>        </span>reg: usize,
<a href=#88 id=88 data-nosnippet>88</a>    },
<a href=#89 id=89 data-nosnippet>89</a>
<a href=#90 id=90 data-nosnippet>90</a>    <span class="doccomment">/// The guest performed a system register write operation.
<a href=#91 id=91 data-nosnippet>91</a>    ///
<a href=#92 id=92 data-nosnippet>92</a>    /// System registers are architecture-specific control and status registers:
<a href=#93 id=93 data-nosnippet>93</a>    /// - **x86_64**: Model-Specific Registers (MSRs)
<a href=#94 id=94 data-nosnippet>94</a>    /// - **RISC-V**: Control and Status Registers (CSRs)
<a href=#95 id=95 data-nosnippet>95</a>    /// - **AArch64**: System registers accessible via MSR instruction  
<a href=#96 id=96 data-nosnippet>96</a>    </span>SysRegWrite {
<a href=#97 id=97 data-nosnippet>97</a>        <span class="doccomment">/// Address/identifier of the system register being written
<a href=#98 id=98 data-nosnippet>98</a>        ///
<a href=#99 id=99 data-nosnippet>99</a>        /// - **x86_64/RISC-V**: Direct register address
<a href=#100 id=100 data-nosnippet>100</a>        /// - **AArch64**: ESR_EL2.ISS format (`&lt;op0&gt;&lt;op2&gt;&lt;op1&gt;&lt;CRn&gt;00000&lt;CRm&gt;0`)
<a href=#101 id=101 data-nosnippet>101</a>        ///   compatible with the `aarch64_sysreg` crate numbering scheme
<a href=#102 id=102 data-nosnippet>102</a>        </span>addr: SysRegAddr,
<a href=#103 id=103 data-nosnippet>103</a>        <span class="doccomment">/// Data being written to the system register
<a href=#104 id=104 data-nosnippet>104</a>        </span>value: u64,
<a href=#105 id=105 data-nosnippet>105</a>    },
<a href=#106 id=106 data-nosnippet>106</a>
<a href=#107 id=107 data-nosnippet>107</a>    <span class="doccomment">/// The guest performed a port-based I/O read operation.
<a href=#108 id=108 data-nosnippet>108</a>    ///
<a href=#109 id=109 data-nosnippet>109</a>    /// **Architecture**: x86-specific (other architectures don't have port I/O)
<a href=#110 id=110 data-nosnippet>110</a>    ///
<a href=#111 id=111 data-nosnippet>111</a>    /// The destination register is implicitly `al`/`ax`/`eax` based on the access width.
<a href=#112 id=112 data-nosnippet>112</a>    </span>IoRead {
<a href=#113 id=113 data-nosnippet>113</a>        <span class="doccomment">/// I/O port number being read from
<a href=#114 id=114 data-nosnippet>114</a>        </span>port: Port,
<a href=#115 id=115 data-nosnippet>115</a>        <span class="doccomment">/// Width of the I/O access (8, 16, or 32 bits)
<a href=#116 id=116 data-nosnippet>116</a>        </span>width: AccessWidth,
<a href=#117 id=117 data-nosnippet>117</a>    },
<a href=#118 id=118 data-nosnippet>118</a>
<a href=#119 id=119 data-nosnippet>119</a>    <span class="doccomment">/// The guest performed a port-based I/O write operation.
<a href=#120 id=120 data-nosnippet>120</a>    ///
<a href=#121 id=121 data-nosnippet>121</a>    /// **Architecture**: x86-specific (other architectures don't have port I/O)
<a href=#122 id=122 data-nosnippet>122</a>    ///
<a href=#123 id=123 data-nosnippet>123</a>    /// The source register is implicitly `al`/`ax`/`eax` based on the access width.
<a href=#124 id=124 data-nosnippet>124</a>    </span>IoWrite {
<a href=#125 id=125 data-nosnippet>125</a>        <span class="doccomment">/// I/O port number being written to
<a href=#126 id=126 data-nosnippet>126</a>        </span>port: Port,
<a href=#127 id=127 data-nosnippet>127</a>        <span class="doccomment">/// Width of the I/O access (8, 16, or 32 bits)
<a href=#128 id=128 data-nosnippet>128</a>        </span>width: AccessWidth,
<a href=#129 id=129 data-nosnippet>129</a>        <span class="doccomment">/// Data being written to the I/O port
<a href=#130 id=130 data-nosnippet>130</a>        </span>data: u64,
<a href=#131 id=131 data-nosnippet>131</a>    },
<a href=#132 id=132 data-nosnippet>132</a>
<a href=#133 id=133 data-nosnippet>133</a>    <span class="doccomment">/// An external interrupt was delivered to the VCpu.
<a href=#134 id=134 data-nosnippet>134</a>    ///
<a href=#135 id=135 data-nosnippet>135</a>    /// This represents hardware interrupts from external devices that need
<a href=#136 id=136 data-nosnippet>136</a>    /// to be processed by the guest or hypervisor.
<a href=#137 id=137 data-nosnippet>137</a>    ///
<a href=#138 id=138 data-nosnippet>138</a>    /// **Note**: This enum may be extended with additional fields in the future.
<a href=#139 id=139 data-nosnippet>139</a>    /// Use `..` in pattern matching to ensure forward compatibility.
<a href=#140 id=140 data-nosnippet>140</a>    </span>ExternalInterrupt {
<a href=#141 id=141 data-nosnippet>141</a>        <span class="doccomment">/// Hardware interrupt vector number
<a href=#142 id=142 data-nosnippet>142</a>        </span>vector: u64,
<a href=#143 id=143 data-nosnippet>143</a>    },
<a href=#144 id=144 data-nosnippet>144</a>
<a href=#145 id=145 data-nosnippet>145</a>    <span class="doccomment">/// A nested page fault occurred during guest memory access.
<a href=#146 id=146 data-nosnippet>146</a>    ///
<a href=#147 id=147 data-nosnippet>147</a>    /// Also known as EPT violations on x86. These faults occur when:
<a href=#148 id=148 data-nosnippet>148</a>    /// - Guest accesses unmapped memory regions
<a href=#149 id=149 data-nosnippet>149</a>    /// - Access permissions are violated (e.g., writing to read-only pages)
<a href=#150 id=150 data-nosnippet>150</a>    /// - Page table entries need to be populated or updated
<a href=#151 id=151 data-nosnippet>151</a>    ///
<a href=#152 id=152 data-nosnippet>152</a>    /// **Note**: This enum may be extended with additional fields in the future.
<a href=#153 id=153 data-nosnippet>153</a>    /// Use `..` in pattern matching to ensure forward compatibility.
<a href=#154 id=154 data-nosnippet>154</a>    </span>NestedPageFault {
<a href=#155 id=155 data-nosnippet>155</a>        <span class="doccomment">/// Guest physical address that caused the fault
<a href=#156 id=156 data-nosnippet>156</a>        </span>addr: GuestPhysAddr,
<a href=#157 id=157 data-nosnippet>157</a>        <span class="doccomment">/// Type of access that was attempted (read/write/execute)
<a href=#158 id=158 data-nosnippet>158</a>        </span>access_flags: MappingFlags,
<a href=#159 id=159 data-nosnippet>159</a>    },
<a href=#160 id=160 data-nosnippet>160</a>
<a href=#161 id=161 data-nosnippet>161</a>    <span class="doccomment">/// The guest VCpu has executed a halt instruction and is now idle.
<a href=#162 id=162 data-nosnippet>162</a>    ///
<a href=#163 id=163 data-nosnippet>163</a>    /// This typically occurs when the guest OS has no work to do and is
<a href=#164 id=164 data-nosnippet>164</a>    /// waiting for interrupts or other events to wake it up.
<a href=#165 id=165 data-nosnippet>165</a>    </span>Halt,
<a href=#166 id=166 data-nosnippet>166</a>
<a href=#167 id=167 data-nosnippet>167</a>    <span class="doccomment">/// Request to bring up a secondary CPU core.
<a href=#168 id=168 data-nosnippet>168</a>    ///
<a href=#169 id=169 data-nosnippet>169</a>    /// This exit reason is used during the multi-core VM boot process when
<a href=#170 id=170 data-nosnippet>170</a>    /// the primary CPU requests that a secondary CPU be started. The specific
<a href=#171 id=171 data-nosnippet>171</a>    /// mechanism varies by architecture:
<a href=#172 id=172 data-nosnippet>172</a>    ///
<a href=#173 id=173 data-nosnippet>173</a>    /// - **ARM**: PSCI (Power State Coordination Interface) calls
<a href=#174 id=174 data-nosnippet>174</a>    /// - **x86**: SIPI (Startup Inter-Processor Interrupt)
<a href=#175 id=175 data-nosnippet>175</a>    /// - **RISC-V**: SBI (Supervisor Binary Interface) calls
<a href=#176 id=176 data-nosnippet>176</a>    </span>CpuUp {
<a href=#177 id=177 data-nosnippet>177</a>        <span class="doccomment">/// Target CPU identifier to be started
<a href=#178 id=178 data-nosnippet>178</a>        ///
<a href=#179 id=179 data-nosnippet>179</a>        /// Format varies by architecture:
<a href=#180 id=180 data-nosnippet>180</a>        /// - **AArch64**: MPIDR register affinity fields  
<a href=#181 id=181 data-nosnippet>181</a>        /// - **x86_64**: APIC ID of the target CPU
<a href=#182 id=182 data-nosnippet>182</a>        /// - **RISC-V**: Hart ID of the target CPU
<a href=#183 id=183 data-nosnippet>183</a>        </span>target_cpu: u64,
<a href=#184 id=184 data-nosnippet>184</a>        <span class="doccomment">/// Guest physical address where the secondary CPU should begin execution
<a href=#185 id=185 data-nosnippet>185</a>        </span>entry_point: GuestPhysAddr,
<a href=#186 id=186 data-nosnippet>186</a>        <span class="doccomment">/// Argument to pass to the secondary CPU
<a href=#187 id=187 data-nosnippet>187</a>        ///
<a href=#188 id=188 data-nosnippet>188</a>        /// - **AArch64**: Value to set in `x0` register at startup
<a href=#189 id=189 data-nosnippet>189</a>        /// - **RISC-V**: Value to set in `a1` register (`a0` gets the hartid)
<a href=#190 id=190 data-nosnippet>190</a>        /// - **x86_64**: Currently unused
<a href=#191 id=191 data-nosnippet>191</a>        </span>arg: u64,
<a href=#192 id=192 data-nosnippet>192</a>    },
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>    <span class="doccomment">/// The guest VCpu has been powered down.
<a href=#195 id=195 data-nosnippet>195</a>    ///
<a href=#196 id=196 data-nosnippet>196</a>    /// This indicates the VCpu has executed a power-down instruction or
<a href=#197 id=197 data-nosnippet>197</a>    /// hypercall and should be suspended. The VCpu may be resumed later.
<a href=#198 id=198 data-nosnippet>198</a>    </span>CpuDown {
<a href=#199 id=199 data-nosnippet>199</a>        <span class="doccomment">/// Power state information (currently unused)
<a href=#200 id=200 data-nosnippet>200</a>        ///
<a href=#201 id=201 data-nosnippet>201</a>        /// Reserved for future use with PSCI_POWER_STATE or similar mechanisms
<a href=#202 id=202 data-nosnippet>202</a>        </span>_state: u64,
<a href=#203 id=203 data-nosnippet>203</a>    },
<a href=#204 id=204 data-nosnippet>204</a>
<a href=#205 id=205 data-nosnippet>205</a>    <span class="doccomment">/// The guest has requested system-wide shutdown.
<a href=#206 id=206 data-nosnippet>206</a>    ///
<a href=#207 id=207 data-nosnippet>207</a>    /// This indicates the entire virtual machine should be powered off,
<a href=#208 id=208 data-nosnippet>208</a>    /// not just the current VCpu.
<a href=#209 id=209 data-nosnippet>209</a>    </span>SystemDown,
<a href=#210 id=210 data-nosnippet>210</a>
<a href=#211 id=211 data-nosnippet>211</a>    <span class="doccomment">/// No special handling required - the VCpu handled the exit internally.
<a href=#212 id=212 data-nosnippet>212</a>    ///
<a href=#213 id=213 data-nosnippet>213</a>    /// This provides an opportunity for the hypervisor to:
<a href=#214 id=214 data-nosnippet>214</a>    /// - Check virtual device states
<a href=#215 id=215 data-nosnippet>215</a>    /// - Process pending interrupts  
<a href=#216 id=216 data-nosnippet>216</a>    /// - Handle background tasks
<a href=#217 id=217 data-nosnippet>217</a>    /// - Perform scheduling decisions
<a href=#218 id=218 data-nosnippet>218</a>    ///
<a href=#219 id=219 data-nosnippet>219</a>    /// The VCpu can typically be resumed immediately after these checks.
<a href=#220 id=220 data-nosnippet>220</a>    </span>Nothing,
<a href=#221 id=221 data-nosnippet>221</a>
<a href=#222 id=222 data-nosnippet>222</a>    <span class="doccomment">/// VM entry failed due to invalid VCpu state or configuration.
<a href=#223 id=223 data-nosnippet>223</a>    ///
<a href=#224 id=224 data-nosnippet>224</a>    /// This corresponds to `KVM_EXIT_FAIL_ENTRY` in KVM and indicates that
<a href=#225 id=225 data-nosnippet>225</a>    /// the hardware virtualization layer could not successfully enter the guest.
<a href=#226 id=226 data-nosnippet>226</a>    ///
<a href=#227 id=227 data-nosnippet>227</a>    /// The failure reason contains architecture-specific diagnostic information.
<a href=#228 id=228 data-nosnippet>228</a>    </span>FailEntry {
<a href=#229 id=229 data-nosnippet>229</a>        <span class="doccomment">/// Hardware-specific failure reason code
<a href=#230 id=230 data-nosnippet>230</a>        ///
<a href=#231 id=231 data-nosnippet>231</a>        /// Interpretation depends on the underlying virtualization technology
<a href=#232 id=232 data-nosnippet>232</a>        /// and CPU architecture. Consult architecture documentation for details.
<a href=#233 id=233 data-nosnippet>233</a>        </span>hardware_entry_failure_reason: u64,
<a href=#234 id=234 data-nosnippet>234</a>    },
<a href=#235 id=235 data-nosnippet>235</a>
<a href=#236 id=236 data-nosnippet>236</a>    <span class="doccomment">/// The guest is attempting to send an Inter-Processor Interrupt (IPI).
<a href=#237 id=237 data-nosnippet>237</a>    ///
<a href=#238 id=238 data-nosnippet>238</a>    /// IPIs are used for inter-CPU communication in multi-core systems.
<a href=#239 id=239 data-nosnippet>239</a>    /// This does **not** include Startup IPIs (SIPI), which are handled
<a href=#240 id=240 data-nosnippet>240</a>    /// by the [`AxVCpuExitReason::CpuUp`] variant.
<a href=#241 id=241 data-nosnippet>241</a>    </span>SendIPI {
<a href=#242 id=242 data-nosnippet>242</a>        <span class="doccomment">/// Target CPU identifier to receive the IPI
<a href=#243 id=243 data-nosnippet>243</a>        ///
<a href=#244 id=244 data-nosnippet>244</a>        /// This field is invalid if `send_to_all` or `send_to_self` is true.
<a href=#245 id=245 data-nosnippet>245</a>        </span>target_cpu: u64,
<a href=#246 id=246 data-nosnippet>246</a>        <span class="doccomment">/// Auxiliary field for complex target CPU specifications
<a href=#247 id=247 data-nosnippet>247</a>        ///
<a href=#248 id=248 data-nosnippet>248</a>        /// Currently used only on AArch64 where:
<a href=#249 id=249 data-nosnippet>249</a>        /// - `target_cpu` contains `Aff3.Aff2.Aff1.0`
<a href=#250 id=250 data-nosnippet>250</a>        /// - `target_cpu_aux` contains a bitmask for `Aff0` values
<a href=#251 id=251 data-nosnippet>251</a>        </span>target_cpu_aux: u64,
<a href=#252 id=252 data-nosnippet>252</a>        <span class="doccomment">/// Whether to broadcast the IPI to all CPUs except the sender
<a href=#253 id=253 data-nosnippet>253</a>        </span>send_to_all: bool,
<a href=#254 id=254 data-nosnippet>254</a>        <span class="doccomment">/// Whether to send the IPI to the current CPU (self-IPI)
<a href=#255 id=255 data-nosnippet>255</a>        </span>send_to_self: bool,
<a href=#256 id=256 data-nosnippet>256</a>        <span class="doccomment">/// IPI vector/interrupt number to deliver
<a href=#257 id=257 data-nosnippet>257</a>        </span>vector: u64,
<a href=#258 id=258 data-nosnippet>258</a>    },
<a href=#259 id=259 data-nosnippet>259</a>}</code></pre></div></section></main></body></html>