

================================================================
== Vitis HLS Report for 'AES_ECB_encrypt'
================================================================
* Date:           Sun Jan 26 18:33:15 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  1.050 us|  1.050 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Cipher_fu_34  |Cipher  |      104|      104|  1.040 us|  1.040 us|  104|  104|       no|
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|   24177|  41346|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|   24180|  41360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      22|     77|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+----+-------+-------+-----+
    |     Instance     | Module | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------+--------+---------+----+-------+-------+-----+
    |grp_Cipher_fu_34  |Cipher  |        8|   0|  24177|  41346|    0|
    +------------------+--------+---------+----+-------+-------+-----+
    |Total             |        |        8|   0|  24177|  41346|    0|
    +------------------+--------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |grp_Cipher_fu_34_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  3|   0|    3|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+----------------+-----+------+------------+-----------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|  AES_ECB_encrypt|  return value|
|ctx             |   in|  1536|     ap_none|              ctx|       pointer|
|buf_r_address0  |  out|     4|   ap_memory|            buf_r|         array|
|buf_r_ce0       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_we0       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_d0        |  out|     8|   ap_memory|            buf_r|         array|
|buf_r_q0        |   in|     8|   ap_memory|            buf_r|         array|
|buf_r_address1  |  out|     4|   ap_memory|            buf_r|         array|
|buf_r_ce1       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_we1       |  out|     1|   ap_memory|            buf_r|         array|
|buf_r_d1        |  out|     8|   ap_memory|            buf_r|         array|
|buf_r_q1        |   in|     8|   ap_memory|            buf_r|         array|
+----------------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ctx_read = read i1536 @_ssdm_op_Read.ap_auto.i1536P0A, i1536 %ctx"   --->   Operation 3 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (0.00ns)   --->   "%call_ln473 = call void @Cipher, i8 %buf_r, i1536 %ctx_read, i8 %sbox" [../../tiny-AES-c-mod/aes.c:473]   --->   Operation 4 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln470 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../tiny-AES-c-mod/aes.c:470]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1536 %ctx"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1536 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %buf_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln473 = call void @Cipher, i8 %buf_r, i1536 %ctx_read, i8 %sbox" [../../tiny-AES-c-mod/aes.c:473]   --->   Operation 10 'call' 'call_ln473' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln474 = ret" [../../tiny-AES-c-mod/aes.c:474]   --->   Operation 11 'ret' 'ret_ln474' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ctx_read            (read         ) [ 001]
spectopmodule_ln470 (spectopmodule) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specbitsmap_ln0     (specbitsmap  ) [ 000]
call_ln473          (call         ) [ 000]
ret_ln474           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1536P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="ctx_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1536" slack="0"/>
<pin id="30" dir="0" index="1" bw="1536" slack="0"/>
<pin id="31" dir="1" index="2" bw="1536" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_Cipher_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="1536" slack="0"/>
<pin id="38" dir="0" index="3" bw="8" slack="0"/>
<pin id="39" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln473/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="ctx_read_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1536" slack="1"/>
<pin id="46" dir="1" index="1" bw="1536" slack="1"/>
</pin_list>
<bind>
<opset="ctx_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="28" pin="2"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {1 2 }
 - Input state : 
	Port: AES_ECB_encrypt : ctx | {1 }
	Port: AES_ECB_encrypt : buf_r | {1 2 }
	Port: AES_ECB_encrypt : sbox | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   call   |   grp_Cipher_fu_34  |  47.172 |  31652  |  40777  |
|----------|---------------------|---------|---------|---------|
|   read   | ctx_read_read_fu_28 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |  47.172 |  31652  |  40777  |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|sbox|    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|    8   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|ctx_read_reg_44|  1536  |
+---------------+--------+
|     Total     |  1536  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_Cipher_fu_34 |  p2  |   2  | 1536 |  3072  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |  3072  ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   47   |  31652 |  40777 |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |  1536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   48   |  33188 |  40786 |
+-----------+--------+--------+--------+--------+
