NDS Database:  version P.20131013

NDS_INFO | xbr | 2C256144 | XC2C256-7-TQ144

DEVICE | 2C256 | 2C256144 | 

NETWORK | CR_II_Demo | 0 | 0 | 1073758214 | 0

MACROCELL_INSTANCE | Inv | ANO<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ANO<0>_MC.Q | 9580 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<0>_MC.Q | ANO<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | ANO<0>_MC.SI | ANO<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ANO<0>_MC.D1 | 9491 | ? | 0 | 0 | ANO<0>_MC | NULL | NULL | ANO<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ANO<0>_MC.D2 | 9492 | ? | 0 | 0 | ANO<0>_MC | NULL | NULL | ANO<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | ANO<0>_MC.REG | ANO<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ANO<0>_MC.D | 9490 | ? | 0 | 0 | ANO<0>_MC | NULL | NULL | ANO<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ANO<0>_MC.Q | 9579 | ? | 0 | 0 | ANO<0>_MC | NULL | NULL | ANO<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_2BIT<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_disp | 9504 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | s_disp_MC.Q | s_disp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_2BIT<1>_MC.SI | Inst_Timer_Block/S_2BIT<1>_MC | 0 | 2 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_disp | 9504 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | s_disp_MC.Q | s_disp_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<1>_MC.D1 | 9497 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<1>_MC.D2 | 9496 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<1>_MC.CLKF | 9578 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | s_disp

SRFF_INSTANCE | Inst_Timer_Block/S_2BIT<1>_MC.REG | Inst_Timer_Block/S_2BIT<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_2BIT<1>_MC.D | 9495 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<1>_MC.CLKF | 9578 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | s_disp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_2BIT<1>_MC.Q | 9494 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<1>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | Inst_Timer_Block/S_2BIT<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_disp | 9504 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | s_disp_MC.Q | s_disp_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_2BIT<0>_MC.SI | Inst_Timer_Block/S_2BIT<0>_MC | 0 | 1 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | s_disp | 9504 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | s_disp_MC.Q | s_disp_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<0>_MC.D1 | 9502 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<0>_MC.D2 | 9501 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 3 | 9 | MC_SI_CLKF
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<0>_MC.CLKF | 9503 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | s_disp

SRFF_INSTANCE | Inst_Timer_Block/S_2BIT<0>_MC.REG | Inst_Timer_Block/S_2BIT<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_2BIT<0>_MC.D | 9500 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | Inst_Timer_Block/S_2BIT<0>_MC.CLKF | 9503 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.SI | 3 | 9 | MC_SI_CLKF
SPPTERM | 1 | IV_TRUE | s_disp
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_2BIT<0>_MC.Q | 9499 | ? | 0 | 0 | Inst_Timer_Block/S_2BIT<0>_MC | NULL | NULL | Inst_Timer_Block/S_2BIT<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | s_disp_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<11> | 9568 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<11>_MC.Q | Inst_clk_div/disp_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<12> | 9573 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<12>_MC.Q | Inst_clk_div/disp_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | s_disp | 9504 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | s_disp_MC.Q | s_disp_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | s_disp_MC.SI | s_disp_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<11> | 9568 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<11>_MC.Q | Inst_clk_div/disp_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<12> | 9573 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<12>_MC.Q | Inst_clk_div/disp_count<12>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | s_disp_MC.D1 | 9507 | ? | 0 | 0 | s_disp_MC | NULL | NULL | s_disp_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 13 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9> | IV_TRUE | Inst_clk_div/disp_count<11> | IV_TRUE | Inst_clk_div/disp_count<12>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | s_disp_MC.D2 | 9508 | ? | 0 | 0 | s_disp_MC | NULL | NULL | s_disp_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | s_disp_MC.REG | s_disp_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | s_disp_MC.D | 9506 | ? | 0 | 0 | s_disp_MC | NULL | NULL | s_disp_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | s_disp_MC.Q | 9505 | ? | 0 | 0 | s_disp_MC | NULL | NULL | s_disp_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | Inst_clk_div/disp_count<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<0>_MC.SI | Inst_clk_div/disp_count<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<0>_MC.D1 | 9513 | ? | 0 | 0 | Inst_clk_div/disp_count<0>_MC | NULL | NULL | Inst_clk_div/disp_count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<0>_MC.D2 | 9512 | ? | 0 | 0 | Inst_clk_div/disp_count<0>_MC | NULL | NULL | Inst_clk_div/disp_count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<0>_MC.REG | Inst_clk_div/disp_count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<0>_MC.D | 9511 | ? | 0 | 0 | Inst_clk_div/disp_count<0>_MC | NULL | NULL | Inst_clk_div/disp_count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<0>_MC.Q | 9510 | ? | 0 | 0 | Inst_clk_div/disp_count<0>_MC | NULL | NULL | Inst_clk_div/disp_count<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | CLK_II | CR_II_Demo_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | CLK | 9514 | PI | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | BTN<0>_II | CR_II_Demo_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | BTN<0> | 9516 | PI | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 9 | 5 | II_FSRINV
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<10>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<10>_MC.SI | Inst_clk_div/disp_count<10>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<10>_MC.D1 | 9521 | ? | 0 | 0 | Inst_clk_div/disp_count<10>_MC | NULL | NULL | Inst_clk_div/disp_count<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<10>_MC.D2 | 9522 | ? | 0 | 0 | Inst_clk_div/disp_count<10>_MC | NULL | NULL | Inst_clk_div/disp_count<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<10>_MC.REG | Inst_clk_div/disp_count<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<10>_MC.D | 9520 | ? | 0 | 0 | Inst_clk_div/disp_count<10>_MC | NULL | NULL | Inst_clk_div/disp_count<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<10>_MC.Q | 9519 | ? | 0 | 0 | Inst_clk_div/disp_count<10>_MC | NULL | NULL | Inst_clk_div/disp_count<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<1>_MC.SI | Inst_clk_div/disp_count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<1>_MC.D1 | 9526 | ? | 0 | 0 | Inst_clk_div/disp_count<1>_MC | NULL | NULL | Inst_clk_div/disp_count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | Inst_clk_div/disp_count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<1>_MC.D2 | 9527 | ? | 0 | 0 | Inst_clk_div/disp_count<1>_MC | NULL | NULL | Inst_clk_div/disp_count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<1>_MC.REG | Inst_clk_div/disp_count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<1>_MC.D | 9525 | ? | 0 | 0 | Inst_clk_div/disp_count<1>_MC | NULL | NULL | Inst_clk_div/disp_count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<1>_MC.Q | 9524 | ? | 0 | 0 | Inst_clk_div/disp_count<1>_MC | NULL | NULL | Inst_clk_div/disp_count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<2>_MC.SI | Inst_clk_div/disp_count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<2>_MC.D1 | 9531 | ? | 0 | 0 | Inst_clk_div/disp_count<2>_MC | NULL | NULL | Inst_clk_div/disp_count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<2>_MC.D2 | 9532 | ? | 0 | 0 | Inst_clk_div/disp_count<2>_MC | NULL | NULL | Inst_clk_div/disp_count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<2>_MC.REG | Inst_clk_div/disp_count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<2>_MC.D | 9530 | ? | 0 | 0 | Inst_clk_div/disp_count<2>_MC | NULL | NULL | Inst_clk_div/disp_count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<2>_MC.Q | 9529 | ? | 0 | 0 | Inst_clk_div/disp_count<2>_MC | NULL | NULL | Inst_clk_div/disp_count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<3>_MC.SI | Inst_clk_div/disp_count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<3>_MC.D1 | 9536 | ? | 0 | 0 | Inst_clk_div/disp_count<3>_MC | NULL | NULL | Inst_clk_div/disp_count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<3>_MC.D2 | 9537 | ? | 0 | 0 | Inst_clk_div/disp_count<3>_MC | NULL | NULL | Inst_clk_div/disp_count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<3>_MC.REG | Inst_clk_div/disp_count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<3>_MC.D | 9535 | ? | 0 | 0 | Inst_clk_div/disp_count<3>_MC | NULL | NULL | Inst_clk_div/disp_count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<3>_MC.Q | 9534 | ? | 0 | 0 | Inst_clk_div/disp_count<3>_MC | NULL | NULL | Inst_clk_div/disp_count<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<4>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<4>_MC.SI | Inst_clk_div/disp_count<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<4>_MC.D1 | 9541 | ? | 0 | 0 | Inst_clk_div/disp_count<4>_MC | NULL | NULL | Inst_clk_div/disp_count<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<4>_MC.D2 | 9542 | ? | 0 | 0 | Inst_clk_div/disp_count<4>_MC | NULL | NULL | Inst_clk_div/disp_count<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<4>_MC.REG | Inst_clk_div/disp_count<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<4>_MC.D | 9540 | ? | 0 | 0 | Inst_clk_div/disp_count<4>_MC | NULL | NULL | Inst_clk_div/disp_count<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<4>_MC.Q | 9539 | ? | 0 | 0 | Inst_clk_div/disp_count<4>_MC | NULL | NULL | Inst_clk_div/disp_count<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<5>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<5>_MC.SI | Inst_clk_div/disp_count<5>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<5>_MC.D1 | 9546 | ? | 0 | 0 | Inst_clk_div/disp_count<5>_MC | NULL | NULL | Inst_clk_div/disp_count<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<5>_MC.D2 | 9547 | ? | 0 | 0 | Inst_clk_div/disp_count<5>_MC | NULL | NULL | Inst_clk_div/disp_count<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<5>_MC.REG | Inst_clk_div/disp_count<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<5>_MC.D | 9545 | ? | 0 | 0 | Inst_clk_div/disp_count<5>_MC | NULL | NULL | Inst_clk_div/disp_count<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<5>_MC.Q | 9544 | ? | 0 | 0 | Inst_clk_div/disp_count<5>_MC | NULL | NULL | Inst_clk_div/disp_count<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<6>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<6>_MC.SI | Inst_clk_div/disp_count<6>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<6>_MC.D1 | 9551 | ? | 0 | 0 | Inst_clk_div/disp_count<6>_MC | NULL | NULL | Inst_clk_div/disp_count<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<6>_MC.D2 | 9552 | ? | 0 | 0 | Inst_clk_div/disp_count<6>_MC | NULL | NULL | Inst_clk_div/disp_count<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<6>_MC.REG | Inst_clk_div/disp_count<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<6>_MC.D | 9550 | ? | 0 | 0 | Inst_clk_div/disp_count<6>_MC | NULL | NULL | Inst_clk_div/disp_count<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<6>_MC.Q | 9549 | ? | 0 | 0 | Inst_clk_div/disp_count<6>_MC | NULL | NULL | Inst_clk_div/disp_count<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<7>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<7>_MC.SI | Inst_clk_div/disp_count<7>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<7>_MC.D1 | 9556 | ? | 0 | 0 | Inst_clk_div/disp_count<7>_MC | NULL | NULL | Inst_clk_div/disp_count<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<7>_MC.D2 | 9557 | ? | 0 | 0 | Inst_clk_div/disp_count<7>_MC | NULL | NULL | Inst_clk_div/disp_count<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<7>_MC.REG | Inst_clk_div/disp_count<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<7>_MC.D | 9555 | ? | 0 | 0 | Inst_clk_div/disp_count<7>_MC | NULL | NULL | Inst_clk_div/disp_count<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<7>_MC.Q | 9554 | ? | 0 | 0 | Inst_clk_div/disp_count<7>_MC | NULL | NULL | Inst_clk_div/disp_count<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<8>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<8>_MC.SI | Inst_clk_div/disp_count<8>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<8>_MC.D1 | 9561 | ? | 0 | 0 | Inst_clk_div/disp_count<8>_MC | NULL | NULL | Inst_clk_div/disp_count<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 8 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<8>_MC.D2 | 9562 | ? | 0 | 0 | Inst_clk_div/disp_count<8>_MC | NULL | NULL | Inst_clk_div/disp_count<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<8>_MC.REG | Inst_clk_div/disp_count<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<8>_MC.D | 9560 | ? | 0 | 0 | Inst_clk_div/disp_count<8>_MC | NULL | NULL | Inst_clk_div/disp_count<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<8>_MC.Q | 9559 | ? | 0 | 0 | Inst_clk_div/disp_count<8>_MC | NULL | NULL | Inst_clk_div/disp_count<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<9>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<9>_MC.SI | Inst_clk_div/disp_count<9>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<9>_MC.D1 | 9566 | ? | 0 | 0 | Inst_clk_div/disp_count<9>_MC | NULL | NULL | Inst_clk_div/disp_count<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 9 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<9>_MC.D2 | 9567 | ? | 0 | 0 | Inst_clk_div/disp_count<9>_MC | NULL | NULL | Inst_clk_div/disp_count<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<9>_MC.REG | Inst_clk_div/disp_count<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<9>_MC.D | 9565 | ? | 0 | 0 | Inst_clk_div/disp_count<9>_MC | NULL | NULL | Inst_clk_div/disp_count<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<9>_MC.Q | 9564 | ? | 0 | 0 | Inst_clk_div/disp_count<9>_MC | NULL | NULL | Inst_clk_div/disp_count<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<11>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<11> | 9568 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<11>_MC.Q | Inst_clk_div/disp_count<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<11>_MC.SI | Inst_clk_div/disp_count<11>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<11>_MC.D1 | 9571 | ? | 0 | 0 | Inst_clk_div/disp_count<11>_MC | NULL | NULL | Inst_clk_div/disp_count<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 11 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<11>_MC.D2 | 9572 | ? | 0 | 0 | Inst_clk_div/disp_count<11>_MC | NULL | NULL | Inst_clk_div/disp_count<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<11>_MC.REG | Inst_clk_div/disp_count<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<11>_MC.D | 9570 | ? | 0 | 0 | Inst_clk_div/disp_count<11>_MC | NULL | NULL | Inst_clk_div/disp_count<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<11>_MC.Q | 9569 | ? | 0 | 0 | Inst_clk_div/disp_count<11>_MC | NULL | NULL | Inst_clk_div/disp_count<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/disp_count<12>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<11> | 9568 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<11>_MC.Q | Inst_clk_div/disp_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/disp_count<12> | 9573 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<12>_MC.Q | Inst_clk_div/disp_count<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/disp_count<12>_MC.SI | Inst_clk_div/disp_count<12>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<0> | 9509 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<0>_MC.Q | Inst_clk_div/disp_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<10> | 9518 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<10>_MC.Q | Inst_clk_div/disp_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<1> | 9523 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<1>_MC.Q | Inst_clk_div/disp_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<2> | 9528 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<2>_MC.Q | Inst_clk_div/disp_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<3> | 9533 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<3>_MC.Q | Inst_clk_div/disp_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<4> | 9538 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<4>_MC.Q | Inst_clk_div/disp_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<5> | 9543 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<5>_MC.Q | Inst_clk_div/disp_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<6> | 9548 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<6>_MC.Q | Inst_clk_div/disp_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<7> | 9553 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<7>_MC.Q | Inst_clk_div/disp_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<8> | 9558 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<8>_MC.Q | Inst_clk_div/disp_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<9> | 9563 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<9>_MC.Q | Inst_clk_div/disp_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/disp_count<11> | 9568 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/disp_count<11>_MC.Q | Inst_clk_div/disp_count<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/disp_count<12>_MC.D1 | 9576 | ? | 0 | 0 | Inst_clk_div/disp_count<12>_MC | NULL | NULL | Inst_clk_div/disp_count<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 12 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9> | IV_TRUE | Inst_clk_div/disp_count<11>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/disp_count<12>_MC.D2 | 9577 | ? | 0 | 0 | Inst_clk_div/disp_count<12>_MC | NULL | NULL | Inst_clk_div/disp_count<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/disp_count<12>_MC.REG | Inst_clk_div/disp_count<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/disp_count<12>_MC.D | 9575 | ? | 0 | 0 | Inst_clk_div/disp_count<12>_MC | NULL | NULL | Inst_clk_div/disp_count<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/disp_count<12>_MC.Q | 9574 | ? | 0 | 0 | Inst_clk_div/disp_count<12>_MC | NULL | NULL | Inst_clk_div/disp_count<12>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | ANO<0> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ANO<0>_MC.Q | 9580 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<0>_MC.Q | ANO<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ANO<0> | 9581 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | ANO<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | ANO<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ANO<1>_MC.Q | 9586 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<1>_MC.Q | ANO<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | ANO<1>_MC.SI | ANO<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ANO<1>_MC.D1 | 9583 | ? | 0 | 0 | ANO<1>_MC | NULL | NULL | ANO<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ANO<1>_MC.D2 | 9584 | ? | 0 | 0 | ANO<1>_MC | NULL | NULL | ANO<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | ANO<1>_MC.REG | ANO<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ANO<1>_MC.D | 9582 | ? | 0 | 0 | ANO<1>_MC | NULL | NULL | ANO<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ANO<1>_MC.Q | 9585 | ? | 0 | 0 | ANO<1>_MC | NULL | NULL | ANO<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | ANO<1> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ANO<1>_MC.Q | 9586 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<1>_MC.Q | ANO<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ANO<1> | 9587 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | ANO<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | ANO<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ANO<2>_MC.Q | 9592 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<2>_MC.Q | ANO<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | ANO<2>_MC.SI | ANO<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ANO<2>_MC.D1 | 9589 | ? | 0 | 0 | ANO<2>_MC | NULL | NULL | ANO<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ANO<2>_MC.D2 | 9590 | ? | 0 | 0 | ANO<2>_MC | NULL | NULL | ANO<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | ANO<2>_MC.REG | ANO<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ANO<2>_MC.D | 9588 | ? | 0 | 0 | ANO<2>_MC | NULL | NULL | ANO<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ANO<2>_MC.Q | 9591 | ? | 0 | 0 | ANO<2>_MC | NULL | NULL | ANO<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | ANO<2> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ANO<2>_MC.Q | 9592 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<2>_MC.Q | ANO<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ANO<2> | 9593 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | ANO<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | ANO<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | ANO<3>_MC.Q | 9598 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<3>_MC.Q | ANO<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | ANO<3>_MC.SI | ANO<3>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | ANO<3>_MC.D1 | 9595 | ? | 0 | 0 | ANO<3>_MC | NULL | NULL | ANO<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | ANO<3>_MC.D2 | 9596 | ? | 0 | 0 | ANO<3>_MC | NULL | NULL | ANO<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | ANO<3>_MC.REG | ANO<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | ANO<3>_MC.D | 9594 | ? | 0 | 0 | ANO<3>_MC | NULL | NULL | ANO<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | ANO<3>_MC.Q | 9597 | ? | 0 | 0 | ANO<3>_MC | NULL | NULL | ANO<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | ANO<3> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | ANO<3>_MC.Q | 9598 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | ANO<3>_MC.Q | ANO<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | ANO<3> | 9599 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | ANO<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<0>_MC.Q | 9822 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<0>_MC.Q | CAT<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<0>_MC.SI | CAT<0>_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<0>_MC.D1 | 9602 | ? | 0 | 0 | CAT<0>_MC | NULL | NULL | CAT<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<0>_MC.D2 | 9601 | ? | 0 | 0 | CAT<0>_MC | NULL | NULL | CAT<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_466
SPPTERM | 1 | IV_TRUE | N_PZ_467
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<0>_MC.REG | CAT<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<0>_MC.D | 9600 | ? | 0 | 0 | CAT<0>_MC | NULL | NULL | CAT<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<0>_MC.Q | 9821 | ? | 0 | 0 | CAT<0>_MC | NULL | NULL | CAT<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_THOU<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_THOU<0>_MC.SI | Inst_Timer_Block/S_THOU<0>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_THOU<0>_MC.D1 | 9606 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<0>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_THOU<0>_MC.D2 | 9607 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<0>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_THOU<0>_MC.REG | Inst_Timer_Block/S_THOU<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_THOU<0>_MC.D | 9605 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<0>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_THOU<0>_MC.Q | 9604 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<0>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | BTN<1>_II | CR_II_Demo_COPY_0_COPY_0 | 16 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | BTN<1> | 9608 | PI | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 10 | 5 | II_REG
NODE | BTN<1>_II/IREG | 9895 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 10 | 5 | II_REG

MACROCELL_INSTANCE | PrldLow | Inst_Timer_Block/T0/TC_ONES_MC | CR_II_Demo_COPY_0_COPY_0 | 1024 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/T0/TC_ONES_MC.SI | Inst_Timer_Block/T0/TC_ONES_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/T0/TC_ONES_MC.D1 | 9614 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_ONES_MC | NULL | NULL | Inst_Timer_Block/T0/TC_ONES_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/T0/TC_ONES_MC.D2 | 9613 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_ONES_MC | NULL | NULL | Inst_Timer_Block/T0/TC_ONES_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_FALSE | BTN<0>_II/UIM
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | Inst_Timer_Block/T0/TC_ONES_MC.REG | Inst_Timer_Block/T0/TC_ONES_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/T0/TC_ONES_MC.D | 9612 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_ONES_MC | NULL | NULL | Inst_Timer_Block/T0/TC_ONES_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/T0/TC_ONES_MC.Q | 9611 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_ONES_MC | NULL | NULL | Inst_Timer_Block/T0/TC_ONES_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_ONES<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR12__ctinst/4 | 9618 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/IREG | 9895 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 10 | 5 | II_REG
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM

SRFF_INSTANCE | Inst_Timer_Block/S_ONES<0>_MC.REG | Inst_Timer_Block/S_ONES<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | BTN<1>_II/IREG | 9895 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 10 | 5 | II_REG
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR12__ctinst/4 | 9618 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_ONES<0>_MC.Q | 9617 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<0>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | LD<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 1280 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<19> | 9724 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<19>_MC.Q | Inst_clk_div/base_count<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD<3>_MC.Q | 9893 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | LD<3>_MC.SI | LD<3>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<19> | 9724 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<19>_MC.Q | Inst_clk_div/base_count<19>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD<3>_MC.D1 | 9621 | ? | 0 | 0 | LD<3>_MC | NULL | NULL | LD<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD<3>_MC.D2 | 9620 | ? | 0 | 0 | LD<3>_MC | NULL | NULL | LD<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_FALSE | LD<3>_MC.UIM
SPPTERM | 3 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<17> | IV_FALSE | Inst_clk_div/base_count<19>
SPPTERM | 3 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<18> | IV_FALSE | Inst_clk_div/base_count<19>
SPPTERM | 7 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<11> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
SPPTERM | 7 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<12> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
SPPTERM | 8 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<9> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
SPPTERM | 9 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<7> | IV_FALSE | Inst_clk_div/base_count<8> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>

SRFF_INSTANCE | LD<3>_MC.REG | LD<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD<3>_MC.D | 9619 | ? | 0 | 0 | LD<3>_MC | NULL | NULL | LD<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD<3>_MC.Q | 9622 | ? | 0 | 0 | LD<3>_MC | NULL | NULL | LD<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<11>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<11>_MC.SI | Inst_clk_div/base_count<11>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<11>_MC.D1 | 9627 | ? | 0 | 0 | Inst_clk_div/base_count<11>_MC | NULL | NULL | Inst_clk_div/base_count<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 11 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<11>_MC.D2 | 9628 | ? | 0 | 0 | Inst_clk_div/base_count<11>_MC | NULL | NULL | Inst_clk_div/base_count<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<11>_MC.REG | Inst_clk_div/base_count<11>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<11>_MC.D | 9626 | ? | 0 | 0 | Inst_clk_div/base_count<11>_MC | NULL | NULL | Inst_clk_div/base_count<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<11>_MC.Q | 9625 | ? | 0 | 0 | Inst_clk_div/base_count<11>_MC | NULL | NULL | Inst_clk_div/base_count<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow+Tff | Inst_clk_div/base_count<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5376 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<0>_MC.SI | Inst_clk_div/base_count<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<0>_MC.D1 | 9633 | ? | 0 | 0 | Inst_clk_div/base_count<0>_MC | NULL | NULL | Inst_clk_div/base_count<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<0>_MC.D2 | 9632 | ? | 0 | 0 | Inst_clk_div/base_count<0>_MC | NULL | NULL | Inst_clk_div/base_count<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<0>_MC.REG | Inst_clk_div/base_count<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<0>_MC.D | 9631 | ? | 0 | 0 | Inst_clk_div/base_count<0>_MC | NULL | NULL | Inst_clk_div/base_count<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<0>_MC.Q | 9630 | ? | 0 | 0 | Inst_clk_div/base_count<0>_MC | NULL | NULL | Inst_clk_div/base_count<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<10>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<10>_MC.SI | Inst_clk_div/base_count<10>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<10>_MC.D1 | 9638 | ? | 0 | 0 | Inst_clk_div/base_count<10>_MC | NULL | NULL | Inst_clk_div/base_count<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<10>_MC.D2 | 9637 | ? | 0 | 0 | Inst_clk_div/base_count<10>_MC | NULL | NULL | Inst_clk_div/base_count<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
SPPTERM | 10 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>

SRFF_INSTANCE | Inst_clk_div/base_count<10>_MC.REG | Inst_clk_div/base_count<10>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<10>_MC.D | 9636 | ? | 0 | 0 | Inst_clk_div/base_count<10>_MC | NULL | NULL | Inst_clk_div/base_count<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<10>_MC.Q | 9635 | ? | 0 | 0 | Inst_clk_div/base_count<10>_MC | NULL | NULL | Inst_clk_div/base_count<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<7>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<7>_MC.SI | Inst_clk_div/base_count<7>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<7>_MC.D1 | 9642 | ? | 0 | 0 | Inst_clk_div/base_count<7>_MC | NULL | NULL | Inst_clk_div/base_count<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<7>_MC.D2 | 9643 | ? | 0 | 0 | Inst_clk_div/base_count<7>_MC | NULL | NULL | Inst_clk_div/base_count<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<7>_MC.REG | Inst_clk_div/base_count<7>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<7>_MC.D | 9641 | ? | 0 | 0 | Inst_clk_div/base_count<7>_MC | NULL | NULL | Inst_clk_div/base_count<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<7>_MC.Q | 9640 | ? | 0 | 0 | Inst_clk_div/base_count<7>_MC | NULL | NULL | Inst_clk_div/base_count<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<1>_MC.SI | Inst_clk_div/base_count<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<1>_MC.D1 | 9647 | ? | 0 | 0 | Inst_clk_div/base_count<1>_MC | NULL | NULL | Inst_clk_div/base_count<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | Inst_clk_div/base_count<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<1>_MC.D2 | 9648 | ? | 0 | 0 | Inst_clk_div/base_count<1>_MC | NULL | NULL | Inst_clk_div/base_count<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<1>_MC.REG | Inst_clk_div/base_count<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<1>_MC.D | 9646 | ? | 0 | 0 | Inst_clk_div/base_count<1>_MC | NULL | NULL | Inst_clk_div/base_count<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<1>_MC.Q | 9645 | ? | 0 | 0 | Inst_clk_div/base_count<1>_MC | NULL | NULL | Inst_clk_div/base_count<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<2>_MC.SI | Inst_clk_div/base_count<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<2>_MC.D1 | 9652 | ? | 0 | 0 | Inst_clk_div/base_count<2>_MC | NULL | NULL | Inst_clk_div/base_count<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<2>_MC.D2 | 9653 | ? | 0 | 0 | Inst_clk_div/base_count<2>_MC | NULL | NULL | Inst_clk_div/base_count<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<2>_MC.REG | Inst_clk_div/base_count<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<2>_MC.D | 9651 | ? | 0 | 0 | Inst_clk_div/base_count<2>_MC | NULL | NULL | Inst_clk_div/base_count<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<2>_MC.Q | 9650 | ? | 0 | 0 | Inst_clk_div/base_count<2>_MC | NULL | NULL | Inst_clk_div/base_count<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<3>_MC.SI | Inst_clk_div/base_count<3>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<3>_MC.D1 | 9657 | ? | 0 | 0 | Inst_clk_div/base_count<3>_MC | NULL | NULL | Inst_clk_div/base_count<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<3>_MC.D2 | 9658 | ? | 0 | 0 | Inst_clk_div/base_count<3>_MC | NULL | NULL | Inst_clk_div/base_count<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<3>_MC.REG | Inst_clk_div/base_count<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<3>_MC.D | 9656 | ? | 0 | 0 | Inst_clk_div/base_count<3>_MC | NULL | NULL | Inst_clk_div/base_count<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<3>_MC.Q | 9655 | ? | 0 | 0 | Inst_clk_div/base_count<3>_MC | NULL | NULL | Inst_clk_div/base_count<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<4>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<4>_MC.SI | Inst_clk_div/base_count<4>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<4>_MC.D1 | 9662 | ? | 0 | 0 | Inst_clk_div/base_count<4>_MC | NULL | NULL | Inst_clk_div/base_count<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<4>_MC.D2 | 9663 | ? | 0 | 0 | Inst_clk_div/base_count<4>_MC | NULL | NULL | Inst_clk_div/base_count<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<4>_MC.REG | Inst_clk_div/base_count<4>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<4>_MC.D | 9661 | ? | 0 | 0 | Inst_clk_div/base_count<4>_MC | NULL | NULL | Inst_clk_div/base_count<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<4>_MC.Q | 9660 | ? | 0 | 0 | Inst_clk_div/base_count<4>_MC | NULL | NULL | Inst_clk_div/base_count<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<5>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<5>_MC.SI | Inst_clk_div/base_count<5>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<5>_MC.D1 | 9667 | ? | 0 | 0 | Inst_clk_div/base_count<5>_MC | NULL | NULL | Inst_clk_div/base_count<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<5>_MC.D2 | 9668 | ? | 0 | 0 | Inst_clk_div/base_count<5>_MC | NULL | NULL | Inst_clk_div/base_count<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<5>_MC.REG | Inst_clk_div/base_count<5>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<5>_MC.D | 9666 | ? | 0 | 0 | Inst_clk_div/base_count<5>_MC | NULL | NULL | Inst_clk_div/base_count<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<5>_MC.Q | 9665 | ? | 0 | 0 | Inst_clk_div/base_count<5>_MC | NULL | NULL | Inst_clk_div/base_count<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<6>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<6>_MC.SI | Inst_clk_div/base_count<6>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<6>_MC.D1 | 9672 | ? | 0 | 0 | Inst_clk_div/base_count<6>_MC | NULL | NULL | Inst_clk_div/base_count<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<6>_MC.D2 | 9673 | ? | 0 | 0 | Inst_clk_div/base_count<6>_MC | NULL | NULL | Inst_clk_div/base_count<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<6>_MC.REG | Inst_clk_div/base_count<6>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<6>_MC.D | 9671 | ? | 0 | 0 | Inst_clk_div/base_count<6>_MC | NULL | NULL | Inst_clk_div/base_count<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<6>_MC.Q | 9670 | ? | 0 | 0 | Inst_clk_div/base_count<6>_MC | NULL | NULL | Inst_clk_div/base_count<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<8>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<8>_MC.SI | Inst_clk_div/base_count<8>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<8>_MC.D1 | 9677 | ? | 0 | 0 | Inst_clk_div/base_count<8>_MC | NULL | NULL | Inst_clk_div/base_count<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_FALSE | N_PZ_446
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<8>_MC.D2 | 9678 | ? | 0 | 0 | Inst_clk_div/base_count<8>_MC | NULL | NULL | Inst_clk_div/base_count<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<8>_MC.REG | Inst_clk_div/base_count<8>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<8>_MC.D | 9676 | ? | 0 | 0 | Inst_clk_div/base_count<8>_MC | NULL | NULL | Inst_clk_div/base_count<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<8>_MC.Q | 9675 | ? | 0 | 0 | Inst_clk_div/base_count<8>_MC | NULL | NULL | Inst_clk_div/base_count<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_446_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<19> | 9724 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<19>_MC.Q | Inst_clk_div/base_count<19>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_446_MC.SI | N_PZ_446_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<19> | 9724 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<19>_MC.Q | Inst_clk_div/base_count<19>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_446_MC.D1 | 9682 | ? | 0 | 0 | N_PZ_446_MC | NULL | NULL | N_PZ_446_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 12 | IV_FALSE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_FALSE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<17> | IV_TRUE | Inst_clk_div/base_count<18> | IV_TRUE | Inst_clk_div/base_count<19>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_446_MC.D2 | 9683 | ? | 0 | 0 | N_PZ_446_MC | NULL | NULL | N_PZ_446_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | N_PZ_446_MC.REG | N_PZ_446_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_446_MC.D | 9681 | ? | 0 | 0 | N_PZ_446_MC | NULL | NULL | N_PZ_446_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_446_MC.Q | 9680 | ? | 0 | 0 | N_PZ_446_MC | NULL | NULL | N_PZ_446_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<12>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<12>_MC.SI | Inst_clk_div/base_count<12>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<12>_MC.D1 | 9688 | ? | 0 | 0 | Inst_clk_div/base_count<12>_MC | NULL | NULL | Inst_clk_div/base_count<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<12>_MC.D2 | 9687 | ? | 0 | 0 | Inst_clk_div/base_count<12>_MC | NULL | NULL | Inst_clk_div/base_count<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
SPPTERM | 12 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>

SRFF_INSTANCE | Inst_clk_div/base_count<12>_MC.REG | Inst_clk_div/base_count<12>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<12>_MC.D | 9686 | ? | 0 | 0 | Inst_clk_div/base_count<12>_MC | NULL | NULL | Inst_clk_div/base_count<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<12>_MC.Q | 9685 | ? | 0 | 0 | Inst_clk_div/base_count<12>_MC | NULL | NULL | Inst_clk_div/base_count<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<9>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<9>_MC.SI | Inst_clk_div/base_count<9>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<9>_MC.D1 | 9692 | ? | 0 | 0 | Inst_clk_div/base_count<9>_MC | NULL | NULL | Inst_clk_div/base_count<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<9>_MC.D2 | 9693 | ? | 0 | 0 | Inst_clk_div/base_count<9>_MC | NULL | NULL | Inst_clk_div/base_count<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<9>_MC.REG | Inst_clk_div/base_count<9>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<9>_MC.D | 9691 | ? | 0 | 0 | Inst_clk_div/base_count<9>_MC | NULL | NULL | Inst_clk_div/base_count<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<9>_MC.Q | 9690 | ? | 0 | 0 | Inst_clk_div/base_count<9>_MC | NULL | NULL | Inst_clk_div/base_count<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<13>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<13>_MC.SI | Inst_clk_div/base_count<13>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<13>_MC.D1 | 9698 | ? | 0 | 0 | Inst_clk_div/base_count<13>_MC | NULL | NULL | Inst_clk_div/base_count<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<13>_MC.D2 | 9697 | ? | 0 | 0 | Inst_clk_div/base_count<13>_MC | NULL | NULL | Inst_clk_div/base_count<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
SPPTERM | 13 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9>

SRFF_INSTANCE | Inst_clk_div/base_count<13>_MC.REG | Inst_clk_div/base_count<13>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<13>_MC.D | 9696 | ? | 0 | 0 | Inst_clk_div/base_count<13>_MC | NULL | NULL | Inst_clk_div/base_count<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<13>_MC.Q | 9695 | ? | 0 | 0 | Inst_clk_div/base_count<13>_MC | NULL | NULL | Inst_clk_div/base_count<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<14>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<14>_MC.SI | Inst_clk_div/base_count<14>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<14>_MC.D1 | 9702 | ? | 0 | 0 | Inst_clk_div/base_count<14>_MC | NULL | NULL | Inst_clk_div/base_count<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 14 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<14>_MC.D2 | 9703 | ? | 0 | 0 | Inst_clk_div/base_count<14>_MC | NULL | NULL | Inst_clk_div/base_count<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<14>_MC.REG | Inst_clk_div/base_count<14>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<14>_MC.D | 9701 | ? | 0 | 0 | Inst_clk_div/base_count<14>_MC | NULL | NULL | Inst_clk_div/base_count<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<14>_MC.Q | 9700 | ? | 0 | 0 | Inst_clk_div/base_count<14>_MC | NULL | NULL | Inst_clk_div/base_count<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<15>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<15>_MC.SI | Inst_clk_div/base_count<15>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<15>_MC.D1 | 9707 | ? | 0 | 0 | Inst_clk_div/base_count<15>_MC | NULL | NULL | Inst_clk_div/base_count<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 15 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<15>_MC.D2 | 9708 | ? | 0 | 0 | Inst_clk_div/base_count<15>_MC | NULL | NULL | Inst_clk_div/base_count<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<15>_MC.REG | Inst_clk_div/base_count<15>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<15>_MC.D | 9706 | ? | 0 | 0 | Inst_clk_div/base_count<15>_MC | NULL | NULL | Inst_clk_div/base_count<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<15>_MC.Q | 9705 | ? | 0 | 0 | Inst_clk_div/base_count<15>_MC | NULL | NULL | Inst_clk_div/base_count<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<16>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<16>_MC.SI | Inst_clk_div/base_count<16>_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<16>_MC.D1 | 9712 | ? | 0 | 0 | Inst_clk_div/base_count<16>_MC | NULL | NULL | Inst_clk_div/base_count<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 16 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<16>_MC.D2 | 9713 | ? | 0 | 0 | Inst_clk_div/base_count<16>_MC | NULL | NULL | Inst_clk_div/base_count<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<16>_MC.REG | Inst_clk_div/base_count<16>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<16>_MC.D | 9711 | ? | 0 | 0 | Inst_clk_div/base_count<16>_MC | NULL | NULL | Inst_clk_div/base_count<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<16>_MC.Q | 9710 | ? | 0 | 0 | Inst_clk_div/base_count<16>_MC | NULL | NULL | Inst_clk_div/base_count<16>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<17>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<17>_MC.SI | Inst_clk_div/base_count<17>_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<17>_MC.D1 | 9717 | ? | 0 | 0 | Inst_clk_div/base_count<17>_MC | NULL | NULL | Inst_clk_div/base_count<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 17 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<17>_MC.D2 | 9718 | ? | 0 | 0 | Inst_clk_div/base_count<17>_MC | NULL | NULL | Inst_clk_div/base_count<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_clk_div/base_count<17>_MC.REG | Inst_clk_div/base_count<17>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<17>_MC.D | 9716 | ? | 0 | 0 | Inst_clk_div/base_count<17>_MC | NULL | NULL | Inst_clk_div/base_count<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<17>_MC.Q | 9715 | ? | 0 | 0 | Inst_clk_div/base_count<17>_MC | NULL | NULL | Inst_clk_div/base_count<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<18>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 21 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<18>_MC.SI | Inst_clk_div/base_count<18>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<18>_MC.D1 | 9723 | ? | 0 | 0 | Inst_clk_div/base_count<18>_MC | NULL | NULL | Inst_clk_div/base_count<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<18>_MC.D2 | 9722 | ? | 0 | 0 | Inst_clk_div/base_count<18>_MC | NULL | NULL | Inst_clk_div/base_count<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
SPPTERM | 18 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16> | IV_TRUE | Inst_clk_div/base_count<17>

SRFF_INSTANCE | Inst_clk_div/base_count<18>_MC.REG | Inst_clk_div/base_count<18>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<18>_MC.D | 9721 | ? | 0 | 0 | Inst_clk_div/base_count<18>_MC | NULL | NULL | Inst_clk_div/base_count<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<18>_MC.Q | 9720 | ? | 0 | 0 | Inst_clk_div/base_count<18>_MC | NULL | NULL | Inst_clk_div/base_count<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_clk_div/base_count<19>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 22 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_clk_div/base_count<19> | 9724 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<19>_MC.Q | Inst_clk_div/base_count<19>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_clk_div/base_count<19>_MC.SI | Inst_clk_div/base_count<19>_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<0> | 9629 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<0>_MC.Q | Inst_clk_div/base_count<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<7> | 9639 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<7>_MC.Q | Inst_clk_div/base_count<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<1> | 9644 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<1>_MC.Q | Inst_clk_div/base_count<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<2> | 9649 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<2>_MC.Q | Inst_clk_div/base_count<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<3> | 9654 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<3>_MC.Q | Inst_clk_div/base_count<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<4> | 9659 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<4>_MC.Q | Inst_clk_div/base_count<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<5> | 9664 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<5>_MC.Q | Inst_clk_div/base_count<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<6> | 9669 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<6>_MC.Q | Inst_clk_div/base_count<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_446 | 9679 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_446_MC.Q | N_PZ_446_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<11> | 9624 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<11>_MC.Q | Inst_clk_div/base_count<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<10> | 9634 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<10>_MC.Q | Inst_clk_div/base_count<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<8> | 9674 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<8>_MC.Q | Inst_clk_div/base_count<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<12> | 9684 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<12>_MC.Q | Inst_clk_div/base_count<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<9> | 9689 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<9>_MC.Q | Inst_clk_div/base_count<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<13> | 9694 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<13>_MC.Q | Inst_clk_div/base_count<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<14> | 9699 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<14>_MC.Q | Inst_clk_div/base_count<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<15> | 9704 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<15>_MC.Q | Inst_clk_div/base_count<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<16> | 9709 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<16>_MC.Q | Inst_clk_div/base_count<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<17> | 9714 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<17>_MC.Q | Inst_clk_div/base_count<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_clk_div/base_count<18> | 9719 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_clk_div/base_count<18>_MC.Q | Inst_clk_div/base_count<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_clk_div/base_count<19>_MC.D1 | 9728 | ? | 0 | 0 | Inst_clk_div/base_count<19>_MC | NULL | NULL | Inst_clk_div/base_count<19>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_clk_div/base_count<19>_MC.D2 | 9727 | ? | 0 | 0 | Inst_clk_div/base_count<19>_MC | NULL | NULL | Inst_clk_div/base_count<19>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
SPPTERM | 19 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16> | IV_TRUE | Inst_clk_div/base_count<17> | IV_TRUE | Inst_clk_div/base_count<18>

SRFF_INSTANCE | Inst_clk_div/base_count<19>_MC.REG | Inst_clk_div/base_count<19>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_clk_div/base_count<19>_MC.D | 9726 | ? | 0 | 0 | Inst_clk_div/base_count<19>_MC | NULL | NULL | Inst_clk_div/base_count<19>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | CLK_II/FCLK | 9515 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CLK_II | 3 | 5 | II_FCLK
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_clk_div/base_count<19>_MC.Q | 9725 | ? | 0 | 0 | Inst_clk_div/base_count<19>_MC | NULL | NULL | Inst_clk_div/base_count<19>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_ONES<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_ONES<1>_MC.SI | Inst_Timer_Block/S_ONES<1>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_ONES<1>_MC.D1 | 9732 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<1>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_ONES<1>_MC.D2 | 9733 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<1>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | Inst_Timer_Block/S_ONES<1>_MC.REG | Inst_Timer_Block/S_ONES<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_ONES<1>_MC.D | 9731 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<1>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_ONES<1>_MC.Q | 9730 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<1>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_ONES<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_ONES<2>_MC.SI | Inst_Timer_Block/S_ONES<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_ONES<2>_MC.D1 | 9737 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<2>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_ONES<2>_MC.D2 | 9738 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<2>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_ONES<2>_MC.REG | Inst_Timer_Block/S_ONES<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_ONES<2>_MC.D | 9736 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<2>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_ONES<2>_MC.Q | 9735 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<2>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_ONES<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_ONES<3>_MC.SI | Inst_Timer_Block/S_ONES<3>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_ONES<3>_MC.D1 | 9744 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<3>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_ONES<3>_MC.D2 | 9743 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<3>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2>
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | Inst_Timer_Block/S_ONES<3>_MC.REG | Inst_Timer_Block/S_ONES<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_ONES<3>_MC.D | 9742 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<3>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_ONES<3>_MC.Q | 9741 | ? | 0 | 0 | Inst_Timer_Block/S_ONES<3>_MC | NULL | NULL | Inst_Timer_Block/S_ONES<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Inst_Timer_Block/T0/TC_TENS_MC | CR_II_Demo_COPY_0_COPY_0 | 1024 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/T0/TC_TENS_MC.SI | Inst_Timer_Block/T0/TC_TENS_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/T0/TC_TENS_MC.D1 | 9750 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_TENS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_TENS_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/T0/TC_TENS_MC.D2 | 9749 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_TENS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_TENS_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
SPPTERM | 7 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>

SRFF_INSTANCE | Inst_Timer_Block/T0/TC_TENS_MC.REG | Inst_Timer_Block/T0/TC_TENS_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/T0/TC_TENS_MC.D | 9748 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_TENS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_TENS_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/T0/TC_TENS_MC.Q | 9747 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_TENS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_TENS_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_TENS<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_TENS<0>_MC.SI | Inst_Timer_Block/S_TENS<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_TENS<0>_MC.D1 | 9754 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<0>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_TENS<0>_MC.D2 | 9755 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<0>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_TENS<0>_MC.REG | Inst_Timer_Block/S_TENS<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_TENS<0>_MC.D | 9753 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<0>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_TENS<0>_MC.Q | 9752 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<0>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_TENS<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_TENS<1>_MC.SI | Inst_Timer_Block/S_TENS<1>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_TENS<1>_MC.D1 | 9759 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<1>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_TENS<1>_MC.D2 | 9760 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<1>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>

SRFF_INSTANCE | Inst_Timer_Block/S_TENS<1>_MC.REG | Inst_Timer_Block/S_TENS<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_TENS<1>_MC.D | 9758 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<1>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_TENS<1>_MC.Q | 9757 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<1>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_TENS<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_TENS<2>_MC.SI | Inst_Timer_Block/S_TENS<2>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_TENS<2>_MC.D1 | 9764 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<2>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_TENS<2>_MC.D2 | 9765 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<2>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_TENS<2>_MC.REG | Inst_Timer_Block/S_TENS<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_TENS<2>_MC.D | 9763 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<2>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_TENS<2>_MC.Q | 9762 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<2>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_TENS<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_TENS<3>_MC.SI | Inst_Timer_Block/S_TENS<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_TENS<3>_MC.D1 | 9770 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<3>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_TENS<3>_MC.D2 | 9769 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<3>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2>
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>

SRFF_INSTANCE | Inst_Timer_Block/S_TENS<3>_MC.REG | Inst_Timer_Block/S_TENS<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_TENS<3>_MC.D | 9768 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<3>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_TENS<3>_MC.Q | 9767 | ? | 0 | 0 | Inst_Timer_Block/S_TENS<3>_MC | NULL | NULL | Inst_Timer_Block/S_TENS<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | Inst_Timer_Block/T0/TC_HUNS_MC | CR_II_Demo_COPY_0_COPY_0 | 1024 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/T0/TC_HUNS_MC.SI | Inst_Timer_Block/T0/TC_HUNS_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/UIM | 9615 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/T0/TC_HUNS_MC.D1 | 9775 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_HUNS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/T0/TC_HUNS_MC.D2 | 9774 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_HUNS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
SPPTERM | 8 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>

SRFF_INSTANCE | Inst_Timer_Block/T0/TC_HUNS_MC.REG | Inst_Timer_Block/T0/TC_HUNS_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/T0/TC_HUNS_MC.D | 9773 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_HUNS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/T0/TC_HUNS_MC.Q | 9772 | ? | 0 | 0 | Inst_Timer_Block/T0/TC_HUNS_MC | NULL | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_HUNS<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_HUNS<0>_MC.SI | Inst_Timer_Block/S_HUNS<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<0>_MC.D1 | 9779 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<0>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<0>_MC.D2 | 9780 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<0>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_HUNS<0>_MC.REG | Inst_Timer_Block/S_HUNS<0>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_HUNS<0>_MC.D | 9778 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<0>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_HUNS<0>_MC.Q | 9777 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<0>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_HUNS<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_HUNS<1>_MC.SI | Inst_Timer_Block/S_HUNS<1>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<1>_MC.D1 | 9785 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<1>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<1>_MC.D2 | 9784 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<1>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1>
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>

SRFF_INSTANCE | Inst_Timer_Block/S_HUNS<1>_MC.REG | Inst_Timer_Block/S_HUNS<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_HUNS<1>_MC.D | 9783 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<1>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_HUNS<1>_MC.Q | 9782 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<1>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_HUNS<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_HUNS<2>_MC.SI | Inst_Timer_Block/S_HUNS<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<2>_MC.D1 | 9789 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<2>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<2>_MC.D2 | 9790 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<2>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_HUNS<2>_MC.REG | Inst_Timer_Block/S_HUNS<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_HUNS<2>_MC.D | 9788 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<2>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_HUNS<2>_MC.Q | 9787 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<2>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_HUNS<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_HUNS<3>_MC.SI | Inst_Timer_Block/S_HUNS<3>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<3>_MC.D1 | 9795 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<3>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_HUNS<3>_MC.D2 | 9794 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<3>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
SPPTERM | 7 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>

SRFF_INSTANCE | Inst_Timer_Block/S_HUNS<3>_MC.REG | Inst_Timer_Block/S_HUNS<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_HUNS<3>_MC.D | 9793 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<3>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_HUNS<3>_MC.Q | 9792 | ? | 0 | 0 | Inst_Timer_Block/S_HUNS<3>_MC | NULL | NULL | Inst_Timer_Block/S_HUNS<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_THOU<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_THOU<1>_MC.SI | Inst_Timer_Block/S_THOU<1>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_THOU<1>_MC.D1 | 9800 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<1>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_THOU<1>_MC.D2 | 9799 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<1>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<1>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<2>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_FALSE | Inst_Timer_Block/S_THOU<3>

SRFF_INSTANCE | Inst_Timer_Block/S_THOU<1>_MC.REG | Inst_Timer_Block/S_THOU<1>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_THOU<1>_MC.D | 9798 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<1>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_THOU<1>_MC.Q | 9797 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<1>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_THOU<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_THOU<2>_MC.SI | Inst_Timer_Block/S_THOU<2>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_THOU<2>_MC.D1 | 9804 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<2>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<1>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_THOU<2>_MC.D2 | 9805 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<2>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Inst_Timer_Block/S_THOU<2>_MC.REG | Inst_Timer_Block/S_THOU<2>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_THOU<2>_MC.D | 9803 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<2>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_THOU<2>_MC.Q | 9802 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<2>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | Inst_Timer_Block/S_THOU<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | Inst_Timer_Block/S_THOU<3>_MC.SI | Inst_Timer_Block/S_THOU<3>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | BTN<1>_II/UIM | 9609 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_ONES | 9610 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_ONES_MC.Q | Inst_Timer_Block/T0/TC_ONES_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_TENS | 9746 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_TENS_MC.Q | Inst_Timer_Block/T0/TC_TENS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/T0/TC_HUNS | 9771 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/T0/TC_HUNS_MC.Q | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Inst_Timer_Block/S_THOU<3>_MC.D1 | 9810 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<3>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Inst_Timer_Block/S_THOU<3>_MC.D2 | 9809 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<3>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 7 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2>
SPPTERM | 8 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>

SRFF_INSTANCE | Inst_Timer_Block/S_THOU<3>_MC.REG | Inst_Timer_Block/S_THOU<3>_MC | 0 | 3 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Inst_Timer_Block/S_THOU<3>_MC.D | 9808 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<3>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
NODE | BTN<0>_II/FSR- | 9517 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | BTN<0>_II | 9 | 5 | II_FSRINV
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Inst_Timer_Block/S_THOU<3>_MC.Q | 9807 | ? | 0 | 0 | Inst_Timer_Block/S_THOU<3>_MC | NULL | NULL | Inst_Timer_Block/S_THOU<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_466_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_466_MC.SI | N_PZ_466_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_466_MC.D1 | 9815 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_466_MC.D2 | 9814 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | N_PZ_466_MC.REG | N_PZ_466_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_466_MC.D | 9813 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_466_MC.Q | 9812 | ? | 0 | 0 | N_PZ_466_MC | NULL | NULL | N_PZ_466_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_467_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_467_MC.SI | N_PZ_467_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_467_MC.D1 | 9820 | ? | 0 | 0 | N_PZ_467_MC | NULL | NULL | N_PZ_467_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_467_MC.D2 | 9819 | ? | 0 | 0 | N_PZ_467_MC | NULL | NULL | N_PZ_467_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>

SRFF_INSTANCE | N_PZ_467_MC.REG | N_PZ_467_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_467_MC.D | 9818 | ? | 0 | 0 | N_PZ_467_MC | NULL | NULL | N_PZ_467_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_467_MC.Q | 9817 | ? | 0 | 0 | N_PZ_467_MC | NULL | NULL | N_PZ_467_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<0> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<0>_MC.Q | 9822 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<0>_MC.Q | CAT<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<0> | 9823 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<1>_MC.Q | 9828 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<1>_MC.Q | CAT<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<1>_MC.SI | CAT<1>_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<1>_MC.D1 | 9826 | ? | 0 | 0 | CAT<1>_MC | NULL | NULL | CAT<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<1>_MC.D2 | 9825 | ? | 0 | 0 | CAT<1>_MC | NULL | NULL | CAT<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | N_PZ_466
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | N_PZ_467
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | N_PZ_467
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | N_PZ_466
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3> | IV_FALSE | N_PZ_467
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3> | IV_FALSE | N_PZ_467
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<1>_MC.REG | CAT<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<1>_MC.D | 9824 | ? | 0 | 0 | CAT<1>_MC | NULL | NULL | CAT<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<1>_MC.Q | 9827 | ? | 0 | 0 | CAT<1>_MC | NULL | NULL | CAT<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<1> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<1>_MC.Q | 9828 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<1>_MC.Q | CAT<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<1> | 9829 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CAT<2>_BUFR | 9833 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<2>_BUFR_MC.Q | CAT<2>_BUFR_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<2>_MC.Q | 9839 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<2>_MC.Q | CAT<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<2>_MC.SI | CAT<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | CAT<2>_BUFR | 9833 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<2>_BUFR_MC.Q | CAT<2>_BUFR_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<2>_MC.D1 | 9831 | ? | 0 | 0 | CAT<2>_MC | NULL | NULL | CAT<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | CAT<2>_BUFR
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<2>_MC.D2 | 9832 | ? | 0 | 0 | CAT<2>_MC | NULL | NULL | CAT<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | CAT<2>_MC.REG | CAT<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<2>_MC.D | 9830 | ? | 0 | 0 | CAT<2>_MC | NULL | NULL | CAT<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<2>_MC.Q | 9838 | ? | 0 | 0 | CAT<2>_MC | NULL | NULL | CAT<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | CAT<2>_BUFR_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | CAT<2>_BUFR | 9833 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<2>_BUFR_MC.Q | CAT<2>_BUFR_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | CAT<2>_BUFR_MC.SI | CAT<2>_BUFR_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<2>_BUFR_MC.D1 | 9837 | ? | 0 | 0 | CAT<2>_BUFR_MC | NULL | NULL | CAT<2>_BUFR_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<2>_BUFR_MC.D2 | 9836 | ? | 0 | 0 | CAT<2>_BUFR_MC | NULL | NULL | CAT<2>_BUFR_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<2>_BUFR_MC.REG | CAT<2>_BUFR_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<2>_BUFR_MC.D | 9835 | ? | 0 | 0 | CAT<2>_BUFR_MC | NULL | NULL | CAT<2>_BUFR_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<2>_BUFR_MC.Q | 9834 | ? | 0 | 0 | CAT<2>_BUFR_MC | NULL | NULL | CAT<2>_BUFR_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<2> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<2>_MC.Q | 9839 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<2>_MC.Q | CAT<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<2> | 9840 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<3>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<3>_MC.Q | 9845 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<3>_MC.Q | CAT<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<3>_MC.SI | CAT<3>_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<3>_MC.D1 | 9843 | ? | 0 | 0 | CAT<3>_MC | NULL | NULL | CAT<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<3>_MC.D2 | 9842 | ? | 0 | 0 | CAT<3>_MC | NULL | NULL | CAT<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_466
SPPTERM | 1 | IV_TRUE | N_PZ_467
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<3>_MC.REG | CAT<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<3>_MC.D | 9841 | ? | 0 | 0 | CAT<3>_MC | NULL | NULL | CAT<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<3>_MC.Q | 9844 | ? | 0 | 0 | CAT<3>_MC | NULL | NULL | CAT<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<3> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<3>_MC.Q | 9845 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<3>_MC.Q | CAT<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<3> | 9846 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<4>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<4>_MC.Q | 9851 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<4>_MC.Q | CAT<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<4>_MC.SI | CAT<4>_MC | 0 | 20 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_466 | 9811 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_466_MC.Q | N_PZ_466_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_467 | 9816 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | N_PZ_467_MC.Q | N_PZ_467_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<4>_MC.D1 | 9849 | ? | 0 | 0 | CAT<4>_MC | NULL | NULL | CAT<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<4>_MC.D2 | 9848 | ? | 0 | 0 | CAT<4>_MC | NULL | NULL | CAT<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_466
SPPTERM | 1 | IV_TRUE | N_PZ_467
SPPTERM | 4 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 4 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 4 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 4 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2>

SRFF_INSTANCE | CAT<4>_MC.REG | CAT<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<4>_MC.D | 9847 | ? | 0 | 0 | CAT<4>_MC | NULL | NULL | CAT<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<4>_MC.Q | 9850 | ? | 0 | 0 | CAT<4>_MC | NULL | NULL | CAT<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<4> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<4>_MC.Q | 9851 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<4>_MC.Q | CAT<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<4> | 9852 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<5>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<5>_MC.Q | 9857 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<5>_MC.Q | CAT<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<5>_MC.SI | CAT<5>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<5>_MC.D1 | 9855 | ? | 0 | 0 | CAT<5>_MC | NULL | NULL | CAT<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<5>_MC.D2 | 9854 | ? | 0 | 0 | CAT<5>_MC | NULL | NULL | CAT<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<5>_MC.REG | CAT<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<5>_MC.D | 9853 | ? | 0 | 0 | CAT<5>_MC | NULL | NULL | CAT<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<5>_MC.Q | 9856 | ? | 0 | 0 | CAT<5>_MC | NULL | NULL | CAT<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<5> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<5>_MC.Q | 9857 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<5>_MC.Q | CAT<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<5> | 9858 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | CAT<6>_MC | CR_II_Demo_COPY_0_COPY_0 | 0 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<6>_MC.Q | 9863 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<6>_MC.Q | CAT<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<6>_MC.SI | CAT<6>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<1> | 9796 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<1>_MC.Q | Inst_Timer_Block/S_THOU<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<2> | 9801 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<2>_MC.Q | Inst_Timer_Block/S_THOU<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<3> | 9806 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<3>_MC.Q | Inst_Timer_Block/S_THOU<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<1> | 9781 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<1>_MC.Q | Inst_Timer_Block/S_HUNS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<2> | 9786 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<2>_MC.Q | Inst_Timer_Block/S_HUNS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<3> | 9791 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<3>_MC.Q | Inst_Timer_Block/S_HUNS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<1> | 9756 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<1>_MC.Q | Inst_Timer_Block/S_TENS<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<2> | 9761 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<2>_MC.Q | Inst_Timer_Block/S_TENS<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<3> | 9766 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<3>_MC.Q | Inst_Timer_Block/S_TENS<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<1> | 9729 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<1>_MC.Q | Inst_Timer_Block/S_ONES<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<2> | 9734 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<2>_MC.Q | Inst_Timer_Block/S_ONES<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<3> | 9740 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<3>_MC.Q | Inst_Timer_Block/S_ONES<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_THOU<0> | 9603 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_THOU<0>_MC.Q | Inst_Timer_Block/S_THOU<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_HUNS<0> | 9776 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_HUNS<0>_MC.Q | Inst_Timer_Block/S_HUNS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_TENS<0> | 9751 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_TENS<0>_MC.Q | Inst_Timer_Block/S_TENS<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_ONES<0> | 9616 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_ONES<0>_MC.Q | Inst_Timer_Block/S_ONES<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<6>_MC.D1 | 9861 | ? | 0 | 0 | CAT<6>_MC | NULL | NULL | CAT<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<6>_MC.D2 | 9860 | ? | 0 | 0 | CAT<6>_MC | NULL | NULL | CAT<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>

SRFF_INSTANCE | CAT<6>_MC.REG | CAT<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<6>_MC.D | 9859 | ? | 0 | 0 | CAT<6>_MC | NULL | NULL | CAT<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<6>_MC.Q | 9862 | ? | 0 | 0 | CAT<6>_MC | NULL | NULL | CAT<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<6> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<6>_MC.Q | 9863 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<6>_MC.Q | CAT<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<6> | 9864 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | CAT<7>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | CAT<7>_MC.Q | 9869 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<7>_MC.Q | CAT<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | CAT<7>_MC.SI | CAT<7>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<1> | 9493 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<1>_MC.Q | Inst_Timer_Block/S_2BIT<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | Inst_Timer_Block/S_2BIT<0> | 9498 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | Inst_Timer_Block/S_2BIT<0>_MC.Q | Inst_Timer_Block/S_2BIT<0>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | CAT<7>_MC.D1 | 9866 | ? | 0 | 0 | CAT<7>_MC | NULL | NULL | CAT<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | CAT<7>_MC.D2 | 9867 | ? | 0 | 0 | CAT<7>_MC | NULL | NULL | CAT<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | CAT<7>_MC.REG | CAT<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | CAT<7>_MC.D | 9865 | ? | 0 | 0 | CAT<7>_MC | NULL | NULL | CAT<7>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | CAT<7>_MC.Q | 9868 | ? | 0 | 0 | CAT<7>_MC | NULL | NULL | CAT<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | CAT<7> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | CAT<7>_MC.Q | 9869 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | CAT<7>_MC.Q | CAT<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | CAT<7> | 9870 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | CAT<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | LD<0>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD<0>_MC.Q | 9879 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<0>_MC.Q | LD<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD<0>_MC.SI | LD<0>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD<0>_MC.D1 | 9872 | ? | 0 | 0 | LD<0>_MC | NULL | NULL | LD<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD<0>_MC.D2 | 9873 | ? | 0 | 0 | LD<0>_MC | NULL | NULL | LD<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD<0>_MC.REG | LD<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD<0>_MC.D | 9871 | ? | 0 | 0 | LD<0>_MC | NULL | NULL | LD<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD<0>_MC.Q | 9878 | ? | 0 | 0 | LD<0>_MC | NULL | NULL | LD<0>_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SW<1>_II | CR_II_Demo_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW<1> | 9874 | PI | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | SW<0>_II | CR_II_Demo_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SW<0> | 9876 | PI | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | LD<0> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD<0>_MC.Q | 9879 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<0>_MC.Q | LD<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD<0> | 9880 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | LD<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | LD<1>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD<1>_MC.Q | 9885 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<1>_MC.Q | LD<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD<1>_MC.SI | LD<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD<1>_MC.D1 | 9882 | ? | 0 | 0 | LD<1>_MC | NULL | NULL | LD<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD<1>_MC.D2 | 9883 | ? | 0 | 0 | LD<1>_MC | NULL | NULL | LD<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD<1>_MC.REG | LD<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD<1>_MC.D | 9881 | ? | 0 | 0 | LD<1>_MC | NULL | NULL | LD<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD<1>_MC.Q | 9884 | ? | 0 | 0 | LD<1>_MC | NULL | NULL | LD<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD<1> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD<1>_MC.Q | 9885 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<1>_MC.Q | LD<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD<1> | 9886 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | LD<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | LD<2>_MC | CR_II_Demo_COPY_0_COPY_0 | 256 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LD<2>_MC.Q | 9891 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<2>_MC.Q | LD<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LD<2>_MC.SI | LD<2>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<1>_II/UIM | 9875 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<1>_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SW<0>_II/UIM | 9877 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | SW<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LD<2>_MC.D1 | 9888 | ? | 0 | 0 | LD<2>_MC | NULL | NULL | LD<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LD<2>_MC.D2 | 9889 | ? | 0 | 0 | LD<2>_MC | NULL | NULL | LD<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LD<2>_MC.REG | LD<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LD<2>_MC.D | 9887 | ? | 0 | 0 | LD<2>_MC | NULL | NULL | LD<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LD<2>_MC.Q | 9890 | ? | 0 | 0 | LD<2>_MC | NULL | NULL | LD<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LD<2> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD<2>_MC.Q | 9891 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<2>_MC.Q | LD<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD<2> | 9892 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | LD<2> | 0 | 6 | OI_OUT

OUTPUT_INSTANCE | 0 | LD<3> | CR_II_Demo_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LD<3>_MC.Q | 9893 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LD<3> | 9894 | PO | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | LD<3> | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Inst_clk_div/base_count<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 2 | Inst_clk_div/base_count<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | Inst_clk_div/base_count<17>_MC | 1 | BTN<0>_II | 1 | NULL | 0 | 143 | 51200
FBPIN | 4 | Inst_clk_div/base_count<19>_MC | 1 | NULL | 0 | NULL | 0 | 142 | 49152
FBPIN | 5 | Inst_clk_div/base_count<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | Inst_clk_div/base_count<18>_MC | 1 | NULL | 0 | NULL | 0 | 140 | 49152
FBPIN | 7 | Inst_clk_div/base_count<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Inst_clk_div/base_count<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Inst_clk_div/base_count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Inst_clk_div/base_count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | Inst_clk_div/base_count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Inst_clk_div/base_count<13>_MC | 1 | NULL | 0 | NULL | 0 | 139 | 49152
FBPIN | 13 | Inst_clk_div/base_count<12>_MC | 1 | NULL | 0 | NULL | 0 | 138 | 49152
FBPIN | 14 | Inst_clk_div/base_count<10>_MC | 1 | NULL | 0 | NULL | 0 | 137 | 49152
FBPIN | 15 | Inst_clk_div/disp_count<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | Inst_clk_div/base_count<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Inst_Timer_Block/S_HUNS<2>_MC | 1 | NULL | 0 | NULL | 0 | 2 | 53248
FBPIN | 2 | Inst_Timer_Block/S_HUNS<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 3 | Inst_Timer_Block/T0/TC_ONES_MC | 1 | NULL | 0 | NULL | 0 | 3 | 53248
FBPIN | 4 | Inst_Timer_Block/S_THOU<2>_MC | 1 | NULL | 0 | NULL | 0 | 4 | 49152
FBPIN | 5 | Inst_Timer_Block/T0/TC_TENS_MC | 1 | NULL | 0 | NULL | 0 | 5 | 53248
FBPIN | 6 | Inst_Timer_Block/S_TENS<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | Inst_Timer_Block/S_TENS<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Inst_Timer_Block/S_ONES<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Inst_Timer_Block/S_ONES<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | N_PZ_467_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | N_PZ_466_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Inst_Timer_Block/T0/TC_HUNS_MC | 1 | NULL | 0 | NULL | 0 | 6 | 53248
FBPIN | 13 | Inst_Timer_Block/S_THOU<1>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 49152
FBPIN | 14 | Inst_Timer_Block/S_THOU<3>_MC | 1 | NULL | 0 | NULL | 0 | 9 | 49152
FBPIN | 15 | Inst_Timer_Block/S_HUNS<1>_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 16 | CAT<2>_BUFR_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | Inst_clk_div/disp_count<10>_MC | 1 | NULL | 0 | NULL | 0 | 136 | 49152
FBPIN | 2 | Inst_clk_div/disp_count<9>_MC | 1 | NULL | 0 | NULL | 0 | 135 | 49152
FBPIN | 3 | Inst_clk_div/disp_count<8>_MC | 1 | NULL | 0 | NULL | 0 | 134 | 49152
FBPIN | 4 | Inst_clk_div/disp_count<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | Inst_clk_div/disp_count<7>_MC | 1 | NULL | 0 | NULL | 0 | 133 | 49152
FBPIN | 6 | Inst_clk_div/disp_count<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | Inst_clk_div/disp_count<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Inst_clk_div/disp_count<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | N_PZ_446_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Inst_clk_div/base_count<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | Inst_clk_div/base_count<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Inst_clk_div/base_count<14>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | Inst_clk_div/base_count<15>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | Inst_clk_div/disp_count<6>_MC | 1 | NULL | 0 | NULL | 0 | 132 | 49152
FBPIN | 15 | Inst_clk_div/base_count<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | Inst_clk_div/disp_count<5>_MC | 1 | NULL | 0 | NULL | 0 | 131 | 49152

FB_INSTANCE | FOOBAR4_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 7 | Inst_Timer_Block/S_THOU<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | Inst_Timer_Block/S_HUNS<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | Inst_Timer_Block/S_TENS<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 10 | Inst_Timer_Block/S_2BIT<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 11 | Inst_Timer_Block/S_2BIT<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 12 | Inst_Timer_Block/S_ONES<2>_MC | 1 | NULL | 0 | NULL | 0 | 17 | 49152
FBPIN | 13 | Inst_clk_div/disp_count<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | Inst_Timer_Block/S_TENS<2>_MC | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 15 | Inst_clk_div/disp_count<12>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | s_disp_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR5_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | NULL | 0 | CLK_II | 1 | NULL | 0 | 38 | 57344
FBPIN | 12 | NULL | 0 | SW<0>_II | 1 | NULL | 0 | 39 | 50176

FB_INSTANCE | FOOBAR7_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR9_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR10_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR11_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | NULL | 0 | SW<1>_II | 1 | NULL | 0 | 124 | 50176
FBPIN | 13 | ANO<0>_MC | 1 | NULL | 0 | ANO<0> | 1 | 126 | 49152
FBPIN | 14 | ANO<1>_MC | 1 | NULL | 0 | ANO<1> | 1 | 128 | 49152
FBPIN | 15 | ANO<2>_MC | 1 | NULL | 0 | ANO<2> | 1 | 129 | 49152
FBPIN | 16 | ANO<3>_MC | 1 | NULL | 0 | ANO<3> | 1 | 130 | 49152

FB_INSTANCE | FOOBAR12_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 15 | Inst_Timer_Block/S_ONES<0>_MC | 1 | BTN<1>_II | 1 | NULL | 0 | 94 | 49152

FB_INSTANCE | FOOBAR13_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 4 | LD<0>_MC | 1 | NULL | 0 | LD<0> | 1 | 69 | 49152
FBPIN | 6 | LD<1>_MC | 1 | NULL | 0 | LD<1> | 1 | 68 | 49152
FBPIN | 13 | LD<2>_MC | 1 | NULL | 0 | LD<2> | 1 | 66 | 49152
FBPIN | 14 | LD<3>_MC | 1 | NULL | 0 | LD<3> | 1 | 64 | 49152
FBPIN | 16 | CAT<6>_MC | 1 | NULL | 0 | CAT<6> | 1 | 61 | 49152

FB_INSTANCE | FOOBAR15_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 5 | CAT<2>_MC | 1 | NULL | 0 | CAT<2> | 1 | 60 | 49152
FBPIN | 6 | CAT<7>_MC | 1 | NULL | 0 | CAT<7> | 1 | 59 | 49152
FBPIN | 11 | CAT<3>_MC | 1 | NULL | 0 | CAT<3> | 1 | 58 | 49152
FBPIN | 12 | CAT<4>_MC | 1 | NULL | 0 | CAT<4> | 1 | 57 | 49152
FBPIN | 13 | CAT<0>_MC | 1 | NULL | 0 | CAT<0> | 1 | 56 | 49152
FBPIN | 15 | CAT<5>_MC | 1 | NULL | 0 | CAT<5> | 1 | 54 | 49152
FBPIN | 16 | CAT<1>_MC | 1 | NULL | 0 | CAT<1> | 1 | 53 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR2__ctinst/4 | 9745 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR2__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR4__ctinst/4 | 9739 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR4__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | LD<3>_MC.UIM | 9623 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | LD<3>_MC.Q | LD<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR12__ctinst/4 | 9618 | ? | 0 | 0 | CR_II_Demo_COPY_0_COPY_0 | NULL | NULL | FOOBAR12__ctinst | 4 | 12 | CT_SI4
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | CR_II_Demo_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 15
PLA_TERM | 0 | 
SPPTERM | 10 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>
PLA_TERM | 1 | 
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | N_PZ_446
PLA_TERM | 2 | 
SPPTERM | 12 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>
PLA_TERM | 3 | 
SPPTERM | 13 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9>
PLA_TERM | 4 | 
SPPTERM | 18 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16> | IV_TRUE | Inst_clk_div/base_count<17>
PLA_TERM | 5 | 
SPPTERM | 19 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16> | IV_TRUE | Inst_clk_div/base_count<17> | IV_TRUE | Inst_clk_div/base_count<18>
PLA_TERM | 10 | 
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_FALSE | N_PZ_446
PLA_TERM | 13 | 
SPPTERM | 7 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6>
PLA_TERM | 16 | 
SPPTERM | 17 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15> | IV_TRUE | Inst_clk_div/base_count<16>
PLA_TERM | 22 | 
SPPTERM | 6 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4>
PLA_TERM | 31 | 
SPPTERM | 4 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3>
PLA_TERM | 34 | 
SPPTERM | 3 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2>
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<1>
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | Inst_clk_div/base_count<0>

PLA | FOOBAR2_ | 45
PLA_TERM | 0 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 2 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 3 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 6 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 8 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 9 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 10 | 
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1>
PLA_TERM | 11 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 13 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 15 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 16 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 17 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 19 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<1>
PLA_TERM | 20 | 
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2>
PLA_TERM | 21 | 
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 22 | 
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2>
PLA_TERM | 23 | 
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
PLA_TERM | 24 | 
SPPTERM | 7 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 25 | 
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
PLA_TERM | 26 | 
SPPTERM | 5 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 27 | 
SPPTERM | 7 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2>
PLA_TERM | 28 | 
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0>
PLA_TERM | 29 | 
SPPTERM | 8 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 30 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_TRUE | Inst_Timer_Block/S_THOU<2>
PLA_TERM | 31 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 32 | 
SPPTERM | 8 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0>
PLA_TERM | 35 | 
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
PLA_TERM | 36 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
PLA_TERM | 37 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
PLA_TERM | 38 | 
SPPTERM | 7 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 39 | 
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
PLA_TERM | 40 | 
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
PLA_TERM | 41 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
PLA_TERM | 42 | 
SPPTERM | 6 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 43 | 
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_FALSE | BTN<0>_II/UIM
PLA_TERM | 44 | 
SPPTERM | 2 | IV_FALSE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES

PLA | FOOBAR3_ | 16
PLA_TERM | 10 | 
SPPTERM | 10 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9>
PLA_TERM | 13 | 
SPPTERM | 9 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8>
PLA_TERM | 16 | 
SPPTERM | 8 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7>
PLA_TERM | 19 | 
SPPTERM | 4 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3>
PLA_TERM | 22 | 
SPPTERM | 7 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6>
PLA_TERM | 25 | 
SPPTERM | 3 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1>
PLA_TERM | 31 | 
SPPTERM | 1 | IV_TRUE | Inst_clk_div/disp_count<0>
PLA_TERM | 34 | 
SPPTERM | 12 | IV_FALSE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_FALSE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<17> | IV_TRUE | Inst_clk_div/base_count<18> | IV_TRUE | Inst_clk_div/base_count<19>
PLA_TERM | 37 | 
SPPTERM | 9 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8>
PLA_TERM | 40 | 
SPPTERM | 11 | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<9>
PLA_TERM | 43 | 
SPPTERM | 14 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13>
PLA_TERM | 46 | 
SPPTERM | 15 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14>
PLA_TERM | 49 | 
SPPTERM | 6 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5>
PLA_TERM | 52 | 
SPPTERM | 16 | IV_TRUE | Inst_clk_div/base_count<11> | IV_TRUE | Inst_clk_div/base_count<0> | IV_TRUE | Inst_clk_div/base_count<10> | IV_TRUE | Inst_clk_div/base_count<7> | IV_TRUE | Inst_clk_div/base_count<1> | IV_TRUE | Inst_clk_div/base_count<2> | IV_TRUE | Inst_clk_div/base_count<3> | IV_TRUE | Inst_clk_div/base_count<4> | IV_TRUE | Inst_clk_div/base_count<5> | IV_TRUE | Inst_clk_div/base_count<6> | IV_TRUE | Inst_clk_div/base_count<8> | IV_TRUE | Inst_clk_div/base_count<12> | IV_TRUE | Inst_clk_div/base_count<9> | IV_TRUE | Inst_clk_div/base_count<13> | IV_TRUE | Inst_clk_div/base_count<14> | IV_TRUE | Inst_clk_div/base_count<15>
PLA_TERM | 55 | 
SPPTERM | 5 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4>

PLA | FOOBAR4_ | 12
PLA_TERM | 0 | 
SPPTERM | 1 | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM
PLA_TERM | 28 | 
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS | IV_TRUE | Inst_Timer_Block/T0/TC_HUNS
PLA_TERM | 31 | 
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/T0/TC_TENS
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES
PLA_TERM | 37 | 
SPPTERM | 1 | IV_TRUE | s_disp
PLA_TERM | 40 | 
SPPTERM | 1 | IV_TRUE | s_disp
PLA_TERM | 43 | 
SPPTERM | 3 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1>
PLA_TERM | 46 | 
SPPTERM | 11 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9>
PLA_TERM | 49 | 
SPPTERM | 4 | IV_TRUE | BTN<1>_II/UIM | IV_TRUE | Inst_Timer_Block/T0/TC_ONES | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1>
PLA_TERM | 52 | 
SPPTERM | 12 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9> | IV_TRUE | Inst_clk_div/disp_count<11>
PLA_TERM | 55 | 
SPPTERM | 13 | IV_TRUE | Inst_clk_div/disp_count<0> | IV_TRUE | Inst_clk_div/disp_count<10> | IV_TRUE | Inst_clk_div/disp_count<1> | IV_TRUE | Inst_clk_div/disp_count<2> | IV_TRUE | Inst_clk_div/disp_count<3> | IV_TRUE | Inst_clk_div/disp_count<4> | IV_TRUE | Inst_clk_div/disp_count<5> | IV_TRUE | Inst_clk_div/disp_count<6> | IV_TRUE | Inst_clk_div/disp_count<7> | IV_TRUE | Inst_clk_div/disp_count<8> | IV_TRUE | Inst_clk_div/disp_count<9> | IV_TRUE | Inst_clk_div/disp_count<11> | IV_TRUE | Inst_clk_div/disp_count<12>

PLA | FOOBAR11_ | 4
PLA_TERM | 46 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0>
PLA_TERM | 49 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
PLA_TERM | 52 | 
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0>
PLA_TERM | 55 | 
SPPTERM | 2 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>

PLA | FOOBAR12_ | 1
PLA_TERM | 4 | 
SPPTERM | 1 | IV_TRUE | LD<3>_MC.UIM

PLA | FOOBAR14_ | 22
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | BTN<0>_II/UIM | IV_FALSE | LD<3>_MC.UIM
PLA_TERM | 1 | 
SPPTERM | 7 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<11> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 2 | 
SPPTERM | 7 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<12> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 3 | 
SPPTERM | 3 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<17> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 4 | 
SPPTERM | 3 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<18> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 5 | 
SPPTERM | 9 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<7> | IV_FALSE | Inst_clk_div/base_count<8> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 6 | 
SPPTERM | 8 | IV_TRUE | BTN<0>_II/UIM | IV_FALSE | Inst_clk_div/base_count<10> | IV_FALSE | Inst_clk_div/base_count<9> | IV_FALSE | Inst_clk_div/base_count<13> | IV_FALSE | Inst_clk_div/base_count<14> | IV_FALSE | Inst_clk_div/base_count<15> | IV_FALSE | Inst_clk_div/base_count<16> | IV_FALSE | Inst_clk_div/base_count<19>
PLA_TERM | 7 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 8 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 9 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 10 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 11 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 12 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 13 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 15 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 16 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 17 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 19 | 
SPPTERM | 2 | IV_FALSE | SW<1>_II/UIM | IV_TRUE | SW<0>_II/UIM
PLA_TERM | 25 | 
SPPTERM | 2 | IV_TRUE | SW<1>_II/UIM | IV_FALSE | SW<0>_II/UIM
PLA_TERM | 46 | 
SPPTERM | 2 | IV_TRUE | SW<1>_II/UIM | IV_TRUE | SW<0>_II/UIM

PLA | FOOBAR16_ | 56
PLA_TERM | 0 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 1 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 2 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 3 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 4 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 5 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 6 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 7 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 8 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 9 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 10 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 11 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 12 | 
SPPTERM | 1 | IV_TRUE | N_PZ_466
PLA_TERM | 13 | 
SPPTERM | 1 | IV_TRUE | N_PZ_467
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2>
PLA_TERM | 15 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2>
PLA_TERM | 16 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 17 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2>
PLA_TERM | 18 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2>
PLA_TERM | 19 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 20 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2>
PLA_TERM | 21 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2>
PLA_TERM | 22 | 
SPPTERM | 1 | IV_TRUE | CAT<2>_BUFR
PLA_TERM | 23 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 24 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2>
PLA_TERM | 25 | 
SPPTERM | 2 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0>
PLA_TERM | 26 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2>
PLA_TERM | 27 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 28 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 29 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<1> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 30 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 31 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 33 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<1> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 34 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | N_PZ_466
PLA_TERM | 35 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | N_PZ_466
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | N_PZ_467
PLA_TERM | 37 | 
SPPTERM | 6 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_TENS<1> | IV_TRUE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3> | IV_FALSE | N_PZ_467
PLA_TERM | 38 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | N_PZ_467
PLA_TERM | 39 | 
SPPTERM | 6 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<1> | IV_TRUE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3> | IV_FALSE | N_PZ_467
PLA_TERM | 40 | 
SPPTERM | 4 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 41 | 
SPPTERM | 4 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 42 | 
SPPTERM | 4 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 43 | 
SPPTERM | 4 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 44 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 45 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<0> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 46 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_THOU<1> | IV_FALSE | Inst_Timer_Block/S_THOU<2> | IV_FALSE | Inst_Timer_Block/S_THOU<3>
PLA_TERM | 47 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 48 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<0> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 49 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_TRUE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_TENS<1> | IV_FALSE | Inst_Timer_Block/S_TENS<2> | IV_FALSE | Inst_Timer_Block/S_TENS<3>
PLA_TERM | 50 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 51 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<0> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 52 | 
SPPTERM | 5 | IV_TRUE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_HUNS<1> | IV_FALSE | Inst_Timer_Block/S_HUNS<2> | IV_FALSE | Inst_Timer_Block/S_HUNS<3>
PLA_TERM | 53 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 54 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<0> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>
PLA_TERM | 55 | 
SPPTERM | 5 | IV_FALSE | Inst_Timer_Block/S_2BIT<1> | IV_FALSE | Inst_Timer_Block/S_2BIT<0> | IV_TRUE | Inst_Timer_Block/S_ONES<1> | IV_FALSE | Inst_Timer_Block/S_ONES<2> | IV_FALSE | Inst_Timer_Block/S_ONES<3>

BUSINFO | ANO<3:0> | 4 | 0 | 1 | ANO<0> | 3 | ANO<1> | 2 | ANO<2> | 1 | ANO<3> | 0
BUSINFO | BTN<1:0> | 2 | 0 | 0 | BTN<0> | 1 | BTN<1> | 0
BUSINFO | CAT<7:0> | 8 | 0 | 1 | CAT<0> | 7 | CAT<1> | 6 | CAT<2> | 5 | CAT<3> | 4 | CAT<4> | 3 | CAT<5> | 2 | CAT<6> | 1 | CAT<7> | 0
BUSINFO | LD<3:0> | 4 | 0 | 1 | LD<0> | 3 | LD<1> | 2 | LD<2> | 1 | LD<3> | 0
BUSINFO | SW<1:0> | 2 | 0 | 0 | SW<0> | 1 | SW<1> | 0

IOSTD | LVCMOS18
CLK | LVCMOS18
BTN<0> | LVCMOS18
ANO<0> | LVCMOS18
ANO<1> | LVCMOS18
ANO<2> | LVCMOS18
ANO<3> | LVCMOS18
BTN<1> | LVCMOS18
CAT<0> | LVCMOS18
CAT<1> | LVCMOS18
CAT<2> | LVCMOS18
CAT<3> | LVCMOS18
CAT<4> | LVCMOS18
CAT<5> | LVCMOS18
CAT<6> | LVCMOS18
CAT<7> | LVCMOS18
SW<1> | LVCMOS18
SW<0> | LVCMOS18
LD<0> | LVCMOS18
LD<1> | LVCMOS18
LD<2> | LVCMOS18
LD<3> | LVCMOS18


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | Inst_clk_div/base_count<2> | NULL | 1 | Inst_clk_div/base_count<17> | NULL | 2 | Inst_clk_div/base_count<9> | NULL | 3 | Inst_clk_div/base_count<15> | NULL | 4 | Inst_clk_div/base_count<13> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | N_PZ_446 | NULL | 6 | Inst_clk_div/base_count<1> | NULL | 7 | Inst_clk_div/base_count<4> | NULL | 8 | Inst_clk_div/base_count<11> | NULL | 9 | Inst_clk_div/base_count<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | Inst_clk_div/base_count<14> | NULL | 11 | Inst_clk_div/base_count<5> | NULL | 12 | Inst_clk_div/base_count<3> | NULL | 13 | Inst_clk_div/base_count<10> | NULL | 14 | Inst_clk_div/base_count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 15 | Inst_clk_div/base_count<6> | NULL | 16 | Inst_clk_div/base_count<8> | NULL | 17 | Inst_clk_div/base_count<12> | NULL | 18 | Inst_clk_div/base_count<18> | NULL | 26 | Inst_clk_div/base_count<7> | NULL

FB_IMUX_INDEX | FOOBAR1_ | 193 | 186 | 225 | 228 | 195 | 224 | 194 | 191 | 226 | 230 | 227 | 190 | 192 | 197 | 199 | 188 | 184 | 196 | 189 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 185 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | Inst_Timer_Block/S_2BIT<0> | NULL | 1 | Inst_Timer_Block/S_ONES<2> | NULL | 2 | BTN<0> | 143 | 3 | Inst_Timer_Block/S_TENS<2> | NULL | 4 | Inst_Timer_Block/S_TENS<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | Inst_Timer_Block/S_ONES<3> | NULL | 6 | LD<3>_MC.UIM | NULL | 7 | Inst_Timer_Block/S_HUNS<1> | NULL | 8 | Inst_Timer_Block/S_THOU<2> | NULL | 9 | Inst_Timer_Block/S_THOU<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | Inst_Timer_Block/T0/TC_HUNS | NULL | 11 | Inst_Timer_Block/T0/TC_ONES | NULL | 12 | Inst_Timer_Block/S_TENS<3> | NULL | 13 | Inst_Timer_Block/T0/TC_TENS | NULL | 15 | Inst_Timer_Block/S_2BIT<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 16 | Inst_Timer_Block/S_HUNS<2> | NULL | 17 | Inst_Timer_Block/S_THOU<1> | NULL | 18 | Inst_Timer_Block/S_ONES<0> | NULL | 19 | Inst_Timer_Block/S_HUNS<3> | NULL | 20 | Inst_Timer_Block/S_THOU<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 27 | Inst_Timer_Block/S_ONES<1> | NULL | 28 | Inst_Timer_Block/S_HUNS<0> | NULL | 29 | BTN<1> | 94 | 32 | Inst_Timer_Block/S_TENS<1> | NULL

FB_IMUX_INDEX | FOOBAR2_ | 242 | 243 | 2 | 245 | 240 | 207 | 405 | 214 | 203 | 238 | 211 | 202 | 205 | 204 | -1 | 241 | 200 | 212 | 374 | 201 | 213 | -1 | -1 | -1 | -1 | -1 | -1 | 208 | 239 | 136 | -1 | -1 | 206 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | Inst_clk_div/disp_count<6> | NULL | 1 | Inst_clk_div/disp_count<1> | NULL | 2 | Inst_clk_div/base_count<9> | NULL | 3 | Inst_clk_div/base_count<15> | NULL | 4 | Inst_clk_div/disp_count<7> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | Inst_clk_div/disp_count<5> | NULL | 6 | Inst_clk_div/disp_count<2> | NULL | 7 | Inst_clk_div/disp_count<3> | NULL | 8 | Inst_clk_div/base_count<11> | NULL | 9 | Inst_clk_div/base_count<16> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | Inst_clk_div/base_count<14> | NULL | 11 | Inst_clk_div/base_count<5> | NULL | 12 | Inst_clk_div/disp_count<4> | NULL | 13 | Inst_clk_div/disp_count<9> | NULL | 14 | Inst_clk_div/base_count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 15 | Inst_clk_div/base_count<6> | NULL | 16 | Inst_clk_div/base_count<1> | NULL | 17 | Inst_clk_div/base_count<12> | NULL | 18 | Inst_clk_div/disp_count<8> | NULL | 19 | Inst_clk_div/base_count<19> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 20 | Inst_clk_div/disp_count<0> | NULL | 21 | Inst_clk_div/base_count<2> | NULL | 22 | Inst_clk_div/base_count<17> | NULL | 23 | Inst_clk_div/base_count<8> | NULL | 24 | Inst_clk_div/base_count<18> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 26 | Inst_clk_div/base_count<4> | NULL | 27 | Inst_clk_div/base_count<3> | NULL | 30 | Inst_clk_div/base_count<13> | NULL | 32 | Inst_clk_div/base_count<10> | NULL | 38 | Inst_clk_div/base_count<7> | NULL

FB_IMUX_INDEX | FOOBAR3_ | 229 | 223 | 225 | 228 | 220 | 231 | 222 | 221 | 226 | 230 | 227 | 190 | 219 | 217 | 199 | 188 | 194 | 196 | 218 | 187 | 198 | 193 | 186 | 184 | 189 | -1 | 191 | 192 | -1 | -1 | 195 | -1 | 197 | -1 | -1 | -1 | -1 | -1 | 185 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | Inst_Timer_Block/S_2BIT<0> | NULL | 1 | Inst_clk_div/disp_count<1> | NULL | 2 | Inst_clk_div/disp_count<11> | NULL | 4 | Inst_Timer_Block/S_ONES<1> | NULL | 5 | s_disp | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 6 | LD<3>_MC.UIM | NULL | 7 | Inst_clk_div/disp_count<3> | NULL | 8 | Inst_clk_div/disp_count<8> | NULL | 10 | Inst_Timer_Block/T0/TC_HUNS | NULL | 11 | Inst_Timer_Block/T0/TC_ONES | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 12 | Inst_clk_div/disp_count<7> | NULL | 13 | Inst_clk_div/disp_count<5> | NULL | 14 | Inst_clk_div/disp_count<6> | NULL | 16 | Inst_Timer_Block/S_TENS<0> | NULL | 17 | Inst_Timer_Block/S_TENS<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 18 | Inst_Timer_Block/S_ONES<0> | NULL | 20 | Inst_clk_div/disp_count<2> | NULL | 25 | Inst_clk_div/disp_count<4> | NULL | 27 | Inst_clk_div/disp_count<9> | NULL | 28 | Inst_clk_div/disp_count<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 29 | Inst_Timer_Block/T0/TC_TENS | NULL | 30 | Inst_clk_div/disp_count<10> | NULL | 34 | Inst_clk_div/disp_count<12> | NULL | 36 | BTN<1> | 94

FB_IMUX_INDEX | FOOBAR4_ | 242 | 223 | 244 | -1 | 208 | 247 | 405 | 221 | 218 | -1 | 211 | 202 | 220 | 231 | 229 | -1 | 240 | 206 | 374 | -1 | 222 | -1 | -1 | -1 | -1 | 219 | -1 | 217 | 198 | 204 | 216 | -1 | -1 | -1 | 246 | -1 | 136 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR11_ | 0 | Inst_Timer_Block/S_2BIT<0> | NULL | 15 | Inst_Timer_Block/S_2BIT<1> | NULL

FB_IMUX_INDEX | FOOBAR11_ | 242 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 241 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR12_ | 6 | LD<3>_MC.UIM | NULL

FB_IMUX_INDEX | FOOBAR12_ | -1 | -1 | -1 | -1 | -1 | -1 | 405 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR14_ | 0 | SW<1> | 124 | 1 | Inst_Timer_Block/S_ONES<2> | NULL | 2 | Inst_clk_div/base_count<9> | NULL | 3 | Inst_clk_div/base_count<12> | NULL | 4 | Inst_Timer_Block/S_TENS<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 5 | SW<0> | 39 | 6 | LD<3>_MC.UIM | NULL | 7 | Inst_Timer_Block/S_HUNS<1> | NULL | 8 | Inst_clk_div/base_count<11> | NULL | 9 | Inst_Timer_Block/S_THOU<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 10 | Inst_clk_div/base_count<14> | NULL | 12 | Inst_Timer_Block/S_TENS<3> | NULL | 13 | Inst_clk_div/base_count<10> | NULL | 14 | Inst_clk_div/base_count<17> | NULL | 15 | Inst_Timer_Block/S_2BIT<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 16 | Inst_Timer_Block/S_2BIT<0> | NULL | 17 | Inst_Timer_Block/S_THOU<1> | NULL | 18 | Inst_Timer_Block/S_ONES<0> | NULL | 19 | Inst_clk_div/base_count<16> | NULL | 20 | Inst_Timer_Block/S_THOU<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 21 | Inst_Timer_Block/S_ONES<3> | NULL | 22 | Inst_clk_div/base_count<19> | NULL | 23 | Inst_clk_div/base_count<8> | NULL | 24 | Inst_clk_div/base_count<18> | NULL | 25 | Inst_Timer_Block/S_THOU<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 26 | Inst_clk_div/base_count<7> | NULL | 27 | Inst_Timer_Block/S_ONES<1> | NULL | 28 | Inst_Timer_Block/S_HUNS<0> | NULL | 30 | Inst_clk_div/base_count<13> | NULL | 31 | Inst_clk_div/base_count<15> | NULL
FB_ORDER_OF_INPUTS | FOOBAR14_ | 32 | Inst_Timer_Block/S_TENS<1> | NULL | 34 | Inst_Timer_Block/S_HUNS<3> | NULL | 36 | BTN<0> | 143 | 37 | Inst_Timer_Block/S_TENS<2> | NULL | 39 | Inst_Timer_Block/S_HUNS<2> | NULL

FB_IMUX_INDEX | FOOBAR14_ | 120 | 243 | 225 | 196 | 240 | 61 | 405 | 214 | 226 | 238 | 227 | -1 | 205 | 197 | 186 | 241 | 242 | 212 | 374 | 230 | 213 | 207 | 187 | 184 | 189 | 203 | 185 | 208 | 239 | -1 | 195 | 228 | 206 | -1 | 201 | -1 | 2 | 245 | -1 | 200


FB_ORDER_OF_INPUTS | FOOBAR16_ | 0 | Inst_Timer_Block/S_2BIT<0> | NULL | 1 | Inst_Timer_Block/S_ONES<2> | NULL | 3 | Inst_Timer_Block/S_TENS<2> | NULL | 4 | Inst_Timer_Block/S_TENS<0> | NULL | 5 | N_PZ_466 | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 6 | Inst_Timer_Block/S_ONES<0> | NULL | 7 | Inst_Timer_Block/S_HUNS<1> | NULL | 8 | Inst_Timer_Block/S_THOU<2> | NULL | 9 | Inst_Timer_Block/S_THOU<0> | NULL | 10 | Inst_Timer_Block/S_HUNS<3> | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 12 | Inst_Timer_Block/S_TENS<3> | NULL | 15 | Inst_Timer_Block/S_2BIT<1> | NULL | 16 | CAT<2>_BUFR | NULL | 17 | Inst_Timer_Block/S_THOU<1> | NULL | 18 | Inst_Timer_Block/S_HUNS<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 20 | Inst_Timer_Block/S_THOU<3> | NULL | 21 | N_PZ_467 | NULL | 23 | Inst_Timer_Block/S_HUNS<2> | NULL | 24 | Inst_Timer_Block/S_ONES<3> | NULL | 27 | Inst_Timer_Block/S_ONES<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR16_ | 32 | Inst_Timer_Block/S_TENS<1> | NULL

FB_IMUX_INDEX | FOOBAR16_ | 242 | 243 | -1 | 245 | 240 | 210 | 374 | 214 | 203 | 238 | 201 | -1 | 205 | -1 | -1 | 241 | 215 | 212 | 239 | -1 | 213 | 209 | -1 | 200 | 207 | -1 | -1 | 208 | -1 | -1 | -1 | -1 | 206 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | CLK | 2 | 2

GLOBAL_FSR | BTN<0> | 0 | 0
