<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> SJA1000 SMP issue with command register
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-April/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C4BD87A0B.3040301%40hartkopp.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004311.html">
   
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>SJA1000 SMP issue with command register</H1>
    <B>Oliver Hartkopp</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20SJA1000%20SMP%20issue%20with%20command%20register&In-Reply-To=%3C4BD87A0B.3040301%40hartkopp.net%3E"
       TITLE="SJA1000 SMP issue with command register">socketcan at hartkopp.net
       </A><BR>
    <I>Wed Apr 28 20:10:19 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004311.html">[PATCH] can: Add driver for esd CAN-USB/2 device
</A></li>
        
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4312">[ date ]</a>
              <a href="thread.html#4312">[ thread ]</a>
              <a href="subject.html#4312">[ subject ]</a>
              <a href="author.html#4312">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hello Wolfgang,

today i got the information from a colleague from IAV regarding the peak_pci
driver that the sending traffic stopped reproducible on a SMP system with a
2.6.31 ...

As the PEAK driver did not produce this problem, he suggested to check the
changes between PEAK driver v6.11 and v6.13 having the Changelog:

&quot;By preventing accidental back-to-back writes to the command register of the
SJA1000 chip in conjunction with multicore processors write stalls were
successfully removed&quot;

See: <A HREF="http://www.peak-system.com/fileadmin/media/linux/index.htm">http://www.peak-system.com/fileadmin/media/linux/index.htm</A>

The change in the v6.13 PEAK driver only cares about the command register and
so i cooked the patch below that really fixed the issue in the setup of the
colleague.

In a 'real' patch it would probably make more sense to introduce a

     write_reg_guarded() or write_cmd_reg()

instead of checking for the command register value each time ...

Do you already know about this SJA1000 problem? Any thoughts about the patch?

Regards,
Oliver



Index: drivers/net/can/sja1000/peak_pci.c
===================================================================
--- drivers/net/can/sja1000/peak_pci.c	(Revision 1174)
+++ drivers/net/can/sja1000/peak_pci.c	(Arbeitskopie)
@@ -91,10 +91,20 @@
 	return readb(priv-&gt;reg_base + (port &lt;&lt; 2));
 }

-static void peak_pci_write_reg(const struct sja1000_priv *priv,
+static void peak_pci_write_reg(struct sja1000_priv *priv,
 			       int port, u8 val)
 {
-	writeb(val, priv-&gt;reg_base + (port &lt;&lt; 2));
+	if (port != REG_CMR)
+		writeb(val, priv-&gt;reg_base + (port &lt;&lt; 2));
+	else {
+		/* The command register needs some locking in SMP */
+		unsigned long flags;
+
+		spin_lock_irqsave(&amp;priv-&gt;wr_reg_lock, flags);
+		writeb(val, priv-&gt;reg_base + (REG_CMR &lt;&lt; 2));
+		readb(priv-&gt;reg_base + (REG_SR &lt;&lt; 2));
+		spin_unlock_irqrestore(&amp;priv-&gt;wr_reg_lock, flags);
+	}
 }

 static void peak_pci_post_irq(const struct sja1000_priv *priv)
Index: drivers/net/can/sja1000/sja1000.h
===================================================================
--- drivers/net/can/sja1000/sja1000.h	(Revision 1174)
+++ drivers/net/can/sja1000/sja1000.h	(Arbeitskopie)
@@ -158,7 +158,7 @@

 	/* the lower-layer is responsible for appropriate locking */
 	u8 (*read_reg) (const struct sja1000_priv *priv, int reg);
-	void (*write_reg) (const struct sja1000_priv *priv, int reg, u8 val);
+	void (*write_reg) (struct sja1000_priv *priv, int reg, u8 val);
 	void (*pre_irq) (const struct sja1000_priv *priv);
 	void (*post_irq) (const struct sja1000_priv *priv);

@@ -168,6 +168,7 @@
 	void __iomem *reg_base;	 /* ioremap'ed address to registers */
 	unsigned long irq_flags; /* for request_irq() */

+	spinlock_t wr_reg_lock; /* lock for concurrent register writes */
 	u16 flags;		/* custom mode flags */
 	u8 ocr;			/* output control register */
 	u8 cdr;			/* clock divider register */


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004311.html">[PATCH] can: Add driver for esd CAN-USB/2 device
</A></li>
	
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4312">[ date ]</a>
              <a href="thread.html#4312">[ thread ]</a>
              <a href="subject.html#4312">[ subject ]</a>
              <a href="author.html#4312">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
