##### Block starting at line 394:
```
394: //==========================================================
395: //                 Instance of Gated Cell
396: //==========================================================
```
- 时钟门控模块

##### Block starting at line 429:
```
429: //==========================================================
430: //                Define the CSR ADDR
431: // 1. Machine Level CSRs
432: // 2. Supervisor Level CSRs
433: // 3. User Level CSRs
434: // 4. C-SKY Extension CSRs
435: //==========================================================
```
- parameter CSR地址定义

##### Block starting at line 710:
```
710: //==========================================================
711: //                Handling the CP0 operations
712: //==========================================================
```
- CP0 funcs from idu rf stage
    - WFI:    5'b01001
    - SRET:   5'b01000
    - MRET:   5'b01010
    - CSRRW:  5'b10000
    - CSRRS:  5'b10001
    - CSRRC:  5'b10010
    - CSRRWI: 5'b10011
    - CSRRSI: 5'b10100
    - CSRRCI: 5'b10101

##### Block starting at line 802:
```
802: //==========================================================
803: //                Qualify CSR Addr
804: //==========================================================
```
- 限定CSR地址，计算CSR地址的合法性，用信号 csr_addr_inv 表示

##### Block starting at line 1074:
```
1074: //==========================================================
1075: //              Commit signal to select cp0
1076: //==========================================================
```

iui_ex2_commit -> iui_flop_commit -> cp0_select

##### Block starting at line 1085:
```
1085: //==========================================================
1086: //              FSM of CP0 iui control logic
1087: //==========================================================
```

- State Description:
    - IDLE : wait for cp0 insctuction
    - EX1  : first cycle in which write value to psr and regs
    - EX2  : wait for biu align or no operation (if possible) complete cp0 insctuction
    - EX3  : request cbus/rbus

##### Block starting at line 1137:
```
1137: //==========================================================
1138: //              FSM of reset cache inv cctl logic
1139: //==========================================================
```

##### Block starting at line 1239:
```
1239: //==========================================================
1240: //                Qualify CP0 insctuctions
1241: //==========================================================
```

##### Block starting at line 1336:
```
1336: //==========================================================
1337: //          Generate select and data signals to regs
1338: //==========================================================
```

##### Block starting at line 1409:
```
1409: //==========================================================
1410: //            Handling the CP0 complete signal
1411: //==========================================================
```

##### Block starting at line 1424:
```
1424: //==========================================================
1425: //           Generate data valid signal to IU
1426: //==========================================================
```

##### Block starting at line 1441:
```
1441: //==========================================================
1442: //            Special insctuction result
1443: //==========================================================
```

##### Block starting at line 1451:
```
1451: //==========================================================
1452: //             Generate Exception to IU
1453: //==========================================================
```

##### Block starting at line 1477:
```
1477: //==========================================================
1478: //             Generate Interrupt to RTU
1479: //==========================================================
```

##### Block starting at line 1527:
```
1527: //==========================================================
1528: //                 generate cp0 flush
1529: //==========================================================
```

