\hypertarget{structadc__ctrl__t}{}\doxysection{adc\+\_\+ctrl\+\_\+t Struct Reference}
\label{structadc__ctrl__t}\index{adc\_ctrl\_t@{adc\_ctrl\_t}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structadc__ctrl__t_a9857a9f12f139f9c520bf4528b1fa5d9}\label{structadc__ctrl__t_a9857a9f12f139f9c520bf4528b1fa5d9}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__ctrl__t_a0f84f5aa4afa274288931a54a24d3d42}{\_CTRL}}\\
\>\>{\em $<$ Union between \_CTRL and bit field; They\textquotesingle{}re overlapped }\\
\mbox{\Hypertarget{unionadc__ctrl__t_1_1_0d0_a528bfbb09dce9c9184acce1a6cb9793e}\label{unionadc__ctrl__t_1_1_0d0_a528bfbb09dce9c9184acce1a6cb9793e}} 
\>struct \{\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__ctrl__t_ae0c75ea0e401c6fd9662a1ef741d7604}{\_CLKDIV}}:8\\
\>\>\>{\em Clock divided by this + 1 to produce sampling clock $<$= 30MHz. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__ctrl__t_a893f163bdde47cc47c0189a26fce2847}{\_ASYNCMODE}}:1\\
\>\>\>{\em Asyncronous operation mode. }\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_0}:1\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__ctrl__t_afb1fa603ce838c65b716454acd172bd2}{\_LPWRMODE}}:1\\
\>\>\>{\em Power down ADC while is not used. }\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_1}:19\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__ctrl__t_a36309aa38e9f5ab8b55858af9cef80dc}{\_CALMODE}}:1\\
\>\>\>{\em Self calibration. }\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_2}:1\\
\>\} \\
\}; \\

\end{tabbing}\begin{DoxyCompactList}\small\item\em $<$ Struct for handling adc configuration \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 56 of file ADC\+\_\+\+FW.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{ADC__FW_8h}{ADC\+\_\+\+FW.\+h}}\end{DoxyCompactItemize}
