<profile>

<section name = "Vivado HLS Report for 'operator_double_div2'" level="0">
<item name = "Date">Fri Aug  3 14:15:11 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_double_div</item>
<item name = "Solution">div2</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">5.661</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 590</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="new_exp_V_1_fu_100_p2">+, 0, 0, 18, 2, 11</column>
<column name="shift_V_cast_fu_154_p2">-, 0, 0, 12, 3, 2</column>
<column name="icmp_fu_138_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="tmp_1_fu_94_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_8_fu_198_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="tmp_fu_88_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="r_V_fu_212_p2">lshr, 0, 0, 160, 53, 53</column>
<column name="tmp_3_fu_114_p2">or, 0, 0, 6, 1, 1</column>
<column name="tmp_6_fu_164_p2">or, 0, 0, 6, 1, 1</column>
<column name="new_mant_V_1_fu_232_p3">select, 0, 0, 52, 1, 52</column>
<column name="new_mant_V_fu_240_p3">select, 0, 0, 52, 1, 52</column>
<column name="p_0274_2_fu_170_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_Repl2_1_fu_120_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_new_exp_V_1_fu_106_p3">select, 0, 0, 2, 1, 2</column>
<column name="xf_V_fu_186_p3">select, 0, 0, 53, 1, 53</column>
<column name="r_V_1_fu_218_p2">shl, 0, 0, 164, 55, 55</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_double_div2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_double_div2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_double_div2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_double_div2, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, operator_double_div2, return value</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.66</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'in'">read, 0.00, 0.00, -, -, -, wire, read, &apos;in_r&apos;, -, -, -, -, -</column>
<column name="'val', test.cpp:6544->test.cpp:6589">bitcast, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'ssdm_int<11 + 1024 * 0, false>.V', test.cpp:6546->test.cpp:6589">partselect, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1', test.cpp:6598">icmp, 1.33, 1.33, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'xf.V', test.cpp:6598">select, 0.70, 2.03, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', test.cpp:6616">lshr, 0.00, 2.03, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_11', test.cpp:6615">trunc, 0.00, 2.03, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'new_mant.V', test.cpp:6615">select, 2.93, 4.95, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'new_mant.V', test.cpp:6570->test.cpp:6622">select, 0.71, 5.66, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
