$date
	Mon Aug 14 20:12:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " S $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module h1 $end
$var wire 1 " S $end
$var wire 1 # cin $end
$var wire 1 ! cout $end
$var wire 1 & s $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z&
0%
0$
0#
0"
0!
$end
#20
1"
1#
#40
0#
1%
#60
1!
0"
1#
#80
0!
1"
0#
0%
1$
#100
1!
0"
1#
#120
0#
1%
#140
1"
1#
#160
