Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 27 12:37:56 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.100        0.000                      0                48049        0.020        0.000                      0                48049        8.750        0.000                       0                 16926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.100        0.000                      0                48049        0.020        0.000                      0                48049        8.750        0.000                       0                 16926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.761ns  (logic 9.392ns (52.880%)  route 8.369ns (47.120%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.745 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.837     3.131    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.585 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/DOBDO[0]
                         net (fo=30, routed)          2.470     8.055    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/q1[2]
    SLICE_X51Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_i_30/O
                         net (fo=1, routed)           0.937     9.117    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_i_30_n_5
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[14])
                                                      3.841    12.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2/P[14]
                         net (fo=3, routed)           1.717    14.675    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_n_96
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.799 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384[3]_i_18/O
                         net (fo=1, routed)           0.000    14.799    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384[3]_i_18_n_5
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    15.223 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384_reg[3]_i_10/O[1]
                         net (fo=3, routed)           0.517    15.740    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/grp_fu_491_p2[1]
    SLICE_X84Y78         LUT2 (Prop_lut2_I1_O)        0.303    16.043 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_13/O
                         net (fo=1, routed)           0.000    16.043    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_13_n_5
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.683 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[3]_i_10/O[3]
                         net (fo=3, routed)           0.644    17.326    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_55_fu_500_p2[3]
    SLICE_X85Y78         LUT5 (Prop_lut5_I1_O)        0.306    17.632 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_6/O
                         net (fo=1, routed)           0.000    17.632    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_6_n_5
    SLICE_X85Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.033 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.033    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[3]_i_1_n_5
    SLICE_X85Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    18.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.777    19.159    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/ap_CS_fsm_reg[10][5]
    SLICE_X67Y79         LUT6 (Prop_lut6_I2_O)        0.303    19.462 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_22__2/O
                         net (fo=1, routed)           0.561    20.022    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_22__2_n_5
    SLICE_X61Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.146 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_4__2/O
                         net (fo=1, routed)           0.746    20.893    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_4__2_n_5
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.566    22.745    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.115    22.860    
                         clock uncertainty           -0.302    22.558    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.992    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                         -20.893    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.620ns  (logic 9.317ns (52.877%)  route 8.303ns (47.123%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 22.745 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.837     3.131    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.585 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/DOBDO[0]
                         net (fo=30, routed)          2.470     8.055    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/q1[2]
    SLICE_X51Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.179 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_i_30/O
                         net (fo=1, routed)           0.937     9.117    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_i_30_n_5
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841    12.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2/P[15]
                         net (fo=2, routed)           1.845    14.803    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/grp_fu_3691_p2_n_95
    SLICE_X87Y78         LUT5 (Prop_lut5_I4_O)        0.124    14.927 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384[3]_i_17/O
                         net (fo=1, routed)           0.000    14.927    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384[3]_i_17_n_5
    SLICE_X87Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.507 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/add_ln23_78_reg_3384_reg[3]_i_10/O[2]
                         net (fo=3, routed)           0.465    15.972    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/grp_fu_491_p2[2]
    SLICE_X84Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.274 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_12/O
                         net (fo=1, routed)           0.000    16.274    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[3]_i_12_n_5
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.672 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.672    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[3]_i_10_n_5
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.894 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[7]_i_10/O[0]
                         net (fo=3, routed)           0.641    17.535    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_55_fu_500_p2[4]
    SLICE_X85Y79         LUT5 (Prop_lut5_I1_O)        0.299    17.834 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[7]_i_9/O
                         net (fo=1, routed)           0.000    17.834    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435[7]_i_9_n_5
    SLICE_X85Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    18.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/add_ln23_56_reg_2435_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.457    18.838    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/ap_CS_fsm_reg[10][6]
    SLICE_X80Y78         LUT6 (Prop_lut6_I2_O)        0.302    19.140 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_18__2/O
                         net (fo=1, routed)           0.721    19.861    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_18__2_n_5
    SLICE_X67Y76         LUT6 (Prop_lut6_I0_O)        0.124    19.985 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_3__2/O
                         net (fo=1, routed)           0.766    20.751    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg_i_3__2_n_5
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.566    22.745    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.115    22.860    
                         clock uncertainty           -0.302    22.558    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.992    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_553/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 9.287ns (52.582%)  route 8.375ns (47.418%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.292 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.078    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_11
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.303    15.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8/O
                         net (fo=1, routed)           0.000    15.381    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8_n_5
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.931 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.260 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.670    16.930    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_9
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.306    17.236 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0/O
                         net (fo=1, routed)           0.263    17.499    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0_n_5
    SLICE_X69Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.623 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_398__0/O
                         net (fo=1, routed)           0.455    18.077    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[11]
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.201 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_160__0/O
                         net (fo=1, routed)           0.591    18.792    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_16
    SLICE_X68Y42         LUT6 (Prop_lut6_I5_O)        0.124    18.916 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.433    19.349    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46_n_5
    SLICE_X68Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.473 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_5__0/O
                         net (fo=8, routed)           1.239    20.712    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.578    22.757    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    22.872    
                         clock uncertainty           -0.302    22.570    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.004    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -20.712    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.562ns  (logic 9.062ns (51.599%)  route 8.500ns (48.401%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.292 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.078    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_11
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.303    15.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8/O
                         net (fo=1, routed)           0.000    15.381    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8_n_5
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.931 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.166 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.925    17.090    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_12
    SLICE_X72Y49         LUT6 (Prop_lut6_I2_O)        0.299    17.389 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_444__0/O
                         net (fo=1, routed)           0.280    17.669    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_444__0_n_5
    SLICE_X72Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.793 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_184__0/O
                         net (fo=1, routed)           0.588    18.380    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[8]
    SLICE_X72Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.504 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_57/O
                         net (fo=1, routed)           0.629    19.133    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_547/ram_reg_0_4
    SLICE_X70Y42         LUT6 (Prop_lut6_I4_O)        0.124    19.257 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_547/ram_reg_0_i_8__0/O
                         net (fo=8, routed)           1.355    20.613    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[8]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.578    22.757    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    22.872    
                         clock uncertainty           -0.302    22.570    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.004    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -20.613    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 9.300ns (52.436%)  route 8.436ns (47.564%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.072    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_5
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.406 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.192    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_10_n_11
    SLICE_X57Y45         LUT5 (Prop_lut5_I1_O)        0.303    15.495 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[11]_i_8/O
                         net (fo=1, routed)           0.000    15.495    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[11]_i_8_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.045 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.045    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_5
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.280 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.779    17.059    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[15]_i_1_n_12
    SLICE_X70Y49         LUT6 (Prop_lut6_I2_O)        0.299    17.358 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_764__0/O
                         net (fo=1, routed)           0.444    17.802    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_764__0_n_5
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.926 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_388__0/O
                         net (fo=1, routed)           0.303    18.229    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[12]
    SLICE_X70Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.353 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_155/O
                         net (fo=1, routed)           0.610    18.963    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_13
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_42/O
                         net (fo=1, routed)           0.149    19.236    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_42_n_5
    SLICE_X71Y41         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_4__0/O
                         net (fo=8, routed)           1.427    20.786    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.584    22.763    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.288    23.050    
                         clock uncertainty           -0.302    22.748    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.182    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -20.786    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.677ns  (logic 7.933ns (44.877%)  route 9.744ns (55.123%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.048 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/O[3]
                         net (fo=3, routed)           1.607    15.656    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_9
    SLICE_X67Y66         LUT5 (Prop_lut5_I0_O)        0.300    15.956 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_63/O
                         net (fo=1, routed)           0.706    16.662    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_63_n_5
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.326    16.988 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_41/O
                         net (fo=1, routed)           0.611    17.599    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_41_n_5
    SLICE_X82Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.723 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_34/O
                         net (fo=15, routed)          0.929    18.651    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_34_n_5
    SLICE_X67Y68         LUT4 (Prop_lut4_I3_O)        0.124    18.775 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_6/O
                         net (fo=4, routed)           1.952    20.728    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_6_n_5
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.585    22.764    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/CLK
                         clock pessimism              0.129    22.893    
                         clock uncertainty           -0.302    22.591    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    22.141    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                         -20.728    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.736ns  (logic 9.287ns (52.363%)  route 8.449ns (47.637%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 22.841 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.292 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.078    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_11
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.303    15.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8/O
                         net (fo=1, routed)           0.000    15.381    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8_n_5
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.931 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.260 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.670    16.930    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_9
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.306    17.236 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0/O
                         net (fo=1, routed)           0.263    17.499    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0_n_5
    SLICE_X69Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.623 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_398__0/O
                         net (fo=1, routed)           0.455    18.077    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[11]
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.201 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_160__0/O
                         net (fo=1, routed)           0.591    18.792    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_16
    SLICE_X68Y42         LUT6 (Prop_lut6_I5_O)        0.124    18.916 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.433    19.349    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46_n_5
    SLICE_X68Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.473 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_5__0/O
                         net (fo=8, routed)           1.313    20.786    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.662    22.841    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X4Y7          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    23.070    
                         clock uncertainty           -0.302    22.768    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.202    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -20.786    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.710ns  (logic 9.287ns (52.438%)  route 8.423ns (47.562%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.292 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.078    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_11
    SLICE_X57Y44         LUT5 (Prop_lut5_I1_O)        0.303    15.381 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8/O
                         net (fo=1, routed)           0.000    15.381    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[7]_i_8_n_5
    SLICE_X57Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.931 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.931    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_1_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    16.260 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/O[3]
                         net (fo=2, routed)           0.670    16.930    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_9
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.306    17.236 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0/O
                         net (fo=1, routed)           0.263    17.499    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_780__0_n_5
    SLICE_X69Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.623 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_398__0/O
                         net (fo=1, routed)           0.455    18.077    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[11]
    SLICE_X69Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.201 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_160__0/O
                         net (fo=1, routed)           0.591    18.792    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_16
    SLICE_X68Y42         LUT6 (Prop_lut6_I5_O)        0.124    18.916 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46/O
                         net (fo=1, routed)           0.433    19.349    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_46_n_5
    SLICE_X68Y42         LUT6 (Prop_lut6_I0_O)        0.124    19.473 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_5__0/O
                         net (fo=8, routed)           1.288    20.761    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.584    22.763    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.288    23.050    
                         clock uncertainty           -0.302    22.748    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.182    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.532ns  (logic 9.300ns (53.046%)  route 8.232ns (46.954%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 22.757 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.958 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.958    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_5
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.072 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.072    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[7]_i_10_n_5
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.406 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.785    15.192    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_10_n_11
    SLICE_X57Y45         LUT5 (Prop_lut5_I1_O)        0.303    15.495 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[11]_i_8/O
                         net (fo=1, routed)           0.000    15.495    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[11]_i_8_n_5
    SLICE_X57Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.045 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.045    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[11]_i_1_n_5
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    16.280 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.779    17.059    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[15]_i_1_n_12
    SLICE_X70Y49         LUT6 (Prop_lut6_I2_O)        0.299    17.358 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_764__0/O
                         net (fo=1, routed)           0.444    17.802    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_764__0_n_5
    SLICE_X70Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.926 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ram_reg_0_i_388__0/O
                         net (fo=1, routed)           0.303    18.229    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_fu_563_input_r_address0[12]
    SLICE_X70Y48         LUT6 (Prop_lut6_I2_O)        0.124    18.353 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_155/O
                         net (fo=1, routed)           0.610    18.963    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_13
    SLICE_X71Y41         LUT6 (Prop_lut6_I5_O)        0.124    19.087 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_42/O
                         net (fo=1, routed)           0.149    19.236    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_42_n_5
    SLICE_X71Y41         LUT6 (Prop_lut6_I0_O)        0.124    19.360 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_4__0/O
                         net (fo=8, routed)           1.223    20.582    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.578    22.757    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.115    22.872    
                         clock uncertainty           -0.302    22.570    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    22.004    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -20.582    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.628ns  (logic 7.933ns (45.001%)  route 9.695ns (54.999%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.756     3.050    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.504 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_6/DOADO[0]
                         net (fo=31, routed)          2.089     7.593    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/q0[12]
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841    11.434 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3642_p2/P[15]
                         net (fo=2, routed)           1.850    13.284    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/p_0_in1_in[1]
    SLICE_X53Y43         LUT5 (Prop_lut5_I4_O)        0.124    13.408 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17/O
                         net (fo=1, routed)           0.000    13.408    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057[3]_i_17_n_5
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.048 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10/O[3]
                         net (fo=3, routed)           1.607    15.656    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/add_ln23_43_reg_3057_reg[3]_i_10_n_9
    SLICE_X67Y66         LUT5 (Prop_lut5_I0_O)        0.300    15.956 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_63/O
                         net (fo=1, routed)           0.706    16.662    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_63_n_5
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.326    16.988 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_41/O
                         net (fo=1, routed)           0.611    17.599    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_41_n_5
    SLICE_X82Y66         LUT6 (Prop_lut6_I0_O)        0.124    17.723 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_34/O
                         net (fo=15, routed)          0.881    18.604    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_34_n_5
    SLICE_X66Y67         LUT4 (Prop_lut4_I3_O)        0.124    18.728 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_10/O
                         net (fo=4, routed)           1.951    20.679    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3664_p2_i_10_n_5
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       1.585    22.764    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/ap_clk
    DSP48_X2Y16          DSP48E1                                      r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2/CLK
                         clock pessimism              0.129    22.893    
                         clock uncertainty           -0.302    22.591    
    DSP48_X2Y16          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    22.141    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_563/grp_fu_3647_p2
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                         -20.679    
  -------------------------------------------------------------------
                         slack                                  1.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.777%)  route 0.158ns (55.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.546     0.882    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[81]/Q
                         net (fo=1, routed)           0.158     1.167    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[74]
    SLICE_X50Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.810     1.176    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.007     1.148    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.332%)  route 0.214ns (56.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.574     0.910    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/Q
                         net (fo=1, routed)           0.214     1.288    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[102]
    SLICE_X25Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.859     1.225    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.070     1.265    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.330%)  route 0.158ns (51.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.574     0.910    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y52         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/Q
                         net (fo=1, routed)           0.158     1.216    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[113]
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.860     1.226    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y49         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X25Y49         FDRE (Hold_fdre_C_D)        -0.007     1.189    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.439%)  route 0.217ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]/Q
                         net (fo=2, routed)           0.217     1.240    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[42]
    SLICE_X52Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.809     1.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X52Y79         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[14]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.070     1.210    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1118]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.953%)  route 0.218ns (57.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.563     0.899    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X32Y41         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1118]/Q
                         net (fo=1, routed)           0.218     1.280    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[59]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.867     1.233    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.280     0.953    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     1.249    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.053%)  route 0.184ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/Q
                         net (fo=2, routed)           0.184     1.194    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[59]
    SLICE_X52Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.811     1.177    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X52Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.019     1.161    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.900%)  route 0.177ns (58.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.547     0.883    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]/Q
                         net (fo=2, routed)           0.177     1.188    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[75]
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.810     1.176    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X52Y80         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[47]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.013     1.154    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.387%)  route 0.226ns (61.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.550     0.886    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X44Y82         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[27]/Q
                         net (fo=2, routed)           0.226     1.253    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_sa[27]
    SLICE_X50Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.811     1.177    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y81         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.076     1.218    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.564     0.900    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X33Y45         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1093]/Q
                         net (fo=1, routed)           0.056     1.096    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X32Y45         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.830     1.196    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X32Y45         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.283     0.913    
    SLICE_X32Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.562     0.898    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     1.094    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X42Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16984, routed)       0.829     1.195    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X42Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X42Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y17   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_502/network_mul_mul_16s_16s_30_1_1_U131/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y18   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_502/trunc_ln28_47_reg_2447_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y13   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U89/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y10   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_30_reg_2603_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y14   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_502/trunc_ln28_51_reg_2463_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y15   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_31_reg_2608_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y19   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_502/trunc_ln28_55_reg_2508_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y9    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U72/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y12   design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/trunc_ln28_3_reg_2294_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y8    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_478/network_mul_mul_16s_16s_30_1_1_U90/network_mul_mul_16s_16s_30_1_1_DSP48_7_U/p/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X26Y62  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X38Y57  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y16  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y18  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y18  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y18  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y18  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y17  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y17  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y17  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X50Y17  design_1_i/network_0/inst/sig_buffer_last_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         10.000      8.750      SLICE_X20Y48  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK



