TOPLEVEL = JRF_simple
MODULE = jrf_simple_test
VERILOG_SOURCES = $(WORKDIR)/gen/JRF_simple.v $(WORKDIR)/gen/DelayElementSim_5.v
include $(shell cocotb-config --makefiles)/Makefile.sim