CHA_DSI_LANES,FUNC_0
CHA_DSI_LANES_MASK,VAR_0
DPPLL_SRC_DP_PLL_LOCK,VAR_1
DP_ALTERNATE_SCRAMBLER_RESET_ENABLE,VAR_2
DP_EDP_CONFIGURATION_SET,VAR_3
DP_NUM_LANES,FUNC_1
DP_NUM_LANES_MASK,VAR_4
DRM_ERROR,FUNC_2
ML_TX_MAIN_LINK_OFF,VAR_5
ML_TX_NORMAL_MODE,VAR_6
SN_DPPLL_SRC_REG,VAR_7
SN_DSI_LANES_REG,VAR_8
SN_ENH_FRAME_REG,VAR_9
SN_ML_TX_MODE_REG,VAR_10
SN_PLL_ENABLE_REG,VAR_11
SN_SSC_CONFIG_REG,VAR_12
VSTREAM_ENABLE,VAR_13
bridge_to_ti_sn_bridge,FUNC_3
drm_dp_dpcd_writeb,FUNC_4
drm_panel_enable,FUNC_5
regmap_read_poll_timeout,FUNC_6
regmap_update_bits,FUNC_7
regmap_write,FUNC_8
ti_sn_bridge_set_dsi_dp_rate,FUNC_9
ti_sn_bridge_set_video_timings,FUNC_10
ti_sn_bridge_enable,FUNC_11
bridge,VAR_14
pdata,VAR_15
val,VAR_16
ret,VAR_17
