// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

/* IMP NOTE: One edit: removed bulky padding in typedef blynx_bow_t */

#ifndef BCA_H
#define BCA_H

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>
#include <assert.h>

#define BOW_TOP_BASE_ADDR	0x0000
#define BOW_TX_SLICE_0_ADDR	0x0200
#define BOW_RX_SLICE_0_ADDR	0x0800
#define LL_TX_BASE_ADDR		0x0000
#define LL_RX_BASE_ADDR		0x1000

// Reg - blynx_bow::bow_top_t::clk_dist_enable
#define BLYNX_BOW__BOW_TOP_T__CLK_DIST_ENABLE__ENABLE_bm 0x1
#define BLYNX_BOW__BOW_TOP_T__CLK_DIST_ENABLE__ENABLE_bp 0
#define BLYNX_BOW__BOW_TOP_T__CLK_DIST_ENABLE__ENABLE_bw 1
#define BLYNX_BOW__BOW_TOP_T__CLK_DIST_ENABLE__ENABLE_reset 0x0

// Regfile - blynx_bow::bow_top_t
typedef struct __attribute__ ((__packed__)) {
    uint16_t clk_dist_enable;
} blynx_bow__bow_top_t_t;

// Reg - blynx_bow::tx_slice_t::tx_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_PI_DAC_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_PI_DAC_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_PI_DAC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_PI_DAC_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_DCC_SAMP_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_DCC_SAMP_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_DCC_SAMP_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FREEZE__FREEZE_DCC_SAMP_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_config
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_DAC_RST_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_DAC_RST_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_DAC_RST_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_DAC_RST_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_TAIL_SW_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_TAIL_SW_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_TAIL_SW_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONFIG__DCC_EN_DCC_TAIL_SW_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_dcc_sensor_config
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INM_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INM_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INM_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_SENSOR_CONFIG__DCC_SAMP_SEL_INM_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_ratio_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_RATIO_CTRL__MPCG_SER_RATIO_CTRL_bm 0x3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_RATIO_CTRL__MPCG_SER_RATIO_CTRL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_RATIO_CTRL__MPCG_SER_RATIO_CTRL_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_RATIO_CTRL__MPCG_SER_RATIO_CTRL_reset 0x3

// Reg - blynx_bow::tx_slice_t::tx_shift_reg_setb
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_SETB__MPCG_SHIFT_REG_SETH_N_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_SETB__MPCG_SHIFT_REG_SETH_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_SETB__MPCG_SHIFT_REG_SETH_N_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_SETB__MPCG_SHIFT_REG_SETH_N_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_shift_reg_rst
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_RST__MPCG_SHIFT_REG_SETL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_RST__MPCG_SHIFT_REG_SETL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_RST__MPCG_SHIFT_REG_SETL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_SHIFT_REG_RST__MPCG_SHIFT_REG_SETL_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_clk_sel
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_REG_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_REG_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_REG_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_REG_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_RTL_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_RTL_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_RTL_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_RTL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_LINK_LAYER_bm 0xf00
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_LINK_LAYER_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_LINK_LAYER_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_SEL__MPCG_SEL_LINK_LAYER_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_sel_load
#define BLYNX_BOW__TX_SLICE_0_T__TX_SEL_LOAD__MPCG_SEL_LOAD_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_SEL_LOAD__MPCG_SEL_LOAD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SEL_LOAD__MPCG_SEL_LOAD_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_SEL_LOAD__MPCG_SEL_LOAD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_clk_en
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_REG_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_REG_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_REG_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_REG_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_RTL_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_RTL_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_RTL_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_RTL_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_wild_clk_config0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bm 0x7e
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bm 0x1f80
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bm 0xe000
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bp 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_wild_clk_config1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_qpump_vreg_config
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dcc_vref_config
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_EN_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_EN_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_EN_N_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_CK_SAMP_CAL_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_CK_SAMP_CAL_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_CK_SAMP_CAL_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_CK_SAMP_CAL_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_POS_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_POS_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_POS_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DCC_VREF_CONFIG__LPBK_DCC_VREF_DAC_POS_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W0__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W1__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W2__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W3__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W4
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W4__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W5
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W5__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W6
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W6__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W7__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W8
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W8__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W9
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W9__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W10
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W10__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W11
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W11__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W12
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W12__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W13
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W13__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W14
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W14__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W15
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W15__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W16
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W16__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W17
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W17__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W18
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W18__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_cal_ctrl_W19
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALP_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALP_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALP_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALP_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALN_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALN_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CAL_CTRL_W19__LPBK_CALN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W0__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W1
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W1__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W2
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W2__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W3__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W4
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W4__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W5
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W5__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W6__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W7__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W8
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W8__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W9__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W10
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W10__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W11
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W11__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W12
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W12__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W13
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W13__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W14
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W14__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W15
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W15__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W16
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W16__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W17
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W17__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W18
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W18__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_ser_mux_drv_ctrl_W19
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PU_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PU_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PD_N_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PD_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN0_DRV_PD_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PU_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PU_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PU_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PU_reset 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PD_N_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PD_N_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PD_N_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_SER_MUX_DRV_CTRL_W19__SER_IN1_DRV_PD_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W0__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W1__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W2
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W2__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W3
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W3__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W4__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W5__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W6
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W6__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W7
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W7__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W8
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W8__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W9
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W9__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W10
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W10__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W11
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W11__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W12
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W12__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W13
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W13__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W14
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W14__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W15
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W15__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W16
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W16__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W17
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W17__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W18
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W18__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_timing_W19
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PD_EN_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PD_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PD_EN_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PD_EN_reset 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PU_EN_N_bm 0xf0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PU_EN_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PU_EN_N_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_TIMING_W19__TX_FE_DIN_PU_EN_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W0__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W0__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W0__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W0__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W1__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W1__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W1__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W1__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W2
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W2__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W2__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W2__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W2__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W3
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W3__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W3__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W3__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W3__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W4
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W4__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W4__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W4__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W4__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W5__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W5__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W5__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W5__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W6
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W6__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W6__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W6__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W6__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W7
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W7__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W7__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W7__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W7__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W8
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W8__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W8__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W8__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W8__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W9
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W9__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W9__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W9__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W9__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W10
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W10__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W10__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W10__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W10__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W11
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W11__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W11__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W11__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W11__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W12
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W12__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W12__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W12__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W12__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W13
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W13__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W13__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W13__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W13__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W14
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W14__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W14__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W14__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W14__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W15
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W15__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W15__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W15__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W15__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W16
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W16__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W16__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W16__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W16__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W17
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W17__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W17__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W17__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W17__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W18
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W18__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W18__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W18__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W18__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_fe_drv_en_W19
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W19__TX_FE_DRV_EN_N_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W19__TX_FE_DRV_EN_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W19__TX_FE_DRV_EN_N_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_FE_DRV_EN_W19__TX_FE_DRV_EN_N_reset 0x1f

// Reg - blynx_bow::tx_slice_t::tx_pi_config0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_CLK_DIV_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_CLK_DIV_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_CLK_DIV_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_CLK_DIV_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_DAC_SET_N_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_DAC_SET_N_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_DAC_SET_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_DAC_SET_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_INTERP_RST_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_INTERP_RST_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_INTERP_RST_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_INTERP_RST_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_LEVEL_SHIFT_RST_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_LEVEL_SHIFT_RST_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_LEVEL_SHIFT_RST_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG0__PI_LEVEL_SHIFT_RST_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pi_config1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETH_N_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETH_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETH_N_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETH_N_reset 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETL_bm 0xff00
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETL_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETL_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PI_CONFIG1__SHIFT_REG_SETL_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W0__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W0__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W0__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W0__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W1__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W1__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W1__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W1__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W2
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W2__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W2__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W2__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W2__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W3
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W3__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W3__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W3__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W3__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W4
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W4__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W4__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W4__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W4__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W5
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W5__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W5__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W5__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W5__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W6
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W6__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W6__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W6__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W6__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W7
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W7__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W7__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W7__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W7__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W8
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W8__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W8__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W8__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W8__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W9
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W9__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W9__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W9__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W9__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W10
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W10__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W10__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W10__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W10__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W11
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W11__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W11__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W11__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W11__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W12
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W12__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W12__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W12__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W12__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W13
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W13__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W13__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W13__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W13__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W14
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W14__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W14__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W14__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W14__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W15
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W15__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W15__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W15__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W15__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W16__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W16__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W16__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W16__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W17
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W17__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W17__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W17__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W17__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W18
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W18__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W18__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W18__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W18__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_data_spares_W19
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W19__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W19__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W19__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_DATA_SPARES_W19__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_shared_spares
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_SHARED_SPARES__SPARE_I_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_SHARED_SPARES__SPARE_I_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_SHARED_SPARES__SPARE_I_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_SHARED_SPARES__SPARE_I_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_tx_status
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TX_SAMPLE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TX_SAMPLE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TX_SAMPLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TX_SAMPLE_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TXB_SAMPLE_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TXB_SAMPLE_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TXB_SAMPLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_TXB_SAMPLE_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_DIST_SAMPLE_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_DIST_SAMPLE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_DIST_SAMPLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__DCC_CLK_DIST_SAMPLE_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_TX_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_TX_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_TX_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_TX_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_EARLY_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_EARLY_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_EARLY_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_TX_STATUS__PI_FREE_SAMP_EARLY_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_data_inversion_reodering
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__INVERT_DATA_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__GROUP_BY_WORD_EN_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__GROUP_BY_WORD_EN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__GROUP_BY_WORD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__GROUP_BY_WORD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_0__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_0__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_0__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_0__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_1
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_1__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_1__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_1__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_1__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_2
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_2__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_2__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_2__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_2__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_3
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_3__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_3__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_3__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_3__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_4
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_4__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_4__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_4__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_4__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_5
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_5__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_5__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_5__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_5__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_6
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_6__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_6__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_6__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_6__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_7
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_7__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_7__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_7__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_7__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_8
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_8__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_8__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_8__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_8__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_9
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_9__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_9__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_9__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_9__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_10
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_10__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_10__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_10__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_10__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_11
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_11__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_11__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_11__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_11__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_12
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_12__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_12__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_12__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_12__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_13
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_13__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_13__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_13__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_13__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_14
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_14__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_14__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_14__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_14__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_inversion_mask_15
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_15__MASK_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_15__MASK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_15__MASK_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_INVERSION_MASK_15__MASK_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_bit_redundancy_sel_0_7
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__AUX_BIT_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__AUX_BIT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__AUX_BIT_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__AUX_BIT_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bm 0xc
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bm 0x30
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bm 0xc0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_3_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bm 0x300
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_4_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bm 0xc00
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bp 10
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_5_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bm 0x3000
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bp 12
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_6_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bm 0xc000
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bp 14
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_0_7__BIT_7_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_bit_redundancy_sel_8_15
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bm 0x3
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_8_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bm 0xc
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_9_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bm 0x30
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_10_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bm 0xc0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_11_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bm 0x300
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_12_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bm 0xc00
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bp 10
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_13_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bm 0x3000
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bp 12
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_14_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bm 0x4000
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bp 14
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__BIT_15_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__FEC_BIT_bm 0x8000
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__FEC_BIT_bp 15
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__FEC_BIT_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_BIT_REDUNDANCY_SEL_8_15__FEC_BIT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pattern_generator_en
#define BLYNX_BOW__TX_SLICE_0_T__TX_PATTERN_GENERATOR_EN__DATA_ENABLE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PATTERN_GENERATOR_EN__DATA_ENABLE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PATTERN_GENERATOR_EN__DATA_ENABLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PATTERN_GENERATOR_EN__DATA_ENABLE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_link_layer_clock_sel
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_phyready_override
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_VALUE_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_VALUE_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_VALUE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PHYREADY_OVERRIDE__OVRD_VALUE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fd_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fd_reset
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_RESET__RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_RESET__RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_RESET__RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_RESET__RST_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fd_clock_gate
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_fd_ref_per_mult
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_REF_PER_MULT__REF_PER_MULT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_REF_PER_MULT__REF_PER_MULT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_REF_PER_MULT__REF_PER_MULT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_REF_PER_MULT__REF_PER_MULT_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_fd_freq_cnt_obsv
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SW_RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SW_RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SW_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SW_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SER_RATIO_bm 0x6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SER_RATIO_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SER_RATIO_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MISC_CTRL__SER_RATIO_reset 0x3

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clock_gate
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_pat_gen_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D0__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D1__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D2__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D3__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D4__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D5__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D6__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D7__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D8__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D9__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D10__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D11__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D12__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D13__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D14__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D15__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D16__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D17__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D18
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D18__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mux_ctrl_D19
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__INV_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__INV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__INV_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__PATSEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__PATSEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__PATSEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MUX_CTRL_D19__PATSEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_ctrl_P17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P0__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P1__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P2__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P3__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P4__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P5__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P6__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P7__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P8__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P9__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P10__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P11__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P12__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P13__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P14__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P15__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P16__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_lo_P17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_LO_P17__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P0__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P1__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P2__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P3__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P4__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P5__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P6__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P7__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P8__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P9__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P10__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P11__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P12__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P13__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P14__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P15__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P16__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_seed_hi_P17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_SEED_HI_P17__SEED_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P0__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P1__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P2__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P3__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P4__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P5__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P6__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P7__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P8__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P9__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P10__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P11__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P12__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P13__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P14__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P15__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P16__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_lo_P17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_LO_P17__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P0__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P1__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P2__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P3__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P4__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P5__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P6__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P7__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P8__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P9__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P10__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P11__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P12__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P13__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P14__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P15__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P16__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_prbs_state_hi_P17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_PRBS_STATE_HI_P17__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M0__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M1__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M2__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M3__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M4__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M5__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M6__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M7__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M8__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M9__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M10__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M11__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M12__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M13__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M14__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M15__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M16__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_ctrl_M17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CTRL_M17__MEM_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M0M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M0M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M0M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M0M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M0M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M1M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M1M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M1M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M1M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M1M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M2M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M2M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M2M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M2M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M2M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M3M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M3M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M3M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M3M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M3M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M4M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M4M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M4M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M4M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M4M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M5M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M5M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M5M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M5M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M5M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M6M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M6M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M6M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M6M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M6M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M7M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M7M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M7M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M7M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M7M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M8M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M8M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M8M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M8M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M8M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M9M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M9M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M9M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M9M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M9M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M10M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M10M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M10M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M10M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M10M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M11M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M11M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M11M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M11M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M11M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M12M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M12M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M12M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M12M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M12M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M13M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M13M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M13M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M13M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M13M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M14M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M14M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M14M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M14M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M14M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M15M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M15M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M15M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M15M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M15M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M16M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M16M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M16M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M16M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M16M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M17M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M0__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M17M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M1__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M17M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M2__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_array_M17M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_ARRAY_M17M3__DATA_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_ctrl_M17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bm 0x3f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bw 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_reset 0x3f

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M11
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M12
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M13
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M14
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M15
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_mem_cntr_M17
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_ctrl_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C0__CLK_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_ctrl_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CTRL_C1__CLK_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_array_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C0__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C0__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C0__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C0__DATA_reset 0x5555

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_array_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C1__DATA_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C1__DATA_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C1__DATA_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_ARRAY_C1__DATA_reset 0x5555

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_cntr_ctrl_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_reset 0xf

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_cntr_ctrl_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bm 0xf
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bw 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_reset 0xf

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_cntr_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_gen_clk_cntr_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__SW_RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__SW_RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__SW_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__SW_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__DESER_RATIO_bm 0x6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__DESER_RATIO_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__DESER_RATIO_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MISC_CTRL__DESER_RATIO_reset 0x3

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_clock_gate
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_pat_chk_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_EN_C3_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_ctrl_patread
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_ctrl_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_reset 0x7f

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_ctrl_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_reset 0x7f

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_ctrl_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_reset 0x7f

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_ctrl_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bm 0x7f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bw 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_reset 0x7f

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mux_ctrl_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C0__MUX_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C0__MUX_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C0__MUX_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C0__MUX_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mux_ctrl_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C1__MUX_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C1__MUX_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C1__MUX_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C1__MUX_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mux_ctrl_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C2__MUX_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C2__MUX_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C2__MUX_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C2__MUX_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mux_ctrl_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C3__MUX_bm 0x1f
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C3__MUX_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C3__MUX_bw 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MUX_CTRL_C3__MUX_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_cntr_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_ctrl_states
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bm 0x3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bm 0xc
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bm 0x30
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bm 0xc0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_patread_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C0__WORD_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C0__WORD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C0__WORD_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C0__WORD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_patread_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C1__WORD_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C1__WORD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C1__WORD_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C1__WORD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_patread_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C2__WORD_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C2__WORD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C2__WORD_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C2__WORD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_mem_patread_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C3__WORD_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C3__WORD_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C3__WORD_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_MEM_PATREAD_C3__WORD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_size
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bm 0x1c0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bm 0xe00
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_ctrl_states
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bm 0x3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bm 0xc
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bm 0x30
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bm 0xc0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_lo_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C0__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_lo_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C1__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_lo_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C2__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_lo_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_LO_C3__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_hi_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C0__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_hi_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C1__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_hi_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C2__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_prbs_state_hi_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_PRBS_STATE_HI_C3__STATE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_bit_count0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT0__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT0__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT0__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT0__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_bit_count1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT1__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT1__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT1__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT1__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_bit_count2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT2__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT2__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT2__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT2__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_bit_count3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT3__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT3__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT3__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_BIT_COUNT3__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_lsb_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_lsb_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_lsb_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_lsb_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_msb_C0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_msb_C1
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_msb_C2
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_pat_chk_error_count_msb_C3
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_clk_gate
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_CTRL_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_CTRL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_CTRL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_CTRL_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_VCO_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_VCO_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_VCO_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_CLK_GATE__GATE_CLK_VCO_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_vr_reset
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__ACM_RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__ACM_RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__ACM_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__ACM_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_RST_N_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_RST_N_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_OUT_RST_N_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_OUT_RST_N_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_OUT_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__DSM_OUT_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__LD_RST_N_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__LD_RST_N_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__LD_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__LD_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__FD_RST_N_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__FD_RST_N_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__FD_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_RESET__FD_RST_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__BYP_RST_SYNC_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__BYP_RST_SYNC_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_OVRD_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_OVRD_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_OVRD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_OVRD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_PRLD_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_PRLD_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_PRLD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_PRLD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_HOLD_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_HOLD_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_HOLD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_HOLD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_BYP_SAT_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_BYP_SAT_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_BYP_SAT_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_CTRL__ACM_BYP_SAT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_adj_pos_lo
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_adj_pos_hi
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_adj_neg_lo
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_reset 0xffff

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_adj_neg_hi
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_ovrd_val_lo
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_ovrd_val_hi
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_prld_val_lo
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_prld_val_hi
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_accum_obsv_lo
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_acm_accum_obsv_hi
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_dsm_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__BYP_RST_SYNC_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__BYP_RST_SYNC_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_OVRD_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_OVRD_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_OVRD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_OVRD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_PRLD_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_PRLD_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_PRLD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_PRLD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_HOLD_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_HOLD_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_HOLD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_HOLD_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_INV_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_INV_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_INV_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_CTRL__DSM_INV_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_dsm_ovrd_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_dsm_prld_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_dsm_accum_obsv
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LD_FORCE_LOCK_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LD_FORCE_LOCK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LD_FORCE_LOCK_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LD_FORCE_LOCK_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LOCK_SEL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LOCK_SEL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LOCK_SEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_CTRL__LOCK_SEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_meas_per
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_MEAS_PER__LD_MEAS_PER_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_MEAS_PER__LD_MEAS_PER_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_MEAS_PER__LD_MEAS_PER_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_MEAS_PER__LD_MEAS_PER_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_lock_thresh
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bm 0xfff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bw 12
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_lock_cnt
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOCK_CNT__LD_LOCK_CNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_stat
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_STAT__LD_LOCKED_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_STAT__LD_LOCKED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_STAT__LD_LOCKED_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_STAT__LD_LOCKED_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_ld_low_cnt
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOW_CNT__LD_LOW_CNT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOW_CNT__LD_LOW_CNT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOW_CNT__LD_LOW_CNT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_LD_LOW_CNT__LD_LOW_CNT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_CTRL__SEL_FLTRD_FREQ_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_CTRL__SEL_FLTRD_FREQ_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_CTRL__SEL_FLTRD_FREQ_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_CTRL__SEL_FLTRD_FREQ_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_per_mult
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_PER_MULT__PER_MULT_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_PER_MULT__PER_MULT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_PER_MULT__PER_MULT_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_PER_MULT__PER_MULT_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_freq_cnt_trgt_max
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_reset 0xffff

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_freq_cnt_trgt_min
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_stat
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_FAST_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_FAST_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_FAST_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_FAST_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_SLOW_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_SLOW_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_SLOW_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_STAT__FREQ_SLOW_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_vr_fd_freq_cnt_obsv
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_dcc_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_DCC_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_DCC_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_DCC_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_DCC_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SW_RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SW_RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SW_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SW_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__DISABLE_WCLK_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__DISABLE_WCLK_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__DISABLE_WCLK_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__DISABLE_WCLK_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SAMPLER_CYCLE_LATENCY_bm 0xc
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SAMPLER_CYCLE_LATENCY_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SAMPLER_CYCLE_LATENCY_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__SAMPLER_CYCLE_LATENCY_reset 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INP_OVERRIDE_EN_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INP_OVERRIDE_EN_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INP_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INP_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INM_OVERRIDE_EN_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INM_OVERRIDE_EN_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INM_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__COMP_SEL_INM_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__ACC_INPUT_OVERRIDE_EN_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__ACC_INPUT_OVERRIDE_EN_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__ACC_INPUT_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__ACC_INPUT_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__BYP_RST_SYNC_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__BYP_RST_SYNC_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_MISC_CTRL__BYP_RST_SYNC_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_control_code_sequence_0_0_to_15
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_0_TO_15__CONTROL_CODE_STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_0_TO_15__CONTROL_CODE_STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_0_TO_15__CONTROL_CODE_STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_0_TO_15__CONTROL_CODE_STATE_reset 0x6e40

// Reg - blynx_bow::tx_slice_t::tx_dcc_control_code_sequence_0_16_to_31
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_16_TO_31__CONTROL_CODE_STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_16_TO_31__CONTROL_CODE_STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_16_TO_31__CONTROL_CODE_STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_0_16_TO_31__CONTROL_CODE_STATE_reset 0xcea7

// Reg - blynx_bow::tx_slice_t::tx_dcc_control_code_sequence_1_0_to_15
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_0_TO_15__CONTROL_CODE_STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_0_TO_15__CONTROL_CODE_STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_0_TO_15__CONTROL_CODE_STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_0_TO_15__CONTROL_CODE_STATE_reset 0xd8e2

// Reg - blynx_bow::tx_slice_t::tx_dcc_control_code_sequence_1_16_to_31
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_16_TO_31__CONTROL_CODE_STATE_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_16_TO_31__CONTROL_CODE_STATE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_16_TO_31__CONTROL_CODE_STATE_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CONTROL_CODE_SEQUENCE_1_16_TO_31__CONTROL_CODE_STATE_reset 0x698d

// Reg - blynx_bow::tx_slice_t::tx_dcc_comp_sel_overrides
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INP_OVERRIDE_VAL_bm 0x7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INP_OVERRIDE_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INP_OVERRIDE_VAL_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INP_OVERRIDE_VAL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INM_OVERRIDE_VAL_bm 0x38
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INM_OVERRIDE_VAL_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INM_OVERRIDE_VAL_bw 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__COMP_SEL_INM_OVERRIDE_VAL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__ACC_INPUT_OVERRIDE_VAL_bm 0xc0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__ACC_INPUT_OVERRIDE_VAL_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__ACC_INPUT_OVERRIDE_VAL_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_COMP_SEL_OVERRIDES__ACC_INPUT_OVERRIDE_VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_p_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_INVERT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_MISC_CTRL__DSM_HOLD_EN_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_p_dsm_v_fixed_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_V_FIXED_VAL__VAL_bm 0x7ff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_V_FIXED_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_V_FIXED_VAL__VAL_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_V_FIXED_VAL__VAL_reset 0x400

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_p_dsm_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_OVERRIDE_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_OVERRIDE_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_p_dsm_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_P_DSM_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__ACC_INVERT_EN_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_INVERT_EN_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__DSM_HOLD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bm 0x100
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bm 0x200
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bm 0x400
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bp 10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCK_SEL_bm 0x800
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCK_SEL_bp 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCK_SEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_MISC_CTRL__LOCK_SEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_pos_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_pos_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_POS_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_neg_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_neg_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_NEG_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_OVERRIDE_VAL__VAL_bm 0x7ff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_OVERRIDE_VAL__VAL_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_sat_upper_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_reset 0xffff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_sat_upper_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_sat_lower_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_sat_lower_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_acc_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_ACC_VAL_M__MSB_reset 0x80

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_dsm_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_OVERRIDE_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_OVERRIDE_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_dsm_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_DSM_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_lockdet_thresh_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_lockdet_thresh_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_THRESH_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktx_ctrl_n_lockdet_period
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_PERIOD__VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_PERIOD__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_PERIOD__VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTX_CTRL_N_LOCKDET_PERIOD__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_OVERRIDE_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_OVERRIDE_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_BYPASS_SAT_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_BYPASS_SAT_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_BYPASS_SAT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_BYPASS_SAT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_INVERT_EN_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_INVERT_EN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__ACC_INVERT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_INVERT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_PRELOAD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_HOLD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__DSM_HOLD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_RST_N_bm 0x100
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_RST_N_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_OVERRIDE_EN_bm 0x200
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_OVERRIDE_EN_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_FORCE_EN_bm 0x400
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_FORCE_EN_bp 10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_FORCE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCKDET_FORCE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCK_SEL_bm 0x800
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCK_SEL_bp 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCK_SEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_MISC_CTRL__LOCK_SEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_pos_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_pos_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_POS_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_neg_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_neg_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_NEG_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_OVERRIDE_VAL__VAL_bm 0x7ff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_OVERRIDE_VAL__VAL_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_sat_upper_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_L__LSB_reset 0xffff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_sat_upper_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_UPPER_VAL_M__MSB_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_sat_lower_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_sat_lower_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_SAT_LOWER_VAL_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_acc_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_ACC_VAL_M__MSB_reset 0x80

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_dsm_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_OVERRIDE_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_OVERRIDE_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_dsm_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_DSM_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_lockdet_thresh_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_lockdet_thresh_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_THRESH_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_p_lockdet_period
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_PERIOD__VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_PERIOD__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_PERIOD__VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_P_LOCKDET_PERIOD__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_misc_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_BYPASS_SAT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__ACC_INVERT_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_INVERT_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_INVERT_EN_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bm 0x40
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bp 6
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_PRELOAD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bm 0x80
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bp 7
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_HOLD_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__DSM_HOLD_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bm 0x100
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bp 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_RST_N_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bm 0x200
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bp 9
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_OVERRIDE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bm 0x400
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bp 10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCKDET_FORCE_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCK_SEL_bm 0x800
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCK_SEL_bp 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCK_SEL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_MISC_CTRL__LOCK_SEL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_pos_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_pos_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_POS_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_neg_adj_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_neg_adj_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_NEG_ADJ_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_OVERRIDE_VAL__VAL_bm 0x7ff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_OVERRIDE_VAL__VAL_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_sat_upper_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_L__LSB_reset 0xffff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_sat_upper_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_UPPER_VAL_M__MSB_reset 0xff

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_sat_lower_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_sat_lower_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_SAT_LOWER_VAL_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_val_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_acc_val_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_ACC_VAL_M__MSB_reset 0x80

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_dsm_override_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_OVERRIDE_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_OVERRIDE_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_OVERRIDE_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_OVERRIDE_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_dsm_val
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_VAL__VAL_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_VAL__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_VAL__VAL_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_DSM_VAL__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_lockdet_thresh_l
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_L__LSB_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_L__LSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_L__LSB_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_L__LSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_lockdet_thresh_m
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_M__MSB_bm 0xff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_M__MSB_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_M__MSB_bw 8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_THRESH_M__MSB_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_lockdet_period
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_PERIOD__VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_PERIOD__VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_PERIOD__VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LOCKDET_PERIOD__VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_clktxb_ctrl_n_lut
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_INCREMENT_VAL_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_INCREMENT_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_INCREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_INCREMENT_VAL_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_INCREMENT_VAL_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_INCREMENT_VAL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_INCREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_INCREMENT_VAL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_INCREMENT_VAL_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_INCREMENT_VAL_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_INCREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_INCREMENT_VAL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_DECREMENT_VAL_bm 0x8
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_DECREMENT_VAL_bp 3
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_DECREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SROOT_DECREMENT_VAL_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_DECREMENT_VAL_bm 0x10
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_DECREMENT_VAL_bp 4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_DECREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKP_DECREMENT_VAL_reset 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_DECREMENT_VAL_bm 0x20
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_DECREMENT_VAL_bp 5
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_DECREMENT_VAL_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_CLKTXB_CTRL_N_LUT__SCLKM_DECREMENT_VAL_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_dcc_lockdet_stat
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTX_CTRL_N_LOCKED_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTX_CTRL_N_LOCKED_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTX_CTRL_N_LOCKED_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTX_CTRL_N_LOCKED_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_P_LOCKED_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_P_LOCKED_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_P_LOCKED_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_P_LOCKED_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_N_LOCKED_bm 0x4
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_N_LOCKED_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_N_LOCKED_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_LOCKDET_STAT__CLKTXB_CTRL_N_LOCKED_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_dcc_vref_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_EN_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_EN_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_EN_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_EN_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_VAL_bm 0xffe
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_VAL_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_VAL_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__VREF_VAL_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__INV_DSM_VREF_bm 0x1000
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__INV_DSM_VREF_bp 12
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__INV_DSM_VREF_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_DCC_VREF_CTRL__INV_DSM_VREF_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_freeze
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_clk_gate
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CLK_GATE__GATE_CLK_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CLK_GATE__GATE_CLK_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CLK_GATE__GATE_CLK_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CLK_GATE__GATE_CLK_reset 0x1

// Reg - blynx_bow::tx_slice_t::tx_lpbk_reset
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_RESET__RST_N_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_RESET__RST_N_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_RESET__RST_N_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_RESET__RST_N_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_accum
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_ACCUM__LPBK_ACCUM_bm 0x3fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_ACCUM__LPBK_ACCUM_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_ACCUM__LPBK_ACCUM_bw 14
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_ACCUM__LPBK_ACCUM_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SHIFT_AMT_bm 0x3
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SHIFT_AMT_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SHIFT_AMT_bw 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SHIFT_AMT_reset 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SAT_VAL_HIGH_bm 0x1ffc
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SAT_VAL_HIGH_bp 2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SAT_VAL_HIGH_bw 11
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_SAT_VAL_HIGH_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_INV_DSM_OUT_bm 0x2000
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_INV_DSM_OUT_bp 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_INV_DSM_OUT_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_CTRL__LPBK_INV_DSM_OUT_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dsm_ctrl
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_BYP_RST_SYNC_bm 0x1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_BYP_RST_SYNC_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_BYP_RST_SYNC_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_OVRD_bm 0x2
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_OVRD_bp 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_OVRD_bw 1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_CTRL__DSM_OVRD_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dsm_ovrd_val_0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_0__DSM_OVRD_VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_0__DSM_OVRD_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_0__DSM_OVRD_VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_0__DSM_OVRD_VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dsm_ovrd_val_1
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_1__DSM_OVRD_VAL_bm 0xffff
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_1__DSM_OVRD_VAL_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_1__DSM_OVRD_VAL_bw 16
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_OVRD_VAL_1__DSM_OVRD_VAL_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dsm_accum_e_obsv
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_E_OBSV__DSM_ACCUM_E_OBSV_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_E_OBSV__DSM_ACCUM_E_OBSV_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_E_OBSV__DSM_ACCUM_E_OBSV_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_E_OBSV__DSM_ACCUM_E_OBSV_reset 0x0

// Reg - blynx_bow::tx_slice_t::tx_lpbk_dsm_accum_o_obsv
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_O_OBSV__DSM_ACCUM_O_OBSV_LO_bm 0x1fff
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_O_OBSV__DSM_ACCUM_O_OBSV_LO_bp 0
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_O_OBSV__DSM_ACCUM_O_OBSV_LO_bw 13
#define BLYNX_BOW__TX_SLICE_0_T__TX_LPBK_DSM_ACCUM_O_OBSV__DSM_ACCUM_O_OBSV_LO_reset 0x0

// Regfile - blynx_bow::tx_slice_t
typedef struct __attribute__ ((__packed__)) {
    uint16_t tx_freeze;
    uint16_t tx_dcc_config;
    uint16_t tx_dcc_sensor_config;
    uint16_t tx_ser_ratio_ctrl;
    uint16_t tx_shift_reg_setb;
    uint16_t tx_shift_reg_rst;
    uint16_t tx_clk_sel;
    uint16_t tx_sel_load;
    uint16_t tx_clk_en;
    uint16_t tx_wild_clk_config0;
    uint16_t tx_wild_clk_config1;
    uint16_t tx_tx_qpump_vreg_config;
    uint16_t tx_lpbk_dcc_vref_config;
    uint16_t tx_lpbk_cal_ctrl_W0;
    uint16_t tx_lpbk_cal_ctrl_W1;
    uint16_t tx_lpbk_cal_ctrl_W2;
    uint16_t tx_lpbk_cal_ctrl_W3;
    uint16_t tx_lpbk_cal_ctrl_W4;
    uint16_t tx_lpbk_cal_ctrl_W5;
    uint16_t tx_lpbk_cal_ctrl_W6;
    uint16_t tx_lpbk_cal_ctrl_W7;
    uint16_t tx_lpbk_cal_ctrl_W8;
    uint16_t tx_lpbk_cal_ctrl_W9;
    uint16_t tx_lpbk_cal_ctrl_W10;
    uint16_t tx_lpbk_cal_ctrl_W11;
    uint16_t tx_lpbk_cal_ctrl_W12;
    uint16_t tx_lpbk_cal_ctrl_W13;
    uint16_t tx_lpbk_cal_ctrl_W14;
    uint16_t tx_lpbk_cal_ctrl_W15;
    uint16_t tx_lpbk_cal_ctrl_W16;
    uint16_t tx_lpbk_cal_ctrl_W17;
    uint16_t tx_lpbk_cal_ctrl_W18;
    uint16_t tx_lpbk_cal_ctrl_W19;
    uint16_t tx_ser_mux_drv_ctrl_W0;
    uint16_t tx_ser_mux_drv_ctrl_W1;
    uint16_t tx_ser_mux_drv_ctrl_W2;
    uint16_t tx_ser_mux_drv_ctrl_W3;
    uint16_t tx_ser_mux_drv_ctrl_W4;
    uint16_t tx_ser_mux_drv_ctrl_W5;
    uint16_t tx_ser_mux_drv_ctrl_W6;
    uint16_t tx_ser_mux_drv_ctrl_W7;
    uint16_t tx_ser_mux_drv_ctrl_W8;
    uint16_t tx_ser_mux_drv_ctrl_W9;
    uint16_t tx_ser_mux_drv_ctrl_W10;
    uint16_t tx_ser_mux_drv_ctrl_W11;
    uint16_t tx_ser_mux_drv_ctrl_W12;
    uint16_t tx_ser_mux_drv_ctrl_W13;
    uint16_t tx_ser_mux_drv_ctrl_W14;
    uint16_t tx_ser_mux_drv_ctrl_W15;
    uint16_t tx_ser_mux_drv_ctrl_W16;
    uint16_t tx_ser_mux_drv_ctrl_W17;
    uint16_t tx_ser_mux_drv_ctrl_W18;
    uint16_t tx_ser_mux_drv_ctrl_W19;
    uint16_t tx_fe_timing_W0;
    uint16_t tx_fe_timing_W1;
    uint16_t tx_fe_timing_W2;
    uint16_t tx_fe_timing_W3;
    uint16_t tx_fe_timing_W4;
    uint16_t tx_fe_timing_W5;
    uint16_t tx_fe_timing_W6;
    uint16_t tx_fe_timing_W7;
    uint16_t tx_fe_timing_W8;
    uint16_t tx_fe_timing_W9;
    uint16_t tx_fe_timing_W10;
    uint16_t tx_fe_timing_W11;
    uint16_t tx_fe_timing_W12;
    uint16_t tx_fe_timing_W13;
    uint16_t tx_fe_timing_W14;
    uint16_t tx_fe_timing_W15;
    uint16_t tx_fe_timing_W16;
    uint16_t tx_fe_timing_W17;
    uint16_t tx_fe_timing_W18;
    uint16_t tx_fe_timing_W19;
    uint16_t tx_fe_drv_en_W0;
    uint16_t tx_fe_drv_en_W1;
    uint16_t tx_fe_drv_en_W2;
    uint16_t tx_fe_drv_en_W3;
    uint16_t tx_fe_drv_en_W4;
    uint16_t tx_fe_drv_en_W5;
    uint16_t tx_fe_drv_en_W6;
    uint16_t tx_fe_drv_en_W7;
    uint16_t tx_fe_drv_en_W8;
    uint16_t tx_fe_drv_en_W9;
    uint16_t tx_fe_drv_en_W10;
    uint16_t tx_fe_drv_en_W11;
    uint16_t tx_fe_drv_en_W12;
    uint16_t tx_fe_drv_en_W13;
    uint16_t tx_fe_drv_en_W14;
    uint16_t tx_fe_drv_en_W15;
    uint16_t tx_fe_drv_en_W16;
    uint16_t tx_fe_drv_en_W17;
    uint16_t tx_fe_drv_en_W18;
    uint16_t tx_fe_drv_en_W19;
    uint16_t tx_pi_config0;
    uint16_t tx_pi_config1;
    uint16_t tx_tx_data_spares_W0;
    uint16_t tx_tx_data_spares_W1;
    uint16_t tx_tx_data_spares_W2;
    uint16_t tx_tx_data_spares_W3;
    uint16_t tx_tx_data_spares_W4;
    uint16_t tx_tx_data_spares_W5;
    uint16_t tx_tx_data_spares_W6;
    uint16_t tx_tx_data_spares_W7;
    uint16_t tx_tx_data_spares_W8;
    uint16_t tx_tx_data_spares_W9;
    uint16_t tx_tx_data_spares_W10;
    uint16_t tx_tx_data_spares_W11;
    uint16_t tx_tx_data_spares_W12;
    uint16_t tx_tx_data_spares_W13;
    uint16_t tx_tx_data_spares_W14;
    uint16_t tx_tx_data_spares_W15;
    uint16_t tx_tx_data_spares_W16;
    uint16_t tx_tx_data_spares_W17;
    uint16_t tx_tx_data_spares_W18;
    uint16_t tx_tx_data_spares_W19;
    uint16_t tx_tx_shared_spares;
    uint16_t tx_tx_status;
    uint16_t tx_data_inversion_reodering;
    uint16_t tx_inversion_mask_0;
    uint16_t tx_inversion_mask_1;
    uint16_t tx_inversion_mask_2;
    uint16_t tx_inversion_mask_3;
    uint16_t tx_inversion_mask_4;
    uint16_t tx_inversion_mask_5;
    uint16_t tx_inversion_mask_6;
    uint16_t tx_inversion_mask_7;
    uint16_t tx_inversion_mask_8;
    uint16_t tx_inversion_mask_9;
    uint16_t tx_inversion_mask_10;
    uint16_t tx_inversion_mask_11;
    uint16_t tx_inversion_mask_12;
    uint16_t tx_inversion_mask_13;
    uint16_t tx_inversion_mask_14;
    uint16_t tx_inversion_mask_15;
    uint16_t tx_bit_redundancy_sel_0_7;
    uint16_t tx_bit_redundancy_sel_8_15;
    uint16_t tx_pattern_generator_en;
    uint16_t tx_link_layer_clock_sel;
    uint16_t tx_phyready_override;
    uint16_t tx_fd_freeze;
    uint16_t tx_fd_reset;
    uint16_t tx_fd_clock_gate;
    uint16_t tx_fd_ref_per_mult;
    uint16_t tx_fd_freq_cnt_obsv;
    uint16_t tx_pat_gen_misc_ctrl;
    uint16_t tx_pat_gen_clock_gate;
    uint16_t tx_pat_gen_pat_gen_freeze;
    uint16_t tx_pat_gen_mux_ctrl_D0;
    uint16_t tx_pat_gen_mux_ctrl_D1;
    uint16_t tx_pat_gen_mux_ctrl_D2;
    uint16_t tx_pat_gen_mux_ctrl_D3;
    uint16_t tx_pat_gen_mux_ctrl_D4;
    uint16_t tx_pat_gen_mux_ctrl_D5;
    uint16_t tx_pat_gen_mux_ctrl_D6;
    uint16_t tx_pat_gen_mux_ctrl_D7;
    uint16_t tx_pat_gen_mux_ctrl_D8;
    uint16_t tx_pat_gen_mux_ctrl_D9;
    uint16_t tx_pat_gen_mux_ctrl_D10;
    uint16_t tx_pat_gen_mux_ctrl_D11;
    uint16_t tx_pat_gen_mux_ctrl_D12;
    uint16_t tx_pat_gen_mux_ctrl_D13;
    uint16_t tx_pat_gen_mux_ctrl_D14;
    uint16_t tx_pat_gen_mux_ctrl_D15;
    uint16_t tx_pat_gen_mux_ctrl_D16;
    uint16_t tx_pat_gen_mux_ctrl_D17;
    uint16_t tx_pat_gen_mux_ctrl_D18;
    uint16_t tx_pat_gen_mux_ctrl_D19;
    uint16_t tx_pat_gen_prbs_ctrl_P0;
    uint16_t tx_pat_gen_prbs_ctrl_P1;
    uint16_t tx_pat_gen_prbs_ctrl_P2;
    uint16_t tx_pat_gen_prbs_ctrl_P3;
    uint16_t tx_pat_gen_prbs_ctrl_P4;
    uint16_t tx_pat_gen_prbs_ctrl_P5;
    uint16_t tx_pat_gen_prbs_ctrl_P6;
    uint16_t tx_pat_gen_prbs_ctrl_P7;
    uint16_t tx_pat_gen_prbs_ctrl_P8;
    uint16_t tx_pat_gen_prbs_ctrl_P9;
    uint16_t tx_pat_gen_prbs_ctrl_P10;
    uint16_t tx_pat_gen_prbs_ctrl_P11;
    uint16_t tx_pat_gen_prbs_ctrl_P12;
    uint16_t tx_pat_gen_prbs_ctrl_P13;
    uint16_t tx_pat_gen_prbs_ctrl_P14;
    uint16_t tx_pat_gen_prbs_ctrl_P15;
    uint16_t tx_pat_gen_prbs_ctrl_P16;
    uint16_t tx_pat_gen_prbs_ctrl_P17;
    uint16_t tx_pat_gen_prbs_seed_lo_P0;
    uint16_t tx_pat_gen_prbs_seed_lo_P1;
    uint16_t tx_pat_gen_prbs_seed_lo_P2;
    uint16_t tx_pat_gen_prbs_seed_lo_P3;
    uint16_t tx_pat_gen_prbs_seed_lo_P4;
    uint16_t tx_pat_gen_prbs_seed_lo_P5;
    uint16_t tx_pat_gen_prbs_seed_lo_P6;
    uint16_t tx_pat_gen_prbs_seed_lo_P7;
    uint16_t tx_pat_gen_prbs_seed_lo_P8;
    uint16_t tx_pat_gen_prbs_seed_lo_P9;
    uint16_t tx_pat_gen_prbs_seed_lo_P10;
    uint16_t tx_pat_gen_prbs_seed_lo_P11;
    uint16_t tx_pat_gen_prbs_seed_lo_P12;
    uint16_t tx_pat_gen_prbs_seed_lo_P13;
    uint16_t tx_pat_gen_prbs_seed_lo_P14;
    uint16_t tx_pat_gen_prbs_seed_lo_P15;
    uint16_t tx_pat_gen_prbs_seed_lo_P16;
    uint16_t tx_pat_gen_prbs_seed_lo_P17;
    uint16_t tx_pat_gen_prbs_seed_hi_P0;
    uint16_t tx_pat_gen_prbs_seed_hi_P1;
    uint16_t tx_pat_gen_prbs_seed_hi_P2;
    uint16_t tx_pat_gen_prbs_seed_hi_P3;
    uint16_t tx_pat_gen_prbs_seed_hi_P4;
    uint16_t tx_pat_gen_prbs_seed_hi_P5;
    uint16_t tx_pat_gen_prbs_seed_hi_P6;
    uint16_t tx_pat_gen_prbs_seed_hi_P7;
    uint16_t tx_pat_gen_prbs_seed_hi_P8;
    uint16_t tx_pat_gen_prbs_seed_hi_P9;
    uint16_t tx_pat_gen_prbs_seed_hi_P10;
    uint16_t tx_pat_gen_prbs_seed_hi_P11;
    uint16_t tx_pat_gen_prbs_seed_hi_P12;
    uint16_t tx_pat_gen_prbs_seed_hi_P13;
    uint16_t tx_pat_gen_prbs_seed_hi_P14;
    uint16_t tx_pat_gen_prbs_seed_hi_P15;
    uint16_t tx_pat_gen_prbs_seed_hi_P16;
    uint16_t tx_pat_gen_prbs_seed_hi_P17;
    uint16_t tx_pat_gen_prbs_state_lo_P0;
    uint16_t tx_pat_gen_prbs_state_lo_P1;
    uint16_t tx_pat_gen_prbs_state_lo_P2;
    uint16_t tx_pat_gen_prbs_state_lo_P3;
    uint16_t tx_pat_gen_prbs_state_lo_P4;
    uint16_t tx_pat_gen_prbs_state_lo_P5;
    uint16_t tx_pat_gen_prbs_state_lo_P6;
    uint16_t tx_pat_gen_prbs_state_lo_P7;
    uint16_t tx_pat_gen_prbs_state_lo_P8;
    uint16_t tx_pat_gen_prbs_state_lo_P9;
    uint16_t tx_pat_gen_prbs_state_lo_P10;
    uint16_t tx_pat_gen_prbs_state_lo_P11;
    uint16_t tx_pat_gen_prbs_state_lo_P12;
    uint16_t tx_pat_gen_prbs_state_lo_P13;
    uint16_t tx_pat_gen_prbs_state_lo_P14;
    uint16_t tx_pat_gen_prbs_state_lo_P15;
    uint16_t tx_pat_gen_prbs_state_lo_P16;
    uint16_t tx_pat_gen_prbs_state_lo_P17;
    uint16_t tx_pat_gen_prbs_state_hi_P0;
    uint16_t tx_pat_gen_prbs_state_hi_P1;
    uint16_t tx_pat_gen_prbs_state_hi_P2;
    uint16_t tx_pat_gen_prbs_state_hi_P3;
    uint16_t tx_pat_gen_prbs_state_hi_P4;
    uint16_t tx_pat_gen_prbs_state_hi_P5;
    uint16_t tx_pat_gen_prbs_state_hi_P6;
    uint16_t tx_pat_gen_prbs_state_hi_P7;
    uint16_t tx_pat_gen_prbs_state_hi_P8;
    uint16_t tx_pat_gen_prbs_state_hi_P9;
    uint16_t tx_pat_gen_prbs_state_hi_P10;
    uint16_t tx_pat_gen_prbs_state_hi_P11;
    uint16_t tx_pat_gen_prbs_state_hi_P12;
    uint16_t tx_pat_gen_prbs_state_hi_P13;
    uint16_t tx_pat_gen_prbs_state_hi_P14;
    uint16_t tx_pat_gen_prbs_state_hi_P15;
    uint16_t tx_pat_gen_prbs_state_hi_P16;
    uint16_t tx_pat_gen_prbs_state_hi_P17;
    uint16_t tx_pat_gen_mem_ctrl_M0;
    uint16_t tx_pat_gen_mem_ctrl_M1;
    uint16_t tx_pat_gen_mem_ctrl_M2;
    uint16_t tx_pat_gen_mem_ctrl_M3;
    uint16_t tx_pat_gen_mem_ctrl_M4;
    uint16_t tx_pat_gen_mem_ctrl_M5;
    uint16_t tx_pat_gen_mem_ctrl_M6;
    uint16_t tx_pat_gen_mem_ctrl_M7;
    uint16_t tx_pat_gen_mem_ctrl_M8;
    uint16_t tx_pat_gen_mem_ctrl_M9;
    uint16_t tx_pat_gen_mem_ctrl_M10;
    uint16_t tx_pat_gen_mem_ctrl_M11;
    uint16_t tx_pat_gen_mem_ctrl_M12;
    uint16_t tx_pat_gen_mem_ctrl_M13;
    uint16_t tx_pat_gen_mem_ctrl_M14;
    uint16_t tx_pat_gen_mem_ctrl_M15;
    uint16_t tx_pat_gen_mem_ctrl_M16;
    uint16_t tx_pat_gen_mem_ctrl_M17;
    uint16_t tx_pat_gen_mem_array_M0M0;
    uint16_t tx_pat_gen_mem_array_M0M1;
    uint16_t tx_pat_gen_mem_array_M0M2;
    uint16_t tx_pat_gen_mem_array_M0M3;
    uint16_t tx_pat_gen_mem_array_M1M0;
    uint16_t tx_pat_gen_mem_array_M1M1;
    uint16_t tx_pat_gen_mem_array_M1M2;
    uint16_t tx_pat_gen_mem_array_M1M3;
    uint16_t tx_pat_gen_mem_array_M2M0;
    uint16_t tx_pat_gen_mem_array_M2M1;
    uint16_t tx_pat_gen_mem_array_M2M2;
    uint16_t tx_pat_gen_mem_array_M2M3;
    uint16_t tx_pat_gen_mem_array_M3M0;
    uint16_t tx_pat_gen_mem_array_M3M1;
    uint16_t tx_pat_gen_mem_array_M3M2;
    uint16_t tx_pat_gen_mem_array_M3M3;
    uint16_t tx_pat_gen_mem_array_M4M0;
    uint16_t tx_pat_gen_mem_array_M4M1;
    uint16_t tx_pat_gen_mem_array_M4M2;
    uint16_t tx_pat_gen_mem_array_M4M3;
    uint16_t tx_pat_gen_mem_array_M5M0;
    uint16_t tx_pat_gen_mem_array_M5M1;
    uint16_t tx_pat_gen_mem_array_M5M2;
    uint16_t tx_pat_gen_mem_array_M5M3;
    uint16_t tx_pat_gen_mem_array_M6M0;
    uint16_t tx_pat_gen_mem_array_M6M1;
    uint16_t tx_pat_gen_mem_array_M6M2;
    uint16_t tx_pat_gen_mem_array_M6M3;
    uint16_t tx_pat_gen_mem_array_M7M0;
    uint16_t tx_pat_gen_mem_array_M7M1;
    uint16_t tx_pat_gen_mem_array_M7M2;
    uint16_t tx_pat_gen_mem_array_M7M3;
    uint16_t tx_pat_gen_mem_array_M8M0;
    uint16_t tx_pat_gen_mem_array_M8M1;
    uint16_t tx_pat_gen_mem_array_M8M2;
    uint16_t tx_pat_gen_mem_array_M8M3;
    uint16_t tx_pat_gen_mem_array_M9M0;
    uint16_t tx_pat_gen_mem_array_M9M1;
    uint16_t tx_pat_gen_mem_array_M9M2;
    uint16_t tx_pat_gen_mem_array_M9M3;
    uint16_t tx_pat_gen_mem_array_M10M0;
    uint16_t tx_pat_gen_mem_array_M10M1;
    uint16_t tx_pat_gen_mem_array_M10M2;
    uint16_t tx_pat_gen_mem_array_M10M3;
    uint16_t tx_pat_gen_mem_array_M11M0;
    uint16_t tx_pat_gen_mem_array_M11M1;
    uint16_t tx_pat_gen_mem_array_M11M2;
    uint16_t tx_pat_gen_mem_array_M11M3;
    uint16_t tx_pat_gen_mem_array_M12M0;
    uint16_t tx_pat_gen_mem_array_M12M1;
    uint16_t tx_pat_gen_mem_array_M12M2;
    uint16_t tx_pat_gen_mem_array_M12M3;
    uint16_t tx_pat_gen_mem_array_M13M0;
    uint16_t tx_pat_gen_mem_array_M13M1;
    uint16_t tx_pat_gen_mem_array_M13M2;
    uint16_t tx_pat_gen_mem_array_M13M3;
    uint16_t tx_pat_gen_mem_array_M14M0;
    uint16_t tx_pat_gen_mem_array_M14M1;
    uint16_t tx_pat_gen_mem_array_M14M2;
    uint16_t tx_pat_gen_mem_array_M14M3;
    uint16_t tx_pat_gen_mem_array_M15M0;
    uint16_t tx_pat_gen_mem_array_M15M1;
    uint16_t tx_pat_gen_mem_array_M15M2;
    uint16_t tx_pat_gen_mem_array_M15M3;
    uint16_t tx_pat_gen_mem_array_M16M0;
    uint16_t tx_pat_gen_mem_array_M16M1;
    uint16_t tx_pat_gen_mem_array_M16M2;
    uint16_t tx_pat_gen_mem_array_M16M3;
    uint16_t tx_pat_gen_mem_array_M17M0;
    uint16_t tx_pat_gen_mem_array_M17M1;
    uint16_t tx_pat_gen_mem_array_M17M2;
    uint16_t tx_pat_gen_mem_array_M17M3;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M0;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M1;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M2;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M3;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M4;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M5;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M6;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M7;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M8;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M9;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M10;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M11;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M12;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M13;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M14;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M15;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M16;
    uint16_t tx_pat_gen_mem_cntr_ctrl_M17;
    uint16_t tx_pat_gen_mem_cntr_M0;
    uint16_t tx_pat_gen_mem_cntr_M1;
    uint16_t tx_pat_gen_mem_cntr_M2;
    uint16_t tx_pat_gen_mem_cntr_M3;
    uint16_t tx_pat_gen_mem_cntr_M4;
    uint16_t tx_pat_gen_mem_cntr_M5;
    uint16_t tx_pat_gen_mem_cntr_M6;
    uint16_t tx_pat_gen_mem_cntr_M7;
    uint16_t tx_pat_gen_mem_cntr_M8;
    uint16_t tx_pat_gen_mem_cntr_M9;
    uint16_t tx_pat_gen_mem_cntr_M10;
    uint16_t tx_pat_gen_mem_cntr_M11;
    uint16_t tx_pat_gen_mem_cntr_M12;
    uint16_t tx_pat_gen_mem_cntr_M13;
    uint16_t tx_pat_gen_mem_cntr_M14;
    uint16_t tx_pat_gen_mem_cntr_M15;
    uint16_t tx_pat_gen_mem_cntr_M16;
    uint16_t tx_pat_gen_mem_cntr_M17;
    uint16_t tx_pat_gen_clk_ctrl_C0;
    uint16_t tx_pat_gen_clk_ctrl_C1;
    uint16_t tx_pat_gen_clk_array_C0;
    uint16_t tx_pat_gen_clk_array_C1;
    uint16_t tx_pat_gen_clk_cntr_ctrl_C0;
    uint16_t tx_pat_gen_clk_cntr_ctrl_C1;
    uint16_t tx_pat_gen_clk_cntr_C0;
    uint16_t tx_pat_gen_clk_cntr_C1;
    uint16_t tx_pat_chk_misc_ctrl;
    uint16_t tx_pat_chk_clock_gate;
    uint16_t tx_pat_chk_pat_chk_freeze;
    uint16_t tx_pat_chk_mem_ctrl;
    uint16_t tx_pat_chk_mem_ctrl_patread;
    uint16_t tx_pat_chk_mem_cntr_ctrl_C0;
    uint16_t tx_pat_chk_mem_cntr_ctrl_C1;
    uint16_t tx_pat_chk_mem_cntr_ctrl_C2;
    uint16_t tx_pat_chk_mem_cntr_ctrl_C3;
    uint16_t tx_pat_chk_mux_ctrl_C0;
    uint16_t tx_pat_chk_mux_ctrl_C1;
    uint16_t tx_pat_chk_mux_ctrl_C2;
    uint16_t tx_pat_chk_mux_ctrl_C3;
    uint16_t tx_pat_chk_mem_cntr_C0;
    uint16_t tx_pat_chk_mem_cntr_C1;
    uint16_t tx_pat_chk_mem_cntr_C2;
    uint16_t tx_pat_chk_mem_cntr_C3;
    uint16_t tx_pat_chk_mem_ctrl_states;
    uint16_t tx_pat_chk_mem_patread_C0;
    uint16_t tx_pat_chk_mem_patread_C1;
    uint16_t tx_pat_chk_mem_patread_C2;
    uint16_t tx_pat_chk_mem_patread_C3;
    uint16_t tx_pat_chk_prbs_ctrl;
    uint16_t tx_pat_chk_prbs_size;
    uint16_t tx_pat_chk_prbs_ctrl_states;
    uint16_t tx_pat_chk_prbs_state_lo_C0;
    uint16_t tx_pat_chk_prbs_state_lo_C1;
    uint16_t tx_pat_chk_prbs_state_lo_C2;
    uint16_t tx_pat_chk_prbs_state_lo_C3;
    uint16_t tx_pat_chk_prbs_state_hi_C0;
    uint16_t tx_pat_chk_prbs_state_hi_C1;
    uint16_t tx_pat_chk_prbs_state_hi_C2;
    uint16_t tx_pat_chk_prbs_state_hi_C3;
    uint16_t tx_pat_chk_bit_count0;
    uint16_t tx_pat_chk_bit_count1;
    uint16_t tx_pat_chk_bit_count2;
    uint16_t tx_pat_chk_bit_count3;
    uint16_t tx_pat_chk_error_count_lsb_C0;
    uint16_t tx_pat_chk_error_count_lsb_C1;
    uint16_t tx_pat_chk_error_count_lsb_C2;
    uint16_t tx_pat_chk_error_count_lsb_C3;
    uint16_t tx_pat_chk_error_count_msb_C0;
    uint16_t tx_pat_chk_error_count_msb_C1;
    uint16_t tx_pat_chk_error_count_msb_C2;
    uint16_t tx_pat_chk_error_count_msb_C3;
    uint16_t tx_vr_freeze;
    uint16_t tx_vr_clk_gate;
    uint16_t tx_vr_reset;
    uint16_t tx_vr_acm_ctrl;
    uint16_t tx_vr_acm_adj_pos_lo;
    uint16_t tx_vr_acm_adj_pos_hi;
    uint16_t tx_vr_acm_adj_neg_lo;
    uint16_t tx_vr_acm_adj_neg_hi;
    uint16_t tx_vr_acm_ovrd_val_lo;
    uint16_t tx_vr_acm_ovrd_val_hi;
    uint16_t tx_vr_acm_prld_val_lo;
    uint16_t tx_vr_acm_prld_val_hi;
    uint16_t tx_vr_acm_accum_obsv_lo;
    uint16_t tx_vr_acm_accum_obsv_hi;
    uint16_t tx_vr_dsm_ctrl;
    uint16_t tx_vr_dsm_ovrd_val;
    uint16_t tx_vr_dsm_prld_val;
    uint16_t tx_vr_dsm_accum_obsv;
    uint16_t tx_vr_ld_ctrl;
    uint16_t tx_vr_ld_meas_per;
    uint16_t tx_vr_ld_lock_thresh;
    uint16_t tx_vr_ld_lock_cnt;
    uint16_t tx_vr_ld_stat;
    uint16_t tx_vr_ld_low_cnt;
    uint16_t tx_vr_fd_ctrl;
    uint16_t tx_vr_fd_per_mult;
    uint16_t tx_vr_fd_freq_cnt_trgt_max;
    uint16_t tx_vr_fd_freq_cnt_trgt_min;
    uint16_t tx_vr_fd_stat;
    uint16_t tx_vr_fd_freq_cnt_obsv;
    uint16_t tx_dcc_dcc_freeze;
    uint16_t tx_dcc_misc_ctrl;
    uint16_t tx_dcc_control_code_sequence_0_0_to_15;
    uint16_t tx_dcc_control_code_sequence_0_16_to_31;
    uint16_t tx_dcc_control_code_sequence_1_0_to_15;
    uint16_t tx_dcc_control_code_sequence_1_16_to_31;
    uint16_t tx_dcc_comp_sel_overrides;
    uint16_t tx_dcc_clktx_ctrl_p_misc_ctrl;
    uint16_t tx_dcc_clktx_ctrl_p_dsm_v_fixed_val;
    uint16_t tx_dcc_clktx_ctrl_p_dsm_override_val;
    uint16_t tx_dcc_clktx_ctrl_p_dsm_val;
    uint16_t tx_dcc_clktx_ctrl_n_misc_ctrl;
    uint16_t tx_dcc_clktx_ctrl_n_acc_pos_adj_l;
    uint16_t tx_dcc_clktx_ctrl_n_acc_pos_adj_m;
    uint16_t tx_dcc_clktx_ctrl_n_acc_neg_adj_l;
    uint16_t tx_dcc_clktx_ctrl_n_acc_neg_adj_m;
    uint16_t tx_dcc_clktx_ctrl_n_acc_override_val;
    uint16_t tx_dcc_clktx_ctrl_n_acc_sat_upper_val_l;
    uint16_t tx_dcc_clktx_ctrl_n_acc_sat_upper_val_m;
    uint16_t tx_dcc_clktx_ctrl_n_acc_sat_lower_val_l;
    uint16_t tx_dcc_clktx_ctrl_n_acc_sat_lower_val_m;
    uint16_t tx_dcc_clktx_ctrl_n_acc_val_l;
    uint16_t tx_dcc_clktx_ctrl_n_acc_val_m;
    uint16_t tx_dcc_clktx_ctrl_n_dsm_override_val;
    uint16_t tx_dcc_clktx_ctrl_n_dsm_val;
    uint16_t tx_dcc_clktx_ctrl_n_lockdet_thresh_l;
    uint16_t tx_dcc_clktx_ctrl_n_lockdet_thresh_m;
    uint16_t tx_dcc_clktx_ctrl_n_lockdet_period;
    uint16_t tx_dcc_clktxb_ctrl_p_misc_ctrl;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_pos_adj_l;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_pos_adj_m;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_neg_adj_l;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_neg_adj_m;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_override_val;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_sat_upper_val_l;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_sat_upper_val_m;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_sat_lower_val_l;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_sat_lower_val_m;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_val_l;
    uint16_t tx_dcc_clktxb_ctrl_p_acc_val_m;
    uint16_t tx_dcc_clktxb_ctrl_p_dsm_override_val;
    uint16_t tx_dcc_clktxb_ctrl_p_dsm_val;
    uint16_t tx_dcc_clktxb_ctrl_p_lockdet_thresh_l;
    uint16_t tx_dcc_clktxb_ctrl_p_lockdet_thresh_m;
    uint16_t tx_dcc_clktxb_ctrl_p_lockdet_period;
    uint16_t tx_dcc_clktxb_ctrl_n_misc_ctrl;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_pos_adj_l;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_pos_adj_m;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_neg_adj_l;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_neg_adj_m;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_override_val;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_sat_upper_val_l;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_sat_upper_val_m;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_sat_lower_val_l;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_sat_lower_val_m;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_val_l;
    uint16_t tx_dcc_clktxb_ctrl_n_acc_val_m;
    uint16_t tx_dcc_clktxb_ctrl_n_dsm_override_val;
    uint16_t tx_dcc_clktxb_ctrl_n_dsm_val;
    uint16_t tx_dcc_clktxb_ctrl_n_lockdet_thresh_l;
    uint16_t tx_dcc_clktxb_ctrl_n_lockdet_thresh_m;
    uint16_t tx_dcc_clktxb_ctrl_n_lockdet_period;
    uint16_t tx_dcc_clktxb_ctrl_n_lut;
    uint16_t tx_dcc_lockdet_stat;
    uint16_t tx_dcc_vref_ctrl;
    uint16_t tx_lpbk_freeze;
    uint16_t tx_lpbk_clk_gate;
    uint16_t tx_lpbk_reset;
    uint16_t tx_lpbk_accum;
    uint16_t tx_lpbk_ctrl;
    uint16_t tx_lpbk_dsm_ctrl;
    uint16_t tx_lpbk_dsm_ovrd_val_0;
    uint16_t tx_lpbk_dsm_ovrd_val_1;
    uint16_t tx_lpbk_dsm_accum_e_obsv;
    uint16_t tx_lpbk_dsm_accum_o_obsv;
} blynx_bow__tx_slice_t_t;

// Reg - blynx_bow::rx_slice_t::rx_clkrx_config
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_DISABLE_VAL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_DISABLE_VAL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_DISABLE_VAL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_DISABLE_VAL_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_FE_BIAS_TRIM_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_FE_BIAS_TRIM_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_FE_BIAS_TRIM_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_FE_BIAS_TRIM_reset 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_TIA_SEL_LF_RES_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_TIA_SEL_LF_RES_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_TIA_SEL_LF_RES_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_TIA_SEL_LF_RES_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_STG1_SEL_LF_RES_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_STG1_SEL_LF_RES_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_STG1_SEL_LF_RES_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_CONFIG__CLKRX_STG1_SEL_LF_RES_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_ratio_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_RATIO_CTRL__MPCG_DESER_RATIO_CTRL_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_RATIO_CTRL__MPCG_DESER_RATIO_CTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_RATIO_CTRL__MPCG_DESER_RATIO_CTRL_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_RATIO_CTRL__MPCG_DESER_RATIO_CTRL_reset 0x3

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W0__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W0__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W0__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W0__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W1__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W1__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W1__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W1__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W2__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W2__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W2__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W2__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W3__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W3__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W3__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W3__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W4__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W4__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W4__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W4__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W5__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W5__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W5__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W5__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W6__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W6__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W6__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W6__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W7__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W7__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W7__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W7__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W8__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W8__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W8__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W8__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W9__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W9__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W9__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W9__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W10__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W10__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W10__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W10__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W11
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W11__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W11__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W11__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W11__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W12
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W12__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W12__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W12__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W12__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W13__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W13__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W13__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W13__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W14__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W14__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W14__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W14__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W15
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W15__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W15__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W15__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W15__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W16__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W16__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W16__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W16__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_deser_lat_trans_W17
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W17__DESER_LAT_TRANS_O_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W17__DESER_LAT_TRANS_O_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W17__DESER_LAT_TRANS_O_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DESER_LAT_TRANS_W17__DESER_LAT_TRANS_O_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_shift_reg_out_seth_n
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETH_N__MPCG_SHIFT_REG_OUT_SETH_N_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETH_N__MPCG_SHIFT_REG_OUT_SETH_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETH_N__MPCG_SHIFT_REG_OUT_SETH_N_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETH_N__MPCG_SHIFT_REG_OUT_SETH_N_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_shift_reg_out_setl
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETL__MPCG_SHIFT_REG_OUT_SETL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETL__MPCG_SHIFT_REG_OUT_SETL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETL__MPCG_SHIFT_REG_OUT_SETL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_OUT_SETL__MPCG_SHIFT_REG_OUT_SETL_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_shift_reg_mux_sel_seth_n
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETH_N__MPCG_SHIFT_REG_MUX_SEL_SETH_N_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETH_N__MPCG_SHIFT_REG_MUX_SEL_SETH_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETH_N__MPCG_SHIFT_REG_MUX_SEL_SETH_N_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETH_N__MPCG_SHIFT_REG_MUX_SEL_SETH_N_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_shift_reg_mux_sel_setl
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETL__MPCG_SHIFT_REG_MUX_SEL_SETL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETL__MPCG_SHIFT_REG_MUX_SEL_SETL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETL__MPCG_SHIFT_REG_MUX_SEL_SETL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_SHIFT_REG_MUX_SEL_SETL__MPCG_SHIFT_REG_MUX_SEL_SETL_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_clk_sel
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_DES_bm 0xf
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_DES_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_DES_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_DES_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_REG_bm 0xf0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_REG_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_REG_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_REG_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_RTL_bm 0xf00
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_RTL_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_RTL_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_RTL_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_LINK_LAYER_bm 0xf000
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_LINK_LAYER_bp 12
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_LINK_LAYER_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_SEL__MPCG_SEL_LINK_LAYER_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_sel_deser_mux
#define BLYNX_BOW__RX_SLICE_0_T__RX_SEL_DESER_MUX__MPCG_SEL_DESER_MUX_bm 0xf
#define BLYNX_BOW__RX_SLICE_0_T__RX_SEL_DESER_MUX__MPCG_SEL_DESER_MUX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_SEL_DESER_MUX__MPCG_SEL_DESER_MUX_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_SEL_DESER_MUX__MPCG_SEL_DESER_MUX_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_clk_en
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_DES_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_DES_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_DES_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_DES_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_REG_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_REG_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_REG_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_REG_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_RTL_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_RTL_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_RTL_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_RTL_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_EN__MPCG_CLK_LINK_LAYER_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_data_lpbk_en
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_LPBK_EN__DATA_LPBK_EN_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_LPBK_EN__DATA_LPBK_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_LPBK_EN__DATA_LPBK_EN_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_LPBK_EN__DATA_LPBK_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_clk_aux_fec_lpbk_en
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__CLK_LPBK_EN_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__CLK_LPBK_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__CLK_LPBK_EN_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__CLK_LPBK_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__AUX_LPBK_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__AUX_LPBK_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__AUX_LPBK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__AUX_LPBK_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__FEC_LPBK_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__FEC_LPBK_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__FEC_LPBK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLK_AUX_FEC_LPBK_EN__FEC_LPBK_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_wild_clk_config0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_SLOW_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bm 0x7e
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_HCOUNT_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bm 0x1f80
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bp 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_LCOUNT_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bm 0xe000
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bp 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG0__MPCG_WILD_DIV_MODE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_wild_clk_config1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_WILD_CLK_CONFIG1__MPCG_WILD_RST_N_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_qpump_vreg_config
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_DIV_EN_FROM_RTL_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_OSC_SLOW_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV1_RTL_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV4_RTL_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_SEL_DIV8_RTL_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_START_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_QPUMP_VREG_CONFIG__QPUMP_VREG_EN_FROM_RTL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_vref_config
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_EN_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_EN_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_EN_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_EN_N_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_POS_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_POS_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_POS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_VREF_CONFIG__RX_VREF_DAC_POS_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_0__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_0__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_0__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_0__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_1__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_1__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_1__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_1__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_2__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_2__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_2__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_2__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_3__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_3__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_3__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_3__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_4__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_4__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_4__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_4__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_5__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_5__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_5__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_5__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_6__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_6__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_6__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_6__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_7__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_7__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_7__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_7__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_8
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_8__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_8__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_8__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_8__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_9
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_9__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_9__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_9__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_9__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_10
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_10__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_10__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_10__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_10__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_11
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_11__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_11__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_11__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_11__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_12
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_12__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_12__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_12__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_12__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_13
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_13__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_13__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_13__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_13__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_14
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_14__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_14__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_14__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_14__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_15
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_15__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_15__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_15__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_15__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_16__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_16__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_16__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_16__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_17
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_17__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_17__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_17__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_17__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_18
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_18__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_18__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_18__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_18__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_term_config_19
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_19__RX_TERM_ZCTRL_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_19__RX_TERM_ZCTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_19__RX_TERM_ZCTRL_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_TERM_CONFIG_19__RX_TERM_ZCTRL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W0S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W0S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W1S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W1S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W2S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W2S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W3S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W3S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W4S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W4S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W5S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W5S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W6S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W6S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W7S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W7S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W8S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W8S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W9S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W9S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W10S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W10S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W11S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W11S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W12S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W12S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W13S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W13S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W14S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W14S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W15S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W15S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W16S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W16S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S0__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S1__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S2__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S3__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S4__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S5__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S6__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_offset_cancel_pbd_W17S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_SIG_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_SIG_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_SIG_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_SIG_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_REF_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_REF_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_REF_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_OFFSET_CANCEL_REF_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_PBD_bm 0x3c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_PBD_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_PBD_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_OFFSET_CANCEL_PBD_W17S7__RX_FE_PBD_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W0__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W1__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W2__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W3__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W4__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W5
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W5__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W6
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W6__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W7
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W7__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W8__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W9
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W9__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W10
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W10__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W11
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W11__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W12
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W12__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W13
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W13__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W14
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W14__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W15
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W15__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W16
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W16__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fe_config_W17
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_KICK_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_P_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_P_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_P_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_P_RST_EN_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_N_RST_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_N_RST_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_N_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FE_CONFIG_W17__RX_FE_IN_N_RST_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_config
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_DIV_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_DIV_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_DIV_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_DIV_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_DAC_INT_SET_N_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_DAC_INT_SET_N_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_DAC_INT_SET_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_DAC_INT_SET_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_RST_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_RST_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_RST_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_RST_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_BIAS_RST_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_BIAS_RST_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_BIAS_RST_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PPHD_DAC_BIAS_RST_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_INT_RST_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_INT_RST_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_INT_RST_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_INT_RST_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_LVL_RST_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_LVL_RST_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_LVL_RST_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_LVL_RST_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_SAMP_CAL_EN_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_SAMP_CAL_EN_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_SAMP_CAL_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_CLK_SAMP_CAL_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_WILD_CLK_CAL_EN_bm 0x80
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_WILD_CLK_CAL_EN_bp 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_WILD_CLK_CAL_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_WILD_CLK_CAL_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PBD_SREF_bm 0xf00
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PBD_SREF_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PBD_SREF_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CONFIG__DLL_PBD_SREF_reset 0x8

// Reg - blynx_bow::rx_slice_t::rx_dll_clk_div_state
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETH_N_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETH_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETH_N_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETH_N_reset 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETL_bm 0xff00
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETL_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETL_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLK_DIV_STATE__DLL_SHIFT_REG_SETL_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_config
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_PRE_VSS_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_PRE_VSS_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_PRE_VSS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_PRE_VSS_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_KICK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_KICK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_KICK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_KICK_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_IN_RST_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_IN_RST_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_IN_RST_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_CONFIG__DLL_IN_RST_EN_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W0__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W0__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W0__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W0__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W1
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W1__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W1__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W1__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W1__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W2
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W2__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W2__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W2__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W2__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W3
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W3__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W3__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W3__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W3__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W4
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W4__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W4__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W4__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W4__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W5
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W5__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W5__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W5__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W5__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W6
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W6__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W6__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W6__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W6__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W7
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W7__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W7__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W7__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W7__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W8
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W8__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W8__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W8__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W8__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W9
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W9__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W9__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W9__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W9__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W10
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W10__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W10__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W10__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W10__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W11
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W11__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W11__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W11__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W11__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W12
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W12__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W12__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W12__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W12__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W13
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W13__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W13__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W13__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W13__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W14
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W14__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W14__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W14__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W14__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W15
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W15__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W15__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W15__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W15__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W16__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W16__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W16__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W16__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_data_spares_W17
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W17__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W17__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W17__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_DATA_SPARES_W17__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_rx_shared_spares
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_SHARED_SPARES__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_SHARED_SPARES__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_SHARED_SPARES__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_RX_SHARED_SPARES__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_clkrx_spares
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_SPARES__SPARE_I_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_SPARES__SPARE_I_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_SPARES__SPARE_I_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_CLKRX_SPARES__SPARE_I_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S0__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S1__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S2__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S3__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S4__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S5__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S6__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_samp_offset_cancel_S7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_POS_OFF_N_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_POS_OFF_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_POS_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_POS_OFF_N_reset 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_NEG_OFF_N_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_NEG_OFF_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_NEG_OFF_N_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_SAMP_OFFSET_CANCEL_S7__DLL_SREF_NEG_OFF_N_reset 0x7

// Reg - blynx_bow::rx_slice_t::rx_data_inversion_reodering
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__DEBUG_DATAPATH_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__INVERT_DATA_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__INVERT_DATA_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__FULL_REVERSE_DATA_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__GROUP_BY_CHANNEL_EN_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__GROUP_BY_CHANNEL_EN_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__GROUP_BY_CHANNEL_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__GROUP_BY_CHANNEL_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DATA_INVERSION_REODERING__SER_REVERSE_DATA_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_0__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_0__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_0__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_0__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_1__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_1__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_1__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_1__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_2__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_2__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_2__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_2__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_3__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_3__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_3__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_3__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_4__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_4__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_4__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_4__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_5__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_5__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_5__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_5__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_6__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_6__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_6__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_6__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_7__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_7__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_7__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_7__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_8
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_8__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_8__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_8__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_8__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_9
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_9__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_9__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_9__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_9__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_10
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_10__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_10__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_10__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_10__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_11
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_11__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_11__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_11__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_11__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_12
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_12__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_12__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_12__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_12__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_13
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_13__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_13__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_13__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_13__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_14
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_14__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_14__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_14__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_14__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_inversion_mask_15
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_15__MASK_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_15__MASK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_15__MASK_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_INVERSION_MASK_15__MASK_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_bit_redundancy_sel_0_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_0_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bm 0xc
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_1_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bm 0x30
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_2_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bm 0xc0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_3_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_3_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bm 0x300
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_4_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_4_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bm 0xc00
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bp 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_5_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_5_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bm 0x3000
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bp 12
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_6_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_6_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bm 0xc000
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bp 14
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_7_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_0_7__BIT_7_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_bit_redundancy_sel_8_15
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_8_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_8_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bm 0xc
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_9_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_9_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bm 0x30
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_10_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_10_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bm 0xc0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_11_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_11_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bm 0x300
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_12_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_12_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bm 0xc00
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bp 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_13_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_13_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bm 0x3000
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bp 12
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_14_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_14_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bm 0xc000
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bp 14
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_15_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_BIT_REDUNDANCY_SEL_8_15__BIT_15_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_link_layer_clock_sel
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_ASYNC_CLK_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__PHY_LINK_LAYER_SYNC_CLK_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_LINK_LAYER_CLOCK_SEL__APB_CLK_EN_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_phyready_override
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_VALUE_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_VALUE_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_VALUE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PHYREADY_OVERRIDE__OVRD_VALUE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fd_freeze
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fd_reset
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_RESET__RST_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_RESET__RST_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_RESET__RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_RESET__RST_N_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fd_clock_gate
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_fd_ref_per_mult
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_REF_PER_MULT__REF_PER_MULT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_REF_PER_MULT__REF_PER_MULT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_REF_PER_MULT__REF_PER_MULT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_REF_PER_MULT__REF_PER_MULT_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_fd_freq_cnt_obsv
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_misc_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SW_RST_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SW_RST_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SW_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SW_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SER_RATIO_bm 0x6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SER_RATIO_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SER_RATIO_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MISC_CTRL__SER_RATIO_reset 0x3

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clock_gate
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_pat_gen_freeze
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PAT_GEN_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D0__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D1__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D2__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D3__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D4__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D5__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D6__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D7__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D8__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D9__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D10__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D11__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D12__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D13__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D14__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D15__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D16__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D17__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D18
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D18__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mux_ctrl_D19
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__INV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__INV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__INV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__PATSEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__PATSEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__PATSEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MUX_CTRL_D19__PATSEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P0__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P1__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P2__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P3__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P4__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P5__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P6__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P7__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P8__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P9__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P10__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P11__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P12__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P13__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P14__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P15__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P16__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_ctrl_P17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SEED_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bm 0x1c
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_CTRL_P17__PRBS_SIZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P0__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P0__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P1__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P1__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P2__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P2__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P3__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P3__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P4__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P4__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P5__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P5__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P6__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P6__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P7__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P7__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P8__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P8__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P9__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P9__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P10__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P10__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P11__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P11__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P12__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P12__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P13__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P13__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P14__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P14__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P15__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P15__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P16__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P16__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_lo_P17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P17__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_LO_P17__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P0__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P0__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P1__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P1__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P2__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P2__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P3__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P3__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P4__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P4__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P5__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P5__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P6__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P6__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P7__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P7__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P8__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P8__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P9__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P9__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P10__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P10__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P11__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P11__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P12__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P12__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P13__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P13__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P14__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P14__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P15__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P15__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P16__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P16__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_seed_hi_P17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P17__SEED_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_SEED_HI_P17__SEED_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P0__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P0__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P1__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P1__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P2__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P2__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P3__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P3__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P4__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P4__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P5__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P5__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P6__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P6__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P7__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P7__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P8__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P8__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P9__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P9__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P10__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P10__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P11__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P11__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P12__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P12__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P13__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P13__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P14__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P14__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P15__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P15__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P16__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P16__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_lo_P17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P17__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_LO_P17__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P0__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P0__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P1__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P1__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P2__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P2__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P3__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P3__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P4__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P4__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P5__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P5__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P6__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P6__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P7__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P7__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P8__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P8__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P9__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P9__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P10__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P10__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P11__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P11__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P12__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P12__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P13__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P13__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P14__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P14__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P15__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P15__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P16__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P16__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_prbs_state_hi_P17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P17__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_PRBS_STATE_HI_P17__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M0__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M0__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M1__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M1__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M2__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M2__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M3__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M3__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M4__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M4__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M5__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M5__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M6__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M6__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M7__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M7__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M8__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M8__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M9__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M9__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M10__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M10__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M11__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M11__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M12__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M12__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M13__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M13__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M14__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M14__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M15__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M15__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M16__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M16__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_ctrl_M17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M17__MEM_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CTRL_M17__MEM_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M0M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M0M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M0M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M0M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M0M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M1M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M1M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M1M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M1M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M1M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M2M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M2M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M2M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M2M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M2M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M3M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M3M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M3M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M3M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M3M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M4M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M4M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M4M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M4M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M4M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M5M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M5M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M5M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M5M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M5M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M6M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M6M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M6M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M6M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M6M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M7M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M7M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M7M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M7M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M7M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M8M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M8M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M8M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M8M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M8M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M9M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M9M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M9M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M9M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M9M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M10M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M10M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M10M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M10M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M10M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M11M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M11M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M11M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M11M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M11M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M12M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M12M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M12M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M12M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M12M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M13M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M13M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M13M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M13M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M13M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M14M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M14M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M14M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M14M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M14M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M15M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M15M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M15M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M15M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M15M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M16M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M16M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M16M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M16M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M16M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M17M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M0__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M17M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M1__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M17M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M2__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M2__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_array_M17M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M3__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_ARRAY_M17M3__DATA_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M0__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M1__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M2__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M3__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M4__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M5__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M6__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M7__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M8__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M9__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M10__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M11__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M12__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M13__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M14__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M15__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M16__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_ctrl_M17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bm 0x3f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_bw 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_CTRL_M17__BUFFER_END_reset 0x3f

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M2__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M3__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M4__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M5__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M6__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M7__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M8__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M9__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M10__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M11
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M11__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M12
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M12__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M13
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M13__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M14
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M14__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M15
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M15__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M16__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_mem_cntr_M17
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_MEM_CNTR_M17__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_ctrl_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C0__CLK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C0__CLK_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_ctrl_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C1__CLK_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CTRL_C1__CLK_EN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_array_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C0__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C0__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C0__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C0__DATA_reset 0x5555

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_array_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C1__DATA_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C1__DATA_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C1__DATA_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_ARRAY_C1__DATA_reset 0x5555

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_cntr_ctrl_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bm 0xf
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C0__BUFFER_END_reset 0xf

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_cntr_ctrl_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bm 0xf
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_CTRL_C1__BUFFER_END_reset 0xf

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_cntr_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_gen_clk_cntr_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_GEN_CLK_CNTR_C1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_misc_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__SW_RST_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__SW_RST_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__SW_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__SW_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__DESER_RATIO_bm 0x6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__DESER_RATIO_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__DESER_RATIO_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MISC_CTRL__DESER_RATIO_reset 0x3

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_clock_gate
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_CLOCK_GATE__CLOCK_ENABLE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_pat_chk_freeze
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PAT_CHK_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C0_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C1_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C2_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C3_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_EN_C3_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bm 0x80
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bp 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL__MEM_CHECK_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_ctrl_patread
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bm 0x1c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bm 0xe00
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_PATREAD__MEM_ROWID_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_ctrl_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C0__BUFFER_END_reset 0x7f

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_ctrl_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C1__BUFFER_END_reset 0x7f

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_ctrl_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C2__BUFFER_END_reset 0x7f

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_ctrl_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bm 0x7f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_bw 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_CTRL_C3__BUFFER_END_reset 0x7f

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mux_ctrl_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C0__MUX_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C0__MUX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C0__MUX_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C0__MUX_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mux_ctrl_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C1__MUX_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C1__MUX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C1__MUX_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C1__MUX_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mux_ctrl_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C2__MUX_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C2__MUX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C2__MUX_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C2__MUX_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mux_ctrl_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C3__MUX_bm 0x1f
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C3__MUX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C3__MUX_bw 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MUX_CTRL_C3__MUX_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C0__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C1__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C2__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_cntr_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CNTR_C3__ADDR_CNTR_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_ctrl_states
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bm 0xc
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bm 0x30
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bm 0xc0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_CTRL_STATES__STATE_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_patread_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C0__WORD_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C0__WORD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C0__WORD_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C0__WORD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_patread_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C1__WORD_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C1__WORD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C1__WORD_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C1__WORD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_patread_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C2__WORD_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C2__WORD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C2__WORD_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C2__WORD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_mem_patread_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C3__WORD_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C3__WORD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C3__WORD_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_MEM_PATREAD_C3__WORD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_EN_C3_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bm 0x80
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bp 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL__PRBS_CHECK_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_size
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bm 0x7
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bm 0x38
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bm 0x1c0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bm 0xe00
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_bw 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_SIZE__PRBS_SIZE_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_ctrl_states
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bm 0x3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C0_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bm 0xc
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C1_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bm 0x30
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C2_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bm 0xc0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_CTRL_STATES__STATE_C3_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_lo_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C0__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C0__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_lo_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C1__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C1__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_lo_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C2__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C2__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_lo_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C3__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_LO_C3__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_hi_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C0__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C0__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_hi_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C1__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C1__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_hi_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C2__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C2__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_prbs_state_hi_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C3__STATE_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_PRBS_STATE_HI_C3__STATE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_bit_count0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT0__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT0__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT0__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT0__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_bit_count1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT1__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT1__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT1__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT1__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_bit_count2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT2__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT2__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT2__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT2__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_bit_count3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT3__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT3__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT3__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_BIT_COUNT3__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_lsb_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C0__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_lsb_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C1__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_lsb_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C2__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_lsb_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_LSB_C3__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_msb_C0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C0__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_msb_C1
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C1__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_msb_C2
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C2__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_pat_chk_error_count_msb_C3
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_PAT_CHK_ERROR_COUNT_MSB_C3__COUNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_freeze
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_clk_gate
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_CTRL_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_CTRL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_CTRL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_CTRL_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_VCO_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_VCO_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_VCO_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_CLK_GATE__GATE_CLK_VCO_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_vr_reset
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__ACM_RST_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__ACM_RST_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__ACM_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__ACM_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_RST_N_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_RST_N_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_OUT_RST_N_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_OUT_RST_N_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_OUT_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__DSM_OUT_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__LD_RST_N_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__LD_RST_N_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__LD_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__LD_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__FD_RST_N_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__FD_RST_N_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__FD_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_RESET__FD_RST_N_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__BYP_RST_SYNC_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__BYP_RST_SYNC_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_OVRD_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_OVRD_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_OVRD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_OVRD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_PRLD_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_PRLD_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_PRLD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_PRLD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_HOLD_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_HOLD_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_HOLD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_HOLD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_BYP_SAT_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_BYP_SAT_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_BYP_SAT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_CTRL__ACM_BYP_SAT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_adj_pos_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_LO__ACM_ADJ_POS_LO_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_adj_pos_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_POS_HI__ACM_ADJ_POS_HI_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_adj_neg_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_LO__ACM_ADJ_NEG_LO_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_adj_neg_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ADJ_NEG_HI__ACM_ADJ_NEG_HI_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_ovrd_val_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_LO__ACM_OVRD_VAL_LO_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_ovrd_val_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_OVRD_VAL_HI__ACM_OVRD_VAL_HI_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_prld_val_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_LO__ACM_PRLD_VAL_LO_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_prld_val_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_PRLD_VAL_HI__ACM_PRLD_VAL_HI_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_accum_obsv_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_LO__ACM_ACCUM_OBSV_LO_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_acm_accum_obsv_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_ACM_ACCUM_OBSV_HI__ACM_ACCUM_OBSV_HI_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_dsm_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__BYP_RST_SYNC_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__BYP_RST_SYNC_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_OVRD_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_OVRD_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_OVRD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_OVRD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_PRLD_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_PRLD_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_PRLD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_PRLD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_HOLD_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_HOLD_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_HOLD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_HOLD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_INV_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_INV_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_INV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_CTRL__DSM_INV_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_dsm_ovrd_val
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_OVRD_VAL__DSM_OVRD_VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_dsm_prld_val
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_PRLD_VAL__DSM_PRLD_VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_dsm_accum_obsv
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_DSM_ACCUM_OBSV__DSM_ACCUM_OBSV_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LD_FORCE_LOCK_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LD_FORCE_LOCK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LD_FORCE_LOCK_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LD_FORCE_LOCK_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LOCK_SEL_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LOCK_SEL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LOCK_SEL_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_CTRL__LOCK_SEL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_meas_per
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_MEAS_PER__LD_MEAS_PER_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_MEAS_PER__LD_MEAS_PER_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_MEAS_PER__LD_MEAS_PER_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_MEAS_PER__LD_MEAS_PER_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_lock_thresh
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bm 0xfff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_bw 12
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_THRESH__LD_LOCK_THRESH_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_lock_cnt
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_CNT__LD_LOCK_CNT_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOCK_CNT__LD_LOCK_CNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_stat
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_STAT__LD_LOCKED_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_STAT__LD_LOCKED_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_STAT__LD_LOCKED_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_STAT__LD_LOCKED_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_ld_low_cnt
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOW_CNT__LD_LOW_CNT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOW_CNT__LD_LOW_CNT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOW_CNT__LD_LOW_CNT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_LD_LOW_CNT__LD_LOW_CNT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_CTRL__SEL_FLTRD_FREQ_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_CTRL__SEL_FLTRD_FREQ_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_CTRL__SEL_FLTRD_FREQ_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_CTRL__SEL_FLTRD_FREQ_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_per_mult
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_PER_MULT__PER_MULT_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_PER_MULT__PER_MULT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_PER_MULT__PER_MULT_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_PER_MULT__PER_MULT_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_freq_cnt_trgt_max
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MAX__FREQ_CNT_TRGT_MAX_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_freq_cnt_trgt_min
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_TRGT_MIN__FREQ_CNT_TRGT_MIN_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_stat
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_FAST_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_FAST_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_FAST_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_FAST_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_SLOW_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_SLOW_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_SLOW_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_STAT__FREQ_SLOW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_vr_fd_freq_cnt_obsv
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_VR_FD_FREQ_CNT_OBSV__FREQ_CNT_OBSV_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dll_freeze
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DLL_FREEZE__FREEZE_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DLL_FREEZE__FREEZE_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DLL_FREEZE__FREEZE_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DLL_FREEZE__FREEZE_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_misc_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__GATE_CLK_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__GATE_CLK_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__GATE_CLK_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__GATE_CLK_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__RST_N_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__RST_N_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__BYP_RST_SYNC_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__BYP_RST_SYNC_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__BYP_RST_SYNC_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__BYP_RST_SYNC_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__DSM_SHIFT_AMT_bm 0x18
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__DSM_SHIFT_AMT_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__DSM_SHIFT_AMT_bw 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_MISC_CTRL__DSM_SHIFT_AMT_reset 0x2

// Reg - blynx_bow::rx_slice_t::rx_dll_sref_loop_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_LOOP_CTRL__AXC_MULT_bm 0xf
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_LOOP_CTRL__AXC_MULT_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_LOOP_CTRL__AXC_MULT_bw 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SREF_LOOP_CTRL__AXC_MULT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_tr_window
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TR_WINDOW__SEL_NARROW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TR_WINDOW__SEL_NARROW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TR_WINDOW__SEL_NARROW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TR_WINDOW__SEL_NARROW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_accum_ctrl_r
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_EV_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_EV_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_OD_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_OD_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_R__INT_OD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_accum_ctrl_d
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_ACCUM_CTRL_D__CTRL_D_INT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_0__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_0__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_1__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_1__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_2__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_2__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_3__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_3__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_4__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_4__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_5__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_5__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_6__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_6__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_7__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_7__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_int_ev
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_EV__VAL_bm 0x3fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_EV__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_EV__VAL_bw 14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_EV__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_r_int_od
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_OD__VAL_bm 0x3fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_OD__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_OD__VAL_bw 14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_R_INT_OD__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_0__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_0__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_1__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_1__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_2__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_2__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_3__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_3__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_4__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_4__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_5__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_5__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_6__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_6__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_7__VAL_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_7__VAL_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ovrd_val_ctrl_d_int
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_INT__VAL_bm 0x3fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_INT__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_INT__VAL_bw 14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_OVRD_VAL_CTRL_D_INT__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_hold_accum_ctrl_r
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__PPHD_reset 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_EV_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_EV_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_EV_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_OD_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_OD_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_R__INT_OD_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_hold_accum_ctrl_d
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__PPHD_reset 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__CTRL_D_INT_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__CTRL_D_INT_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_HOLD_ACCUM_CTRL_D__CTRL_D_INT_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_inv_accum_in_ctrl_r
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_EV_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_EV_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_OD_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_OD_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_R__INT_OD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_inv_accum_in_ctrl_d
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__CTRL_D_INT_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__CTRL_D_INT_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_ACCUM_IN_CTRL_D__CTRL_D_INT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_byp_sat_logic
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_PPHD_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_PPHD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_EV_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_EV_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_EV_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_OD_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_OD_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_R_INT_OD_reset 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_PPHD_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_PPHD_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_PPHD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_INT_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_INT_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BYP_SAT_LOGIC__CTRL_D_INT_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_LO__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_PPHD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_PPHD_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_int_ev_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_LO__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_int_ev_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_EV_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_int_ev_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_int_ev_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_EV_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_int_od_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_LO__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_r_int_od_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_R_INT_OD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_int_od_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_r_int_od_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_R_INT_OD_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_0__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_0__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_0__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_0__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_1__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_1__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_1__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_1__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_2__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_2__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_2__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_2__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_3__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_3__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_3__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_3__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_4__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_4__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_4__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_4__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_5__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_5__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_5__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_5__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_6__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_6__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_6__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_6__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_lo_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_7__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_7__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_7__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_LO_7__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_0__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_0__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_0__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_0__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_1__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_1__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_1__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_1__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_2__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_2__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_2__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_2__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_3__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_3__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_3__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_3__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_4__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_4__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_4__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_4__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_5__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_5__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_5__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_5__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_6__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_6__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_6__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_6__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_pphd_hi_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_7__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_7__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_7__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_PPHD_HI_7__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_0__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_0__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_0__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_0__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_1__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_1__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_1__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_1__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_2__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_2__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_2__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_2__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_3__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_3__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_3__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_3__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_4__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_4__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_4__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_4__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_5__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_5__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_5__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_5__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_6__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_6__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_6__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_6__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_lo_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_7__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_7__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_7__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_LO_7__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_0__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_0__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_0__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_0__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_1__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_1__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_1__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_1__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_2__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_2__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_2__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_2__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_3__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_3__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_3__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_3__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_4__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_4__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_4__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_4__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_5__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_5__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_5__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_5__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_6__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_6__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_6__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_6__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_pphd_hi_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_7__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_7__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_7__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_PPHD_HI_7__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_LO__LSW_reset 0x1

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_pos_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_POS_CTRL_D_INT_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_adj_neg_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ADJ_NEG_CTRL_D_INT_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_PPHD_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_PPHD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_int_ev_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_int_ev_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_EV_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_int_ev_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_int_ev_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_EV_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_int_od_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_r_int_od_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_R_INT_OD_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_int_od_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_r_int_od_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_R_INT_OD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_d_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_d_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_PPHD_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_d_pphd_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_d_pphd_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_PPHD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_LO__LSW_reset 0xffff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_max_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MAX_CTRL_D_INT_HI__MSW_reset 0xff

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_sat_min_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_SAT_MIN_CTRL_D_INT_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_thresh_max_ctrl_r_pphd
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_R_PPHD__THRESH_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_R_PPHD__THRESH_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_R_PPHD__THRESH_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_R_PPHD__THRESH_reset 0x1ff

// Reg - blynx_bow::rx_slice_t::rx_dll_thresh_min_ctrl_r_pphd
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_R_PPHD__THRESH_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_R_PPHD__THRESH_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_R_PPHD__THRESH_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_R_PPHD__THRESH_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_thresh_max_ctrl_d_pphd
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_D_PPHD__THRESH_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_D_PPHD__THRESH_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_D_PPHD__THRESH_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MAX_CTRL_D_PPHD__THRESH_reset 0x1ff

// Reg - blynx_bow::rx_slice_t::rx_dll_thresh_min_ctrl_d_pphd
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_D_PPHD__THRESH_bm 0x1ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_D_PPHD__THRESH_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_D_PPHD__THRESH_bw 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_THRESH_MIN_CTRL_D_PPHD__THRESH_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_0__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_0__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_0__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_0__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_1__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_1__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_1__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_1__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_2__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_2__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_2__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_2__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_3__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_3__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_3__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_3__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_4__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_4__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_4__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_4__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_5__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_5__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_5__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_5__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_6__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_6__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_6__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_6__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_lo_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_7__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_7__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_7__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_LO_7__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_0__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_0__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_0__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_0__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_1__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_1__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_1__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_1__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_2__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_2__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_2__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_2__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_3__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_3__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_3__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_3__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_4__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_4__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_4__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_4__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_5__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_5__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_5__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_5__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_6__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_6__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_6__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_6__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_pphd_hi_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_7__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_7__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_7__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_PPHD_HI_7__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_int_ev_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_int_ev_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_EV_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_int_od_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_r_int_od_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_R_INT_OD_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_0__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_0__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_0__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_0__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_1__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_1__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_1__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_1__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_2__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_2__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_2__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_2__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_3__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_3__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_3__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_3__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_4__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_4__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_4__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_4__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_5__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_5__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_5__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_5__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_6__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_6__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_6__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_6__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_lo_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_7__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_7__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_7__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_LO_7__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_0__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_0__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_0__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_0__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_1__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_1__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_1__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_1__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_2__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_2__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_2__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_2__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_3__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_3__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_3__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_3__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_4__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_4__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_4__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_4__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_5__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_5__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_5__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_5__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_6__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_6__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_6__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_6__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_pphd_hi_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_7__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_7__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_7__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_PPHD_HI_7__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_accum_obsv_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_ACCUM_OBSV_CTRL_D_INT_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_clksmp
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLKSMP__CLKSMP_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLKSMP__CLKSMP_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLKSMP__CLKSMP_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_CLKSMP__CLKSMP_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_wsmpr
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_P_bm 0xff00
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_P_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_P_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPR__WSMPR_P_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_wsmpd
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_P_bm 0xff00
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_P_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_P_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_WSMPD__WSMPD_P_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_tpphd_sat
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TPPHD_SAT__MIN_VAL_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TPPHD_SAT__MIN_VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TPPHD_SAT__MIN_VAL_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TPPHD_SAT__MIN_VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_tint_sat
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TINT_SAT__MAX_VAL_bm 0x7ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TINT_SAT__MAX_VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TINT_SAT__MAX_VAL_bw 11
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_TINT_SAT__MAX_VAL_reset 0x7ff

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_accum_ctrl_r
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_EV_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_EV_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_OD_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_OD_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_R__INT_OD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_accum_ctrl_d
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_ACCUM_CTRL_D__CTRL_D_INT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_2__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_2__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_3__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_3__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_4__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_4__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_5__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_5__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_6__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_6__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_7__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_7__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_8__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_8__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_8__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_8__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_9__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_9__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_9__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_9__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_10__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_10__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_10__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_10__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_11
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_11__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_11__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_11__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_11__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_12
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_12__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_12__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_12__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_12__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_13__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_13__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_13__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_13__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_14__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_14__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_14__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_14__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_pphd_15
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_15__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_15__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_15__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_PPHD_15__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_int_ev_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_int_ev_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_EV_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_int_od_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_r_int_od_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_R_INT_OD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_2__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_2__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_3__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_3__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_4__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_4__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_5__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_5__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_6__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_6__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_7__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_7__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_8__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_8__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_8__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_8__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_9__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_9__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_9__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_9__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_10__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_10__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_10__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_10__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_11
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_11__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_11__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_11__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_11__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_12
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_12__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_12__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_12__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_12__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_13__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_13__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_13__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_13__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_14
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_14__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_14__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_14__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_14__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_pphd_15
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_15__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_15__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_15__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_PPHD_15__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_int_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_val_ctrl_d_int_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_VAL_CTRL_D_INT_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_inv_dsm_out_ctrl_r
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_EV_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_EV_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_OD_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_OD_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_R__INT_OD_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_inv_dsm_out_ctrl_d
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__PPHD_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__PPHD_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__PPHD_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__PPHD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__CTRL_D_INT_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__CTRL_D_INT_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_INV_DSM_OUT_CTRL_D__CTRL_D_INT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_R_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_int_ev
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_EV__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_o_accum_obsv_ctrl_r_int_ev
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_EV__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_EV__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_r_int_od
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_R_INT_OD__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_o_accum_obsv_ctrl_r_int_od
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_OD__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_R_INT_OD__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_2__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_3__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_4__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_5__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_6__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bm 0x3ff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_bw 10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_L_ACCUM_OBSV_CTRL_D_PPHD_7__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_e_accum_obsv_ctrl_d_int
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_INT__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_INT__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_INT__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_E_ACCUM_OBSV_CTRL_D_INT__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_o_accum_obsv_ctrl_d_int
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_D_INT__VAL_bm 0x1fff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_D_INT__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_D_INT__VAL_bw 13
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_O_ACCUM_OBSV_CTRL_D_INT__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_bias_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__BIAS_LOW_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__BIAS_LOW_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__BIAS_LOW_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__BIAS_LOW_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__DSM_OVRD_BIAS_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__DSM_OVRD_BIAS_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__DSM_OVRD_BIAS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__DSM_OVRD_BIAS_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__INV_DSM_BIAS_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__INV_DSM_BIAS_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__INV_DSM_BIAS_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_BIAS_CTRL__INV_DSM_BIAS_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_bias_val_0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_0__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_0__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_0__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_0__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_dsm_ovrd_bias_val_1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_1__VAL_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_1__VAL_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_1__VAL_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_DSM_OVRD_BIAS_VAL_1__VAL_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_vref_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_EN_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_EN_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_EN_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_EN_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_VAL_bm 0xffe
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_VAL_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_VAL_bw 11
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__VREF_VAL_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__INV_DSM_VREF_bm 0x1000
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__INV_DSM_VREF_bp 12
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__INV_DSM_VREF_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_VREF_CTRL__INV_DSM_VREF_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_ctrl
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__LOCK_DET_RST_N_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__LOCK_DET_RST_N_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__LOCK_DET_RST_N_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__LOCK_DET_RST_N_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_EV_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_EV_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_OD_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_OD_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_R_INT_OD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_D_INT_bm 0x8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_D_INT_bp 3
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__OVRD_CTRL_D_INT_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_EV_bm 0x10
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_EV_bp 4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_OD_bm 0x20
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_OD_bp 5
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_R_INT_OD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_D_INT_bm 0x40
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_D_INT_bp 6
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__FORCE_CTRL_D_INT_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_EV_bm 0x80
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_EV_bp 7
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_OD_bm 0x100
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_OD_bp 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_R_INT_OD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_D_INT_bm 0x200
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_D_INT_bp 9
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_CTRL__SEL_LIVE_CTRL_D_INT_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_thresh_ctrl_r_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_thresh_ctrl_r_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_R_INT_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_thresh_ctrl_d_int_lo
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_LO__LSW_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_LO__LSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_LO__LSW_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_LO__LSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_thresh_ctrl_d_int_hi
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_HI__MSW_bm 0xff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_HI__MSW_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_HI__MSW_bw 8
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_THRESH_CTRL_D_INT_HI__MSW_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_locking_period_ctrl_r_int
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_R_INT__PER_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_R_INT__PER_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_R_INT__PER_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_R_INT__PER_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_locking_period_ctrl_d_int
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_D_INT__PER_bm 0xffff
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_D_INT__PER_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_D_INT__PER_bw 16
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_LOCKING_PERIOD_CTRL_D_INT__PER_reset 0x0

// Reg - blynx_bow::rx_slice_t::rx_dll_ld_stat
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_EV_bm 0x1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_EV_bp 0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_EV_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_EV_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_OD_bm 0x2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_OD_bp 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_OD_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_R_INT_OD_reset 0x0
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_D_INT_bm 0x4
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_D_INT_bp 2
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_D_INT_bw 1
#define BLYNX_BOW__RX_SLICE_0_T__RX_DLL_LD_STAT__LOCKED_CTRL_D_INT_reset 0x0

// Regfile - blynx_bow::rx_slice_t
typedef struct __attribute__ ((__packed__)) {
    uint16_t rx_clkrx_config;
    uint16_t rx_deser_ratio_ctrl;
    uint16_t rx_deser_lat_trans_W0;
    uint16_t rx_deser_lat_trans_W1;
    uint16_t rx_deser_lat_trans_W2;
    uint16_t rx_deser_lat_trans_W3;
    uint16_t rx_deser_lat_trans_W4;
    uint16_t rx_deser_lat_trans_W5;
    uint16_t rx_deser_lat_trans_W6;
    uint16_t rx_deser_lat_trans_W7;
    uint16_t rx_deser_lat_trans_W8;
    uint16_t rx_deser_lat_trans_W9;
    uint16_t rx_deser_lat_trans_W10;
    uint16_t rx_deser_lat_trans_W11;
    uint16_t rx_deser_lat_trans_W12;
    uint16_t rx_deser_lat_trans_W13;
    uint16_t rx_deser_lat_trans_W14;
    uint16_t rx_deser_lat_trans_W15;
    uint16_t rx_deser_lat_trans_W16;
    uint16_t rx_deser_lat_trans_W17;
    uint16_t rx_shift_reg_out_seth_n;
    uint16_t rx_shift_reg_out_setl;
    uint16_t rx_shift_reg_mux_sel_seth_n;
    uint16_t rx_shift_reg_mux_sel_setl;
    uint16_t rx_clk_sel;
    uint16_t rx_sel_deser_mux;
    uint16_t rx_clk_en;
    uint16_t rx_data_lpbk_en;
    uint16_t rx_clk_aux_fec_lpbk_en;
    uint16_t rx_wild_clk_config0;
    uint16_t rx_wild_clk_config1;
    uint16_t rx_rx_qpump_vreg_config;
    uint16_t rx_fe_vref_config;
    uint16_t rx_rx_term_config_0;
    uint16_t rx_rx_term_config_1;
    uint16_t rx_rx_term_config_2;
    uint16_t rx_rx_term_config_3;
    uint16_t rx_rx_term_config_4;
    uint16_t rx_rx_term_config_5;
    uint16_t rx_rx_term_config_6;
    uint16_t rx_rx_term_config_7;
    uint16_t rx_rx_term_config_8;
    uint16_t rx_rx_term_config_9;
    uint16_t rx_rx_term_config_10;
    uint16_t rx_rx_term_config_11;
    uint16_t rx_rx_term_config_12;
    uint16_t rx_rx_term_config_13;
    uint16_t rx_rx_term_config_14;
    uint16_t rx_rx_term_config_15;
    uint16_t rx_rx_term_config_16;
    uint16_t rx_rx_term_config_17;
    uint16_t rx_rx_term_config_18;
    uint16_t rx_rx_term_config_19;
    uint16_t rx_fe_offset_cancel_pbd_W0S0;
    uint16_t rx_fe_offset_cancel_pbd_W0S1;
    uint16_t rx_fe_offset_cancel_pbd_W0S2;
    uint16_t rx_fe_offset_cancel_pbd_W0S3;
    uint16_t rx_fe_offset_cancel_pbd_W0S4;
    uint16_t rx_fe_offset_cancel_pbd_W0S5;
    uint16_t rx_fe_offset_cancel_pbd_W0S6;
    uint16_t rx_fe_offset_cancel_pbd_W0S7;
    uint16_t rx_fe_offset_cancel_pbd_W1S0;
    uint16_t rx_fe_offset_cancel_pbd_W1S1;
    uint16_t rx_fe_offset_cancel_pbd_W1S2;
    uint16_t rx_fe_offset_cancel_pbd_W1S3;
    uint16_t rx_fe_offset_cancel_pbd_W1S4;
    uint16_t rx_fe_offset_cancel_pbd_W1S5;
    uint16_t rx_fe_offset_cancel_pbd_W1S6;
    uint16_t rx_fe_offset_cancel_pbd_W1S7;
    uint16_t rx_fe_offset_cancel_pbd_W2S0;
    uint16_t rx_fe_offset_cancel_pbd_W2S1;
    uint16_t rx_fe_offset_cancel_pbd_W2S2;
    uint16_t rx_fe_offset_cancel_pbd_W2S3;
    uint16_t rx_fe_offset_cancel_pbd_W2S4;
    uint16_t rx_fe_offset_cancel_pbd_W2S5;
    uint16_t rx_fe_offset_cancel_pbd_W2S6;
    uint16_t rx_fe_offset_cancel_pbd_W2S7;
    uint16_t rx_fe_offset_cancel_pbd_W3S0;
    uint16_t rx_fe_offset_cancel_pbd_W3S1;
    uint16_t rx_fe_offset_cancel_pbd_W3S2;
    uint16_t rx_fe_offset_cancel_pbd_W3S3;
    uint16_t rx_fe_offset_cancel_pbd_W3S4;
    uint16_t rx_fe_offset_cancel_pbd_W3S5;
    uint16_t rx_fe_offset_cancel_pbd_W3S6;
    uint16_t rx_fe_offset_cancel_pbd_W3S7;
    uint16_t rx_fe_offset_cancel_pbd_W4S0;
    uint16_t rx_fe_offset_cancel_pbd_W4S1;
    uint16_t rx_fe_offset_cancel_pbd_W4S2;
    uint16_t rx_fe_offset_cancel_pbd_W4S3;
    uint16_t rx_fe_offset_cancel_pbd_W4S4;
    uint16_t rx_fe_offset_cancel_pbd_W4S5;
    uint16_t rx_fe_offset_cancel_pbd_W4S6;
    uint16_t rx_fe_offset_cancel_pbd_W4S7;
    uint16_t rx_fe_offset_cancel_pbd_W5S0;
    uint16_t rx_fe_offset_cancel_pbd_W5S1;
    uint16_t rx_fe_offset_cancel_pbd_W5S2;
    uint16_t rx_fe_offset_cancel_pbd_W5S3;
    uint16_t rx_fe_offset_cancel_pbd_W5S4;
    uint16_t rx_fe_offset_cancel_pbd_W5S5;
    uint16_t rx_fe_offset_cancel_pbd_W5S6;
    uint16_t rx_fe_offset_cancel_pbd_W5S7;
    uint16_t rx_fe_offset_cancel_pbd_W6S0;
    uint16_t rx_fe_offset_cancel_pbd_W6S1;
    uint16_t rx_fe_offset_cancel_pbd_W6S2;
    uint16_t rx_fe_offset_cancel_pbd_W6S3;
    uint16_t rx_fe_offset_cancel_pbd_W6S4;
    uint16_t rx_fe_offset_cancel_pbd_W6S5;
    uint16_t rx_fe_offset_cancel_pbd_W6S6;
    uint16_t rx_fe_offset_cancel_pbd_W6S7;
    uint16_t rx_fe_offset_cancel_pbd_W7S0;
    uint16_t rx_fe_offset_cancel_pbd_W7S1;
    uint16_t rx_fe_offset_cancel_pbd_W7S2;
    uint16_t rx_fe_offset_cancel_pbd_W7S3;
    uint16_t rx_fe_offset_cancel_pbd_W7S4;
    uint16_t rx_fe_offset_cancel_pbd_W7S5;
    uint16_t rx_fe_offset_cancel_pbd_W7S6;
    uint16_t rx_fe_offset_cancel_pbd_W7S7;
    uint16_t rx_fe_offset_cancel_pbd_W8S0;
    uint16_t rx_fe_offset_cancel_pbd_W8S1;
    uint16_t rx_fe_offset_cancel_pbd_W8S2;
    uint16_t rx_fe_offset_cancel_pbd_W8S3;
    uint16_t rx_fe_offset_cancel_pbd_W8S4;
    uint16_t rx_fe_offset_cancel_pbd_W8S5;
    uint16_t rx_fe_offset_cancel_pbd_W8S6;
    uint16_t rx_fe_offset_cancel_pbd_W8S7;
    uint16_t rx_fe_offset_cancel_pbd_W9S0;
    uint16_t rx_fe_offset_cancel_pbd_W9S1;
    uint16_t rx_fe_offset_cancel_pbd_W9S2;
    uint16_t rx_fe_offset_cancel_pbd_W9S3;
    uint16_t rx_fe_offset_cancel_pbd_W9S4;
    uint16_t rx_fe_offset_cancel_pbd_W9S5;
    uint16_t rx_fe_offset_cancel_pbd_W9S6;
    uint16_t rx_fe_offset_cancel_pbd_W9S7;
    uint16_t rx_fe_offset_cancel_pbd_W10S0;
    uint16_t rx_fe_offset_cancel_pbd_W10S1;
    uint16_t rx_fe_offset_cancel_pbd_W10S2;
    uint16_t rx_fe_offset_cancel_pbd_W10S3;
    uint16_t rx_fe_offset_cancel_pbd_W10S4;
    uint16_t rx_fe_offset_cancel_pbd_W10S5;
    uint16_t rx_fe_offset_cancel_pbd_W10S6;
    uint16_t rx_fe_offset_cancel_pbd_W10S7;
    uint16_t rx_fe_offset_cancel_pbd_W11S0;
    uint16_t rx_fe_offset_cancel_pbd_W11S1;
    uint16_t rx_fe_offset_cancel_pbd_W11S2;
    uint16_t rx_fe_offset_cancel_pbd_W11S3;
    uint16_t rx_fe_offset_cancel_pbd_W11S4;
    uint16_t rx_fe_offset_cancel_pbd_W11S5;
    uint16_t rx_fe_offset_cancel_pbd_W11S6;
    uint16_t rx_fe_offset_cancel_pbd_W11S7;
    uint16_t rx_fe_offset_cancel_pbd_W12S0;
    uint16_t rx_fe_offset_cancel_pbd_W12S1;
    uint16_t rx_fe_offset_cancel_pbd_W12S2;
    uint16_t rx_fe_offset_cancel_pbd_W12S3;
    uint16_t rx_fe_offset_cancel_pbd_W12S4;
    uint16_t rx_fe_offset_cancel_pbd_W12S5;
    uint16_t rx_fe_offset_cancel_pbd_W12S6;
    uint16_t rx_fe_offset_cancel_pbd_W12S7;
    uint16_t rx_fe_offset_cancel_pbd_W13S0;
    uint16_t rx_fe_offset_cancel_pbd_W13S1;
    uint16_t rx_fe_offset_cancel_pbd_W13S2;
    uint16_t rx_fe_offset_cancel_pbd_W13S3;
    uint16_t rx_fe_offset_cancel_pbd_W13S4;
    uint16_t rx_fe_offset_cancel_pbd_W13S5;
    uint16_t rx_fe_offset_cancel_pbd_W13S6;
    uint16_t rx_fe_offset_cancel_pbd_W13S7;
    uint16_t rx_fe_offset_cancel_pbd_W14S0;
    uint16_t rx_fe_offset_cancel_pbd_W14S1;
    uint16_t rx_fe_offset_cancel_pbd_W14S2;
    uint16_t rx_fe_offset_cancel_pbd_W14S3;
    uint16_t rx_fe_offset_cancel_pbd_W14S4;
    uint16_t rx_fe_offset_cancel_pbd_W14S5;
    uint16_t rx_fe_offset_cancel_pbd_W14S6;
    uint16_t rx_fe_offset_cancel_pbd_W14S7;
    uint16_t rx_fe_offset_cancel_pbd_W15S0;
    uint16_t rx_fe_offset_cancel_pbd_W15S1;
    uint16_t rx_fe_offset_cancel_pbd_W15S2;
    uint16_t rx_fe_offset_cancel_pbd_W15S3;
    uint16_t rx_fe_offset_cancel_pbd_W15S4;
    uint16_t rx_fe_offset_cancel_pbd_W15S5;
    uint16_t rx_fe_offset_cancel_pbd_W15S6;
    uint16_t rx_fe_offset_cancel_pbd_W15S7;
    uint16_t rx_fe_offset_cancel_pbd_W16S0;
    uint16_t rx_fe_offset_cancel_pbd_W16S1;
    uint16_t rx_fe_offset_cancel_pbd_W16S2;
    uint16_t rx_fe_offset_cancel_pbd_W16S3;
    uint16_t rx_fe_offset_cancel_pbd_W16S4;
    uint16_t rx_fe_offset_cancel_pbd_W16S5;
    uint16_t rx_fe_offset_cancel_pbd_W16S6;
    uint16_t rx_fe_offset_cancel_pbd_W16S7;
    uint16_t rx_fe_offset_cancel_pbd_W17S0;
    uint16_t rx_fe_offset_cancel_pbd_W17S1;
    uint16_t rx_fe_offset_cancel_pbd_W17S2;
    uint16_t rx_fe_offset_cancel_pbd_W17S3;
    uint16_t rx_fe_offset_cancel_pbd_W17S4;
    uint16_t rx_fe_offset_cancel_pbd_W17S5;
    uint16_t rx_fe_offset_cancel_pbd_W17S6;
    uint16_t rx_fe_offset_cancel_pbd_W17S7;
    uint16_t rx_fe_config_W0;
    uint16_t rx_fe_config_W1;
    uint16_t rx_fe_config_W2;
    uint16_t rx_fe_config_W3;
    uint16_t rx_fe_config_W4;
    uint16_t rx_fe_config_W5;
    uint16_t rx_fe_config_W6;
    uint16_t rx_fe_config_W7;
    uint16_t rx_fe_config_W8;
    uint16_t rx_fe_config_W9;
    uint16_t rx_fe_config_W10;
    uint16_t rx_fe_config_W11;
    uint16_t rx_fe_config_W12;
    uint16_t rx_fe_config_W13;
    uint16_t rx_fe_config_W14;
    uint16_t rx_fe_config_W15;
    uint16_t rx_fe_config_W16;
    uint16_t rx_fe_config_W17;
    uint16_t rx_dll_config;
    uint16_t rx_dll_clk_div_state;
    uint16_t rx_dll_sref_samp_config;
    uint16_t rx_rx_data_spares_W0;
    uint16_t rx_rx_data_spares_W1;
    uint16_t rx_rx_data_spares_W2;
    uint16_t rx_rx_data_spares_W3;
    uint16_t rx_rx_data_spares_W4;
    uint16_t rx_rx_data_spares_W5;
    uint16_t rx_rx_data_spares_W6;
    uint16_t rx_rx_data_spares_W7;
    uint16_t rx_rx_data_spares_W8;
    uint16_t rx_rx_data_spares_W9;
    uint16_t rx_rx_data_spares_W10;
    uint16_t rx_rx_data_spares_W11;
    uint16_t rx_rx_data_spares_W12;
    uint16_t rx_rx_data_spares_W13;
    uint16_t rx_rx_data_spares_W14;
    uint16_t rx_rx_data_spares_W15;
    uint16_t rx_rx_data_spares_W16;
    uint16_t rx_rx_data_spares_W17;
    uint16_t rx_rx_shared_spares;
    uint16_t rx_clkrx_spares;
    uint16_t rx_dll_sref_samp_offset_cancel_S0;
    uint16_t rx_dll_sref_samp_offset_cancel_S1;
    uint16_t rx_dll_sref_samp_offset_cancel_S2;
    uint16_t rx_dll_sref_samp_offset_cancel_S3;
    uint16_t rx_dll_sref_samp_offset_cancel_S4;
    uint16_t rx_dll_sref_samp_offset_cancel_S5;
    uint16_t rx_dll_sref_samp_offset_cancel_S6;
    uint16_t rx_dll_sref_samp_offset_cancel_S7;
    uint16_t rx_data_inversion_reodering;
    uint16_t rx_inversion_mask_0;
    uint16_t rx_inversion_mask_1;
    uint16_t rx_inversion_mask_2;
    uint16_t rx_inversion_mask_3;
    uint16_t rx_inversion_mask_4;
    uint16_t rx_inversion_mask_5;
    uint16_t rx_inversion_mask_6;
    uint16_t rx_inversion_mask_7;
    uint16_t rx_inversion_mask_8;
    uint16_t rx_inversion_mask_9;
    uint16_t rx_inversion_mask_10;
    uint16_t rx_inversion_mask_11;
    uint16_t rx_inversion_mask_12;
    uint16_t rx_inversion_mask_13;
    uint16_t rx_inversion_mask_14;
    uint16_t rx_inversion_mask_15;
    uint16_t rx_bit_redundancy_sel_0_7;
    uint16_t rx_bit_redundancy_sel_8_15;
    uint16_t rx_link_layer_clock_sel;
    uint16_t rx_phyready_override;
    uint16_t rx_fd_freeze;
    uint16_t rx_fd_reset;
    uint16_t rx_fd_clock_gate;
    uint16_t rx_fd_ref_per_mult;
    uint16_t rx_fd_freq_cnt_obsv;
    uint16_t rx_pat_gen_misc_ctrl;
    uint16_t rx_pat_gen_clock_gate;
    uint16_t rx_pat_gen_pat_gen_freeze;
    uint16_t rx_pat_gen_mux_ctrl_D0;
    uint16_t rx_pat_gen_mux_ctrl_D1;
    uint16_t rx_pat_gen_mux_ctrl_D2;
    uint16_t rx_pat_gen_mux_ctrl_D3;
    uint16_t rx_pat_gen_mux_ctrl_D4;
    uint16_t rx_pat_gen_mux_ctrl_D5;
    uint16_t rx_pat_gen_mux_ctrl_D6;
    uint16_t rx_pat_gen_mux_ctrl_D7;
    uint16_t rx_pat_gen_mux_ctrl_D8;
    uint16_t rx_pat_gen_mux_ctrl_D9;
    uint16_t rx_pat_gen_mux_ctrl_D10;
    uint16_t rx_pat_gen_mux_ctrl_D11;
    uint16_t rx_pat_gen_mux_ctrl_D12;
    uint16_t rx_pat_gen_mux_ctrl_D13;
    uint16_t rx_pat_gen_mux_ctrl_D14;
    uint16_t rx_pat_gen_mux_ctrl_D15;
    uint16_t rx_pat_gen_mux_ctrl_D16;
    uint16_t rx_pat_gen_mux_ctrl_D17;
    uint16_t rx_pat_gen_mux_ctrl_D18;
    uint16_t rx_pat_gen_mux_ctrl_D19;
    uint16_t rx_pat_gen_prbs_ctrl_P0;
    uint16_t rx_pat_gen_prbs_ctrl_P1;
    uint16_t rx_pat_gen_prbs_ctrl_P2;
    uint16_t rx_pat_gen_prbs_ctrl_P3;
    uint16_t rx_pat_gen_prbs_ctrl_P4;
    uint16_t rx_pat_gen_prbs_ctrl_P5;
    uint16_t rx_pat_gen_prbs_ctrl_P6;
    uint16_t rx_pat_gen_prbs_ctrl_P7;
    uint16_t rx_pat_gen_prbs_ctrl_P8;
    uint16_t rx_pat_gen_prbs_ctrl_P9;
    uint16_t rx_pat_gen_prbs_ctrl_P10;
    uint16_t rx_pat_gen_prbs_ctrl_P11;
    uint16_t rx_pat_gen_prbs_ctrl_P12;
    uint16_t rx_pat_gen_prbs_ctrl_P13;
    uint16_t rx_pat_gen_prbs_ctrl_P14;
    uint16_t rx_pat_gen_prbs_ctrl_P15;
    uint16_t rx_pat_gen_prbs_ctrl_P16;
    uint16_t rx_pat_gen_prbs_ctrl_P17;
    uint16_t rx_pat_gen_prbs_seed_lo_P0;
    uint16_t rx_pat_gen_prbs_seed_lo_P1;
    uint16_t rx_pat_gen_prbs_seed_lo_P2;
    uint16_t rx_pat_gen_prbs_seed_lo_P3;
    uint16_t rx_pat_gen_prbs_seed_lo_P4;
    uint16_t rx_pat_gen_prbs_seed_lo_P5;
    uint16_t rx_pat_gen_prbs_seed_lo_P6;
    uint16_t rx_pat_gen_prbs_seed_lo_P7;
    uint16_t rx_pat_gen_prbs_seed_lo_P8;
    uint16_t rx_pat_gen_prbs_seed_lo_P9;
    uint16_t rx_pat_gen_prbs_seed_lo_P10;
    uint16_t rx_pat_gen_prbs_seed_lo_P11;
    uint16_t rx_pat_gen_prbs_seed_lo_P12;
    uint16_t rx_pat_gen_prbs_seed_lo_P13;
    uint16_t rx_pat_gen_prbs_seed_lo_P14;
    uint16_t rx_pat_gen_prbs_seed_lo_P15;
    uint16_t rx_pat_gen_prbs_seed_lo_P16;
    uint16_t rx_pat_gen_prbs_seed_lo_P17;
    uint16_t rx_pat_gen_prbs_seed_hi_P0;
    uint16_t rx_pat_gen_prbs_seed_hi_P1;
    uint16_t rx_pat_gen_prbs_seed_hi_P2;
    uint16_t rx_pat_gen_prbs_seed_hi_P3;
    uint16_t rx_pat_gen_prbs_seed_hi_P4;
    uint16_t rx_pat_gen_prbs_seed_hi_P5;
    uint16_t rx_pat_gen_prbs_seed_hi_P6;
    uint16_t rx_pat_gen_prbs_seed_hi_P7;
    uint16_t rx_pat_gen_prbs_seed_hi_P8;
    uint16_t rx_pat_gen_prbs_seed_hi_P9;
    uint16_t rx_pat_gen_prbs_seed_hi_P10;
    uint16_t rx_pat_gen_prbs_seed_hi_P11;
    uint16_t rx_pat_gen_prbs_seed_hi_P12;
    uint16_t rx_pat_gen_prbs_seed_hi_P13;
    uint16_t rx_pat_gen_prbs_seed_hi_P14;
    uint16_t rx_pat_gen_prbs_seed_hi_P15;
    uint16_t rx_pat_gen_prbs_seed_hi_P16;
    uint16_t rx_pat_gen_prbs_seed_hi_P17;
    uint16_t rx_pat_gen_prbs_state_lo_P0;
    uint16_t rx_pat_gen_prbs_state_lo_P1;
    uint16_t rx_pat_gen_prbs_state_lo_P2;
    uint16_t rx_pat_gen_prbs_state_lo_P3;
    uint16_t rx_pat_gen_prbs_state_lo_P4;
    uint16_t rx_pat_gen_prbs_state_lo_P5;
    uint16_t rx_pat_gen_prbs_state_lo_P6;
    uint16_t rx_pat_gen_prbs_state_lo_P7;
    uint16_t rx_pat_gen_prbs_state_lo_P8;
    uint16_t rx_pat_gen_prbs_state_lo_P9;
    uint16_t rx_pat_gen_prbs_state_lo_P10;
    uint16_t rx_pat_gen_prbs_state_lo_P11;
    uint16_t rx_pat_gen_prbs_state_lo_P12;
    uint16_t rx_pat_gen_prbs_state_lo_P13;
    uint16_t rx_pat_gen_prbs_state_lo_P14;
    uint16_t rx_pat_gen_prbs_state_lo_P15;
    uint16_t rx_pat_gen_prbs_state_lo_P16;
    uint16_t rx_pat_gen_prbs_state_lo_P17;
    uint16_t rx_pat_gen_prbs_state_hi_P0;
    uint16_t rx_pat_gen_prbs_state_hi_P1;
    uint16_t rx_pat_gen_prbs_state_hi_P2;
    uint16_t rx_pat_gen_prbs_state_hi_P3;
    uint16_t rx_pat_gen_prbs_state_hi_P4;
    uint16_t rx_pat_gen_prbs_state_hi_P5;
    uint16_t rx_pat_gen_prbs_state_hi_P6;
    uint16_t rx_pat_gen_prbs_state_hi_P7;
    uint16_t rx_pat_gen_prbs_state_hi_P8;
    uint16_t rx_pat_gen_prbs_state_hi_P9;
    uint16_t rx_pat_gen_prbs_state_hi_P10;
    uint16_t rx_pat_gen_prbs_state_hi_P11;
    uint16_t rx_pat_gen_prbs_state_hi_P12;
    uint16_t rx_pat_gen_prbs_state_hi_P13;
    uint16_t rx_pat_gen_prbs_state_hi_P14;
    uint16_t rx_pat_gen_prbs_state_hi_P15;
    uint16_t rx_pat_gen_prbs_state_hi_P16;
    uint16_t rx_pat_gen_prbs_state_hi_P17;
    uint16_t rx_pat_gen_mem_ctrl_M0;
    uint16_t rx_pat_gen_mem_ctrl_M1;
    uint16_t rx_pat_gen_mem_ctrl_M2;
    uint16_t rx_pat_gen_mem_ctrl_M3;
    uint16_t rx_pat_gen_mem_ctrl_M4;
    uint16_t rx_pat_gen_mem_ctrl_M5;
    uint16_t rx_pat_gen_mem_ctrl_M6;
    uint16_t rx_pat_gen_mem_ctrl_M7;
    uint16_t rx_pat_gen_mem_ctrl_M8;
    uint16_t rx_pat_gen_mem_ctrl_M9;
    uint16_t rx_pat_gen_mem_ctrl_M10;
    uint16_t rx_pat_gen_mem_ctrl_M11;
    uint16_t rx_pat_gen_mem_ctrl_M12;
    uint16_t rx_pat_gen_mem_ctrl_M13;
    uint16_t rx_pat_gen_mem_ctrl_M14;
    uint16_t rx_pat_gen_mem_ctrl_M15;
    uint16_t rx_pat_gen_mem_ctrl_M16;
    uint16_t rx_pat_gen_mem_ctrl_M17;
    uint16_t rx_pat_gen_mem_array_M0M0;
    uint16_t rx_pat_gen_mem_array_M0M1;
    uint16_t rx_pat_gen_mem_array_M0M2;
    uint16_t rx_pat_gen_mem_array_M0M3;
    uint16_t rx_pat_gen_mem_array_M1M0;
    uint16_t rx_pat_gen_mem_array_M1M1;
    uint16_t rx_pat_gen_mem_array_M1M2;
    uint16_t rx_pat_gen_mem_array_M1M3;
    uint16_t rx_pat_gen_mem_array_M2M0;
    uint16_t rx_pat_gen_mem_array_M2M1;
    uint16_t rx_pat_gen_mem_array_M2M2;
    uint16_t rx_pat_gen_mem_array_M2M3;
    uint16_t rx_pat_gen_mem_array_M3M0;
    uint16_t rx_pat_gen_mem_array_M3M1;
    uint16_t rx_pat_gen_mem_array_M3M2;
    uint16_t rx_pat_gen_mem_array_M3M3;
    uint16_t rx_pat_gen_mem_array_M4M0;
    uint16_t rx_pat_gen_mem_array_M4M1;
    uint16_t rx_pat_gen_mem_array_M4M2;
    uint16_t rx_pat_gen_mem_array_M4M3;
    uint16_t rx_pat_gen_mem_array_M5M0;
    uint16_t rx_pat_gen_mem_array_M5M1;
    uint16_t rx_pat_gen_mem_array_M5M2;
    uint16_t rx_pat_gen_mem_array_M5M3;
    uint16_t rx_pat_gen_mem_array_M6M0;
    uint16_t rx_pat_gen_mem_array_M6M1;
    uint16_t rx_pat_gen_mem_array_M6M2;
    uint16_t rx_pat_gen_mem_array_M6M3;
    uint16_t rx_pat_gen_mem_array_M7M0;
    uint16_t rx_pat_gen_mem_array_M7M1;
    uint16_t rx_pat_gen_mem_array_M7M2;
    uint16_t rx_pat_gen_mem_array_M7M3;
    uint16_t rx_pat_gen_mem_array_M8M0;
    uint16_t rx_pat_gen_mem_array_M8M1;
    uint16_t rx_pat_gen_mem_array_M8M2;
    uint16_t rx_pat_gen_mem_array_M8M3;
    uint16_t rx_pat_gen_mem_array_M9M0;
    uint16_t rx_pat_gen_mem_array_M9M1;
    uint16_t rx_pat_gen_mem_array_M9M2;
    uint16_t rx_pat_gen_mem_array_M9M3;
    uint16_t rx_pat_gen_mem_array_M10M0;
    uint16_t rx_pat_gen_mem_array_M10M1;
    uint16_t rx_pat_gen_mem_array_M10M2;
    uint16_t rx_pat_gen_mem_array_M10M3;
    uint16_t rx_pat_gen_mem_array_M11M0;
    uint16_t rx_pat_gen_mem_array_M11M1;
    uint16_t rx_pat_gen_mem_array_M11M2;
    uint16_t rx_pat_gen_mem_array_M11M3;
    uint16_t rx_pat_gen_mem_array_M12M0;
    uint16_t rx_pat_gen_mem_array_M12M1;
    uint16_t rx_pat_gen_mem_array_M12M2;
    uint16_t rx_pat_gen_mem_array_M12M3;
    uint16_t rx_pat_gen_mem_array_M13M0;
    uint16_t rx_pat_gen_mem_array_M13M1;
    uint16_t rx_pat_gen_mem_array_M13M2;
    uint16_t rx_pat_gen_mem_array_M13M3;
    uint16_t rx_pat_gen_mem_array_M14M0;
    uint16_t rx_pat_gen_mem_array_M14M1;
    uint16_t rx_pat_gen_mem_array_M14M2;
    uint16_t rx_pat_gen_mem_array_M14M3;
    uint16_t rx_pat_gen_mem_array_M15M0;
    uint16_t rx_pat_gen_mem_array_M15M1;
    uint16_t rx_pat_gen_mem_array_M15M2;
    uint16_t rx_pat_gen_mem_array_M15M3;
    uint16_t rx_pat_gen_mem_array_M16M0;
    uint16_t rx_pat_gen_mem_array_M16M1;
    uint16_t rx_pat_gen_mem_array_M16M2;
    uint16_t rx_pat_gen_mem_array_M16M3;
    uint16_t rx_pat_gen_mem_array_M17M0;
    uint16_t rx_pat_gen_mem_array_M17M1;
    uint16_t rx_pat_gen_mem_array_M17M2;
    uint16_t rx_pat_gen_mem_array_M17M3;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M0;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M1;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M2;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M3;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M4;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M5;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M6;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M7;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M8;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M9;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M10;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M11;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M12;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M13;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M14;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M15;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M16;
    uint16_t rx_pat_gen_mem_cntr_ctrl_M17;
    uint16_t rx_pat_gen_mem_cntr_M0;
    uint16_t rx_pat_gen_mem_cntr_M1;
    uint16_t rx_pat_gen_mem_cntr_M2;
    uint16_t rx_pat_gen_mem_cntr_M3;
    uint16_t rx_pat_gen_mem_cntr_M4;
    uint16_t rx_pat_gen_mem_cntr_M5;
    uint16_t rx_pat_gen_mem_cntr_M6;
    uint16_t rx_pat_gen_mem_cntr_M7;
    uint16_t rx_pat_gen_mem_cntr_M8;
    uint16_t rx_pat_gen_mem_cntr_M9;
    uint16_t rx_pat_gen_mem_cntr_M10;
    uint16_t rx_pat_gen_mem_cntr_M11;
    uint16_t rx_pat_gen_mem_cntr_M12;
    uint16_t rx_pat_gen_mem_cntr_M13;
    uint16_t rx_pat_gen_mem_cntr_M14;
    uint16_t rx_pat_gen_mem_cntr_M15;
    uint16_t rx_pat_gen_mem_cntr_M16;
    uint16_t rx_pat_gen_mem_cntr_M17;
    uint16_t rx_pat_gen_clk_ctrl_C0;
    uint16_t rx_pat_gen_clk_ctrl_C1;
    uint16_t rx_pat_gen_clk_array_C0;
    uint16_t rx_pat_gen_clk_array_C1;
    uint16_t rx_pat_gen_clk_cntr_ctrl_C0;
    uint16_t rx_pat_gen_clk_cntr_ctrl_C1;
    uint16_t rx_pat_gen_clk_cntr_C0;
    uint16_t rx_pat_gen_clk_cntr_C1;
    uint16_t rx_pat_chk_misc_ctrl;
    uint16_t rx_pat_chk_clock_gate;
    uint16_t rx_pat_chk_pat_chk_freeze;
    uint16_t rx_pat_chk_mem_ctrl;
    uint16_t rx_pat_chk_mem_ctrl_patread;
    uint16_t rx_pat_chk_mem_cntr_ctrl_C0;
    uint16_t rx_pat_chk_mem_cntr_ctrl_C1;
    uint16_t rx_pat_chk_mem_cntr_ctrl_C2;
    uint16_t rx_pat_chk_mem_cntr_ctrl_C3;
    uint16_t rx_pat_chk_mux_ctrl_C0;
    uint16_t rx_pat_chk_mux_ctrl_C1;
    uint16_t rx_pat_chk_mux_ctrl_C2;
    uint16_t rx_pat_chk_mux_ctrl_C3;
    uint16_t rx_pat_chk_mem_cntr_C0;
    uint16_t rx_pat_chk_mem_cntr_C1;
    uint16_t rx_pat_chk_mem_cntr_C2;
    uint16_t rx_pat_chk_mem_cntr_C3;
    uint16_t rx_pat_chk_mem_ctrl_states;
    uint16_t rx_pat_chk_mem_patread_C0;
    uint16_t rx_pat_chk_mem_patread_C1;
    uint16_t rx_pat_chk_mem_patread_C2;
    uint16_t rx_pat_chk_mem_patread_C3;
    uint16_t rx_pat_chk_prbs_ctrl;
    uint16_t rx_pat_chk_prbs_size;
    uint16_t rx_pat_chk_prbs_ctrl_states;
    uint16_t rx_pat_chk_prbs_state_lo_C0;
    uint16_t rx_pat_chk_prbs_state_lo_C1;
    uint16_t rx_pat_chk_prbs_state_lo_C2;
    uint16_t rx_pat_chk_prbs_state_lo_C3;
    uint16_t rx_pat_chk_prbs_state_hi_C0;
    uint16_t rx_pat_chk_prbs_state_hi_C1;
    uint16_t rx_pat_chk_prbs_state_hi_C2;
    uint16_t rx_pat_chk_prbs_state_hi_C3;
    uint16_t rx_pat_chk_bit_count0;
    uint16_t rx_pat_chk_bit_count1;
    uint16_t rx_pat_chk_bit_count2;
    uint16_t rx_pat_chk_bit_count3;
    uint16_t rx_pat_chk_error_count_lsb_C0;
    uint16_t rx_pat_chk_error_count_lsb_C1;
    uint16_t rx_pat_chk_error_count_lsb_C2;
    uint16_t rx_pat_chk_error_count_lsb_C3;
    uint16_t rx_pat_chk_error_count_msb_C0;
    uint16_t rx_pat_chk_error_count_msb_C1;
    uint16_t rx_pat_chk_error_count_msb_C2;
    uint16_t rx_pat_chk_error_count_msb_C3;
    uint16_t rx_vr_freeze;
    uint16_t rx_vr_clk_gate;
    uint16_t rx_vr_reset;
    uint16_t rx_vr_acm_ctrl;
    uint16_t rx_vr_acm_adj_pos_lo;
    uint16_t rx_vr_acm_adj_pos_hi;
    uint16_t rx_vr_acm_adj_neg_lo;
    uint16_t rx_vr_acm_adj_neg_hi;
    uint16_t rx_vr_acm_ovrd_val_lo;
    uint16_t rx_vr_acm_ovrd_val_hi;
    uint16_t rx_vr_acm_prld_val_lo;
    uint16_t rx_vr_acm_prld_val_hi;
    uint16_t rx_vr_acm_accum_obsv_lo;
    uint16_t rx_vr_acm_accum_obsv_hi;
    uint16_t rx_vr_dsm_ctrl;
    uint16_t rx_vr_dsm_ovrd_val;
    uint16_t rx_vr_dsm_prld_val;
    uint16_t rx_vr_dsm_accum_obsv;
    uint16_t rx_vr_ld_ctrl;
    uint16_t rx_vr_ld_meas_per;
    uint16_t rx_vr_ld_lock_thresh;
    uint16_t rx_vr_ld_lock_cnt;
    uint16_t rx_vr_ld_stat;
    uint16_t rx_vr_ld_low_cnt;
    uint16_t rx_vr_fd_ctrl;
    uint16_t rx_vr_fd_per_mult;
    uint16_t rx_vr_fd_freq_cnt_trgt_max;
    uint16_t rx_vr_fd_freq_cnt_trgt_min;
    uint16_t rx_vr_fd_stat;
    uint16_t rx_vr_fd_freq_cnt_obsv;
    uint16_t rx_dll_dll_freeze;
    uint16_t rx_dll_misc_ctrl;
    uint16_t rx_dll_sref_loop_ctrl;
    uint16_t rx_dll_tr_window;
    uint16_t rx_dll_ovrd_accum_ctrl_r;
    uint16_t rx_dll_ovrd_accum_ctrl_d;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_0;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_1;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_2;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_3;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_4;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_5;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_6;
    uint16_t rx_dll_ovrd_val_ctrl_r_pphd_7;
    uint16_t rx_dll_ovrd_val_ctrl_r_int_ev;
    uint16_t rx_dll_ovrd_val_ctrl_r_int_od;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_0;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_1;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_2;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_3;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_4;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_5;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_6;
    uint16_t rx_dll_ovrd_val_ctrl_d_pphd_7;
    uint16_t rx_dll_ovrd_val_ctrl_d_int;
    uint16_t rx_dll_hold_accum_ctrl_r;
    uint16_t rx_dll_hold_accum_ctrl_d;
    uint16_t rx_dll_inv_accum_in_ctrl_r;
    uint16_t rx_dll_inv_accum_in_ctrl_d;
    uint16_t rx_dll_byp_sat_logic;
    uint16_t rx_dll_adj_pos_ctrl_r_pphd_lo;
    uint16_t rx_dll_adj_pos_ctrl_r_pphd_hi;
    uint16_t rx_dll_adj_neg_ctrl_r_pphd_lo;
    uint16_t rx_dll_adj_neg_ctrl_r_pphd_hi;
    uint16_t rx_dll_adj_pos_ctrl_r_int_ev_lo;
    uint16_t rx_dll_adj_pos_ctrl_r_int_ev_hi;
    uint16_t rx_dll_adj_neg_ctrl_r_int_ev_lo;
    uint16_t rx_dll_adj_neg_ctrl_r_int_ev_hi;
    uint16_t rx_dll_adj_pos_ctrl_r_int_od_lo;
    uint16_t rx_dll_adj_pos_ctrl_r_int_od_hi;
    uint16_t rx_dll_adj_neg_ctrl_r_int_od_lo;
    uint16_t rx_dll_adj_neg_ctrl_r_int_od_hi;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_0;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_1;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_2;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_3;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_4;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_5;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_6;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_lo_7;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_0;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_1;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_2;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_3;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_4;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_5;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_6;
    uint16_t rx_dll_adj_pos_ctrl_d_pphd_hi_7;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_0;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_1;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_2;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_3;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_4;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_5;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_6;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_lo_7;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_0;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_1;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_2;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_3;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_4;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_5;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_6;
    uint16_t rx_dll_adj_neg_ctrl_d_pphd_hi_7;
    uint16_t rx_dll_adj_pos_ctrl_d_int_lo;
    uint16_t rx_dll_adj_pos_ctrl_d_int_hi;
    uint16_t rx_dll_adj_neg_ctrl_d_int_lo;
    uint16_t rx_dll_adj_neg_ctrl_d_int_hi;
    uint16_t rx_dll_sat_max_ctrl_r_pphd_lo;
    uint16_t rx_dll_sat_max_ctrl_r_pphd_hi;
    uint16_t rx_dll_sat_min_ctrl_r_pphd_lo;
    uint16_t rx_dll_sat_min_ctrl_r_pphd_hi;
    uint16_t rx_dll_sat_max_ctrl_r_int_ev_lo;
    uint16_t rx_dll_sat_max_ctrl_r_int_ev_hi;
    uint16_t rx_dll_sat_min_ctrl_r_int_ev_lo;
    uint16_t rx_dll_sat_min_ctrl_r_int_ev_hi;
    uint16_t rx_dll_sat_max_ctrl_r_int_od_lo;
    uint16_t rx_dll_sat_max_ctrl_r_int_od_hi;
    uint16_t rx_dll_sat_min_ctrl_r_int_od_lo;
    uint16_t rx_dll_sat_min_ctrl_r_int_od_hi;
    uint16_t rx_dll_sat_max_ctrl_d_pphd_lo;
    uint16_t rx_dll_sat_max_ctrl_d_pphd_hi;
    uint16_t rx_dll_sat_min_ctrl_d_pphd_lo;
    uint16_t rx_dll_sat_min_ctrl_d_pphd_hi;
    uint16_t rx_dll_sat_max_ctrl_d_int_lo;
    uint16_t rx_dll_sat_max_ctrl_d_int_hi;
    uint16_t rx_dll_sat_min_ctrl_d_int_lo;
    uint16_t rx_dll_sat_min_ctrl_d_int_hi;
    uint16_t rx_dll_thresh_max_ctrl_r_pphd;
    uint16_t rx_dll_thresh_min_ctrl_r_pphd;
    uint16_t rx_dll_thresh_max_ctrl_d_pphd;
    uint16_t rx_dll_thresh_min_ctrl_d_pphd;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_0;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_1;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_2;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_3;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_4;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_5;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_6;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_lo_7;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_0;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_1;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_2;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_3;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_4;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_5;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_6;
    uint16_t rx_dll_accum_obsv_ctrl_r_pphd_hi_7;
    uint16_t rx_dll_accum_obsv_ctrl_r_int_ev_lo;
    uint16_t rx_dll_accum_obsv_ctrl_r_int_ev_hi;
    uint16_t rx_dll_accum_obsv_ctrl_r_int_od_lo;
    uint16_t rx_dll_accum_obsv_ctrl_r_int_od_hi;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_0;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_1;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_2;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_3;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_4;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_5;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_6;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_lo_7;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_0;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_1;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_2;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_3;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_4;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_5;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_6;
    uint16_t rx_dll_accum_obsv_ctrl_d_pphd_hi_7;
    uint16_t rx_dll_accum_obsv_ctrl_d_int_lo;
    uint16_t rx_dll_accum_obsv_ctrl_d_int_hi;
    uint16_t rx_dll_clksmp;
    uint16_t rx_dll_wsmpr;
    uint16_t rx_dll_wsmpd;
    uint16_t rx_dll_tpphd_sat;
    uint16_t rx_dll_tint_sat;
    uint16_t rx_dll_dsm_ovrd_accum_ctrl_r;
    uint16_t rx_dll_dsm_ovrd_accum_ctrl_d;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_0;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_1;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_2;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_3;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_4;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_5;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_6;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_7;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_8;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_9;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_10;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_11;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_12;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_13;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_14;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_pphd_15;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_int_ev_0;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_int_ev_1;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_int_od_0;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_r_int_od_1;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_0;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_1;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_2;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_3;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_4;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_5;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_6;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_7;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_8;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_9;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_10;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_11;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_12;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_13;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_14;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_pphd_15;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_int_0;
    uint16_t rx_dll_dsm_ovrd_val_ctrl_d_int_1;
    uint16_t rx_dll_inv_dsm_out_ctrl_r;
    uint16_t rx_dll_inv_dsm_out_ctrl_d;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_0;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_1;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_2;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_3;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_4;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_5;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_6;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_pphd_7;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_0;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_1;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_2;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_3;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_4;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_5;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_6;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_r_pphd_7;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_int_ev;
    uint16_t rx_dll_dsm_o_accum_obsv_ctrl_r_int_ev;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_r_int_od;
    uint16_t rx_dll_dsm_o_accum_obsv_ctrl_r_int_od;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_0;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_1;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_2;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_3;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_4;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_5;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_6;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_pphd_7;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_0;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_1;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_2;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_3;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_4;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_5;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_6;
    uint16_t rx_dll_dsm_l_accum_obsv_ctrl_d_pphd_7;
    uint16_t rx_dll_dsm_e_accum_obsv_ctrl_d_int;
    uint16_t rx_dll_dsm_o_accum_obsv_ctrl_d_int;
    uint16_t rx_dll_bias_ctrl;
    uint16_t rx_dll_dsm_ovrd_bias_val_0;
    uint16_t rx_dll_dsm_ovrd_bias_val_1;
    uint16_t rx_dll_vref_ctrl;
    uint16_t rx_dll_ld_ctrl;
    uint16_t rx_dll_ld_thresh_ctrl_r_int_lo;
    uint16_t rx_dll_ld_thresh_ctrl_r_int_hi;
    uint16_t rx_dll_ld_thresh_ctrl_d_int_lo;
    uint16_t rx_dll_ld_thresh_ctrl_d_int_hi;
    uint16_t rx_dll_ld_locking_period_ctrl_r_int;
    uint16_t rx_dll_ld_locking_period_ctrl_d_int;
    uint16_t rx_dll_ld_stat;
} blynx_bow__rx_slice_t_t;

// Addrmap - blynx_bow
typedef struct __attribute__ ((__packed__)) {
    blynx_bow__bow_top_t_t bow_top;
    //uint8_t RESERVED_2_1ff[0x1fe];
    blynx_bow__tx_slice_t_t tx_slice_0;
    //uint8_t RESERVED_63a_7ff[0x1c6];
    blynx_bow__rx_slice_t_t rx_slice_0;
} blynx_bow_t;


//static_assert(sizeof(blynx_bow_t) == 0xe7e, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* BCA_H */
