m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task01-02_if_statements
Eclevergate_behavioural
Z1 w1606141133
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task01-02_if_statements/clevergate_behavioural.vhd
Z6 FC:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task01-02_if_statements/clevergate_behavioural.vhd
l0
L6
VK@z?`2T9ATfKZDVkSC?BT0
!s100 S]Mj4PG6C^HZMjg9LP`z12
Z7 OV;C;10.5b;63
32
Z8 !s110 1610033788
!i10b 1
Z9 !s108 1610033788.000000
Z10 !s90 -reportprogress|300|-work|work|C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task01-02_if_statements/clevergate_behavioural.vhd|
Z11 !s107 C:/git/ELEC240/FPGA_Labs/04-Combinational_Logic-03/Task01-02_if_statements/clevergate_behavioural.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Aandor2_behavioural
R2
R3
R4
Z14 DEx4 work 22 clevergate_behavioural 0 22 K@z?`2T9ATfKZDVkSC?BT0
l25
L21
Z15 V4ga_8<KZ29j=7J4K<EDK31
Z16 !s100 3KaEFMoY[a]@_QIg@4>F<3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
