
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -530.52

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -24.80

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -24.80

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.54   17.81   35.93   35.93 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.81    0.02   35.95 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.75    7.23   43.17 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.18 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.18   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.18   data arrival time
-----------------------------------------------------------------------------
                                 34.78   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.99   42.83   42.83 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.99    0.16   42.99 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.79   77.29   69.38  112.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.29    0.13  112.50 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.19   19.40   42.86  155.37 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.40    0.02  155.39 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.73   21.97  177.36 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.73    0.00  177.36 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.96   12.08   20.40  197.76 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.10    0.26  198.02 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.69   16.93   20.85  218.87 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.93    0.07  218.94 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.15   24.36  243.30 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  243.32 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.43   11.12   29.44  272.76 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 11.12    0.04  272.80 ^ resp_msg[13] (out)
                                272.80   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.80   data arrival time
-----------------------------------------------------------------------------
                                -24.80   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.99   42.83   42.83 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.99    0.16   42.99 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.79   77.29   69.38  112.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 77.29    0.13  112.50 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.19   19.40   42.86  155.37 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.40    0.02  155.39 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.73   21.97  177.36 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.73    0.00  177.36 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.96   12.08   20.40  197.76 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.10    0.26  198.02 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.69   16.93   20.85  218.87 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.93    0.07  218.94 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.13   11.15   24.36  243.30 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.15    0.02  243.32 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.43   11.12   29.44  272.76 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 11.12    0.04  272.80 ^ resp_msg[13] (out)
                                272.80   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.80   data arrival time
-----------------------------------------------------------------------------
                                -24.80   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.42e-05   5.34e-09   2.35e-04  41.2%
Combinational          1.70e-04   1.66e-04   2.17e-08   3.36e-04  58.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.90e-04   2.70e-08   5.71e-04 100.0%
                          66.8%      33.2%       0.0%
