# DSP Filter Design and Hardware Implementation on FPGA

This repository presents the complete design and development work for a high-pass digital filter system, implemented as part of a Summer Internship Project at **GS Sanyal School of Telecommunication, IIT Kharagpur**. The work involves modeling, simulating, and preparing the system for deployment on the **Zynq UltraScale+ MPSoC (ZCU106)** platform.

> ğŸ“Œ Note: This project currently covers design, verification, HDL generation, and Vivado integration. Final implementation using Vitis and hardware testing on FPGA is pending and outlined under future work.

---

## ğŸ” Filter Specification

- **Filter Type**: High-pass (Elliptical IIR â†’ Truncated FIR)
- **Cutoff Frequency**: 50 kHz
- **Sampling Frequency**: 200 kHz
- **Order**: 2 (IIR), truncated to 12-tap FIR
- **Passband Ripple**: 3 dB
- **Stopband Attenuation**: 40 dB
- **Data Format**: Complex fixed-point (signed, 8-bit word, 6-bit fraction)

---

## âœ… Current Project Status

- âœ”ï¸ MATLAB-based filter design and verification complete
- âœ”ï¸ Simulink system modeled, tested, and converted to HDL
- âœ”ï¸ Vivado block design completed and bitstream generated
- âœ”ï¸ Vivado hardware exported for Vitis (.xsa file)
- âŒ Vitis software (PS-side input/output management) not yet implemented
- âŒ Real-time FPGA testing and UART output pending

---

## ğŸš§ Future Work

To complete the full FPGA deployment:

1. **Develop PS-side Software in Vitis**  
   - Write C/C++ application to:
     - Load 100 complex input samples into BRAM
     - Trigger FIR filter IP execution
     - Fetch 111 output samples from output BRAM
     - Send output to terminal via UART

2. **Program and Test on ZCU106 Board**  
   - Use generated `.bit` and `.xsa` files
   - Connect UART, power supply, and JTAG
   - Verify output matches MATLAB/Simulink simulation

---

## ğŸ“ Folder Overview

Each major folder includes an `ABOUT.txt` with details:

- `MATLAB/` â†’ Filter modelling
- `Simulink/` â†’ Filter design, system modelling, and HDL generation
- `Vivado/` â†’ Block design, IP integration, bitstream generation
- `Report/` â†’ Final project report (PDF)
- `FOLDER_GUIDE.txt` â†’ Helps navigate key files

---

## ğŸ›  Tools Used

- **MATLAB / Simulink** (R2024b)
- **Xilinx Vivado** (2023.1)
- **HDL Coder**
- **Vitis** (planned)
- **Target Board**: Zynq UltraScale+ MPSoC ZCU106

---


## ğŸ™ Acknowledgements

- **Dr. Amit Kumar Dutta**, Faculty mentor, GS Sanyal School of Telecommunication, IIT Kharagpur
- **Mr. Kunal Thakur & Mr. Ashutosh Das**, Senior MS Research Scholars, GS Sanyal School of Telecommunication, IIT Kharagpur
- **IIT Kharagpur**, for the research internship opportunity and guidance
- **Manas Mahato & Subhagata Kundu**, Project Collaborators  
- **MathWorks & AMD/Xilinx**, for tool support and documentation
