<instructions>
    <instruction name="adc" flags="true" conditioncodes="true"/>
    <instruction name="add" flags="true" conditioncodes="true"/>
    <instruction name="adr" flags="false" conditioncodes="true"/>
    <instruction name="and" flags="true" conditioncodes="true"/>
    <instruction name="asr" flags="true" conditioncodes="true"/>
    <instruction name="b" flags="false" conditioncodes="true"/>
    <instruction name="bfc" flags="false" conditioncodes="true"/>
    <instruction name="bfi" flags="false" conditioncodes="true"/>
    <instruction name="bic" flags="true" conditioncodes="true"/>
    <instruction name="bkpt" flags="false" conditioncodes="false"/>
    <instruction name="bl" flags="false" conditioncodes="true"/>
    <instruction name="blx" flags="false" conditioncodes="true"/>
    <instruction name="bx" flags="false" conditioncodes="true"/>
    <instruction name="bxj" flags="false" conditioncodes="true"/>
    <instruction name="cbnz" flags="false" conditioncodes="false"/>
    <instruction name="cbz" flags="false" conditioncodes="false"/>
    <instruction name="clrex" flags="false" conditioncodes="true"/>
    <instruction name="clz" flags="false" conditioncodes="true"/>
    <instruction name="cmn" flags="false" conditioncodes="true"/>
    <instruction name="cmp" flags="false" conditioncodes="true"/>
    <instruction name="csdb" flags="false" conditioncodes="true"/>
    <instruction name="dbg" flags="false" conditioncodes="true"/>
    <instruction name="dmb" flags="false" conditioncodes="false"/>
    <instruction name="dsb" flags="false" conditioncodes="false"/>
    <instruction name="eor" flags="true" conditioncodes="true"/>
    <instruction name="isb" flags="false" conditioncodes="false"/>
    <instruction name="ldm" flags="false" conditioncodes="true"/>
    <instruction name="ldmda" flags="false" conditioncodes="true"/>
    <instruction name="ldmdb" flags="false" conditioncodes="true"/>
    <instruction name="ldmib" flags="false" conditioncodes="true"/>
    <instruction name="ldr" flags="false" conditioncodes="true"/>
    <instruction name="ldrb" flags="false" conditioncodes="true"/>
    <instruction name="ldrbt" flags="false" conditioncodes="true"/>
    <instruction name="ldrd" flags="false" conditioncodes="true"/>
    <instruction name="ldrex" flags="false" conditioncodes="true"/>
    <instruction name="ldrexb" flags="false" conditioncodes="true"/>
    <instruction name="ldrexd" flags="false" conditioncodes="true"/>
    <instruction name="ldrexh" flags="false" conditioncodes="true"/>
    <instruction name="ldrh" flags="false" conditioncodes="true"/>
    <instruction name="ldrht" flags="false" conditioncodes="true"/>
    <instruction name="ldrsb" flags="false" conditioncodes="true"/>
    <instruction name="ldrsbt" flags="false" conditioncodes="true"/>
    <instruction name="ldrsh" flags="false" conditioncodes="true"/>
    <instruction name="ldrsht" flags="false" conditioncodes="true"/>
    <instruction name="ldrt" flags="false" conditioncodes="true"/>
    <instruction name="lsl" flags="true" conditioncodes="true"/>
    <instruction name="lsr" flags="true" conditioncodes="true"/>
    <instruction name="mla" flags="true" conditioncodes="true"/>
    <instruction name="mls" flags="false" conditioncodes="true"/>
    <instruction name="mov" flags="true" conditioncodes="true"/>
    <instruction name="movt" flags="false" conditioncodes="true"/>
    <instruction name="movw" flags="false" conditioncodes="true"/>
    <instruction name="mrs" flags="false" conditioncodes="true"/>
    <instruction name="msr" flags="false" conditioncodes="true"/>
    <instruction name="mul" flags="true" conditioncodes="true"/>
    <instruction name="mvn" flags="true" conditioncodes="true"/>
    <instruction name="neg" flags="false" conditioncodes="true"/>
    <instruction name="nop" flags="false" conditioncodes="true"/>
    <instruction name="orn" flags="true" conditioncodes="true"/>
    <instruction name="orr" flags="true" conditioncodes="true"/>
    <instruction name="pkhbt" flags="false" conditioncodes="true"/>
    <instruction name="pkhtb" flags="false" conditioncodes="true"/>
    <instruction name="pld" flags="false" conditioncodes="true"/>
    <instruction name="pldw" flags="false" conditioncodes="true"/>
    <instruction name="pli" flags="false" conditioncodes="true"/>
    <instruction name="pop" flags="false" conditioncodes="true"/>
    <instruction name="push" flags="false" conditioncodes="true"/>
    <instruction name="qadd" flags="false" conditioncodes="true"/>
    <instruction name="qadd16" flags="false" conditioncodes="true"/>
    <instruction name="qadd8" flags="false" conditioncodes="true"/>
    <instruction name="qasx" flags="false" conditioncodes="true"/>
    <instruction name="qdadd" flags="false" conditioncodes="true"/>
    <instruction name="qdsub" flags="false" conditioncodes="true"/>
    <instruction name="qsax" flags="false" conditioncodes="true"/>
    <instruction name="qsub" flags="false" conditioncodes="true"/>
    <instruction name="qsub16" flags="false" conditioncodes="true"/>
    <instruction name="qsub8" flags="false" conditioncodes="true"/>
    <instruction name="rbit" flags="false" conditioncodes="true"/>
    <instruction name="rev" flags="false" conditioncodes="true"/>
    <instruction name="rev16" flags="false" conditioncodes="true"/>
    <instruction name="revsh" flags="false" conditioncodes="true"/>
    <instruction name="ror" flags="true" conditioncodes="true"/>
    <instruction name="rrx" flags="true" conditioncodes="true"/>
    <instruction name="rsb" flags="true" conditioncodes="true"/>
    <instruction name="rsc" flags="true" conditioncodes="true"/>
    <instruction name="sadd16" flags="false" conditioncodes="true"/>
    <instruction name="sasx" flags="false" conditioncodes="true"/>
    <instruction name="sbc" flags="true" conditioncodes="true"/>
    <instruction name="sbfx" flags="false" conditioncodes="true"/>
    <instruction name="sdiv" flags="false" conditioncodes="true"/>
    <instruction name="sel" flags="false" conditioncodes="true"/>
    <instruction name="setend" flags="false" conditioncodes="false"/>
    <instruction name="sev" flags="false" conditioncodes="true"/>
    <instruction name="shadd16" flags="false" conditioncodes="true"/>
    <instruction name="shadd8" flags="false" conditioncodes="true"/>
    <instruction name="shasx" flags="false" conditioncodes="true"/>
    <instruction name="shsax" flags="false" conditioncodes="true"/>
    <instruction name="shsub16" flags="false" conditioncodes="true"/>
    <instruction name="shsub8" flags="false" conditioncodes="true"/>
    <instruction name="smlabb" flags="false" conditioncodes="true"/>
    <instruction name="smlabt" flags="false" conditioncodes="true"/>
    <instruction name="smlatb" flags="false" conditioncodes="true"/>
    <instruction name="smlatt" flags="false" conditioncodes="true"/>
    <instruction name="smlad" flags="false" conditioncodes="true"/>
    <instruction name="smladx" flags="false" conditioncodes="true"/>
    <instruction name="smlal" flags="true" conditioncodes="true"/>
    <instruction name="smlalbb" flags="false" conditioncodes="true"/>
    <instruction name="smlalbt" flags="false" conditioncodes="true"/>
    <instruction name="smlaltb" flags="false" conditioncodes="true"/>
    <instruction name="smlaltt" flags="false" conditioncodes="true"/>
    <instruction name="smlald" flags="false" conditioncodes="true"/>
    <instruction name="smlaldx" flags="false" conditioncodes="true"/>
    <instruction name="smlawb" flags="false" conditioncodes="true"/>
    <instruction name="smlawt" flags="false" conditioncodes="true"/>
    <instruction name="smlsd" flags="false" conditioncodes="true"/>
    <instruction name="smlsdx" flags="false" conditioncodes="true"/>
    <instruction name="smlsld" flags="false" conditioncodes="true"/>
    <instruction name="smlsldx" flags="false" conditioncodes="true"/>
    <instruction name="smmla" flags="false" conditioncodes="true"/>
    <instruction name="smmlar" flags="false" conditioncodes="true"/>
    <instruction name="smmls" flags="false" conditioncodes="true"/>
    <instruction name="smmlsr" flags="false" conditioncodes="true"/>
    <instruction name="smmul" flags="false" conditioncodes="true"/>
    <instruction name="smmulr" flags="false" conditioncodes="true"/>
    <instruction name="smuad" flags="false" conditioncodes="true"/>
    <instruction name="smuadx" flags="false" conditioncodes="true"/>
    <instruction name="smulbb" flags="false" conditioncodes="true"/>
    <instruction name="smulbt" flags="false" conditioncodes="true"/>
    <instruction name="smultb" flags="false" conditioncodes="true"/>
    <instruction name="smultt" flags="false" conditioncodes="true"/>
    <instruction name="smull" flags="true" conditioncodes="true"/>
    <instruction name="smulwb" flags="false" conditioncodes="true"/>
    <instruction name="smulwt" flags="false" conditioncodes="true"/>
    <instruction name="smusd" flags="false" conditioncodes="true"/>
    <instruction name="smusdx" flags="false" conditioncodes="true"/>
    <instruction name="ssat" flags="false" conditioncodes="true"/>
    <instruction name="ssat16" flags="false" conditioncodes="true"/>
    <instruction name="ssax" flags="false" conditioncodes="true"/>
    <instruction name="ssub16" flags="false" conditioncodes="true"/>
    <instruction name="ssub8" flags="false" conditioncodes="true"/>
    <instruction name="stm" flags="false" conditioncodes="true"/>
    <instruction name="stmda" flags="false" conditioncodes="true"/>
    <instruction name="stmdb" flags="false" conditioncodes="true"/>
    <instruction name="stmib" flags="false" conditioncodes="true"/>
    <instruction name="str" flags="false" conditioncodes="true"/>
    <instruction name="strb" flags="false" conditioncodes="true"/>
    <instruction name="strbt" flags="false" conditioncodes="true"/>
    <instruction name="strd" flags="false" conditioncodes="true"/>
    <instruction name="strex" flags="false" conditioncodes="true"/>
    <instruction name="strexb" flags="false" conditioncodes="true"/>
    <instruction name="strexd" flags="false" conditioncodes="true"/>
    <instruction name="strexh" flags="false" conditioncodes="true"/>
    <instruction name="strh" flags="false" conditioncodes="true"/>
    <instruction name="strht" flags="false" conditioncodes="true"/>
    <instruction name="strt" flags="false" conditioncodes="true"/>
    <instruction name="sub" flags="true" conditioncodes="true"/>
    <instruction name="subw" flags="false" conditioncodes="true"/>
    <instruction name="svc" flags="false" conditioncodes="true"/>
    <instruction name="swp" flags="false" conditioncodes="true"/>
    <instruction name="swpb" flags="false" conditioncodes="true"/>
    <instruction name="sxtab" flags="false" conditioncodes="true"/>
    <instruction name="sxtab16" flags="false" conditioncodes="true"/>
    <instruction name="sxtah" flags="false" conditioncodes="true"/>
    <instruction name="sxtb" flags="false" conditioncodes="true"/>
    <instruction name="sxtb16" flags="false" conditioncodes="true"/>
    <instruction name="sxth" flags="false" conditioncodes="true"/>
    <instruction name="tbb" flags="false" conditioncodes="true"/>
    <instruction name="tbh" flags="false" conditioncodes="true"/>
    <instruction name="teq" flags="false" conditioncodes="true"/>
    <instruction name="tst" flags="false" conditioncodes="true"/>
    <instruction name="uadd16" flags="false" conditioncodes="true"/>
    <instruction name="uadd8" flags="false" conditioncodes="true"/>
    <instruction name="uasx" flags="false" conditioncodes="true"/>
    <instruction name="ubfx" flags="false" conditioncodes="true"/>
    <instruction name="udf" flags="false" conditioncodes="true"/>
    <instruction name="udiv" flags="false" conditioncodes="true"/>
    <instruction name="uhadd16" flags="false" conditioncodes="true"/>
    <instruction name="uhadd8" flags="false" conditioncodes="true"/>
    <instruction name="uhasx" flags="false" conditioncodes="true"/>
    <instruction name="uhsax" flags="false" conditioncodes="true"/>
    <instruction name="uhsub16" flags="false" conditioncodes="true"/>
    <instruction name="uhsub8" flags="false" conditioncodes="true"/>
    <instruction name="umaal" flags="false" conditioncodes="true"/>
    <instruction name="umlal" flags="true" conditioncodes="true"/>
    <instruction name="umull" flags="true" conditioncodes="true"/>
    <instruction name="uqadd16" flags="false" conditioncodes="true"/>
    <instruction name="uqadd8" flags="false" conditioncodes="true"/>
    <instruction name="uqasx" flags="false" conditioncodes="true"/>
    <instruction name="uqsax" flags="false" conditioncodes="true"/>
    <instruction name="uqsub16" flags="false" conditioncodes="true"/>
    <instruction name="uqsub8" flags="false" conditioncodes="true"/>
    <instruction name="uqtab" flags="false" conditioncodes="true"/>
    <instruction name="uqtab16" flags="false" conditioncodes="true"/>
    <instruction name="uxth" flags="false" conditioncodes="true"/>
    <instruction name="wfe" flags="false" conditioncodes="true"/>
    <instruction name="wfi" flags="false" conditioncodes="true"/>
    <instruction name="yield" flags="false" conditioncodes="true"/>
</instructions>
