// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_double_div5,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.839300,HLS_SYN_LAT=29,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=214,HLS_SYN_LUT=985,HLS_VERSION=2018_2}" *)

module operator_double_div5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] reg_185;
wire    ap_CS_fsm_state2;
wire    grp_lut_div5_chunk_fu_157_ap_idle;
wire    grp_lut_div5_chunk_fu_157_ap_ready;
wire    grp_lut_div5_chunk_fu_157_ap_done;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg   [0:0] p_Repl2_2_reg_665;
wire   [51:0] new_mant_V_fu_212_p1;
wire   [0:0] tmp_1_fu_244_p2;
reg   [0:0] tmp_1_reg_675;
wire   [10:0] p_Repl2_1_fu_276_p3;
reg   [10:0] p_Repl2_1_reg_679;
wire   [2:0] d_chunk_V_fu_446_p1;
reg   [2:0] d_chunk_V_reg_684;
reg   [2:0] p_Result_24_i_i_reg_689;
reg   [2:0] p_Result_24_1_i_i_reg_694;
reg   [2:0] p_Result_24_2_i_i_reg_699;
reg   [2:0] p_Result_24_3_i_i_reg_704;
reg   [2:0] p_Result_24_4_i_i_reg_709;
reg   [2:0] p_Result_24_5_i_i_reg_714;
reg   [2:0] p_Result_24_6_i_i_reg_719;
reg   [2:0] p_Result_24_7_i_i_reg_724;
reg   [2:0] p_Result_24_8_i_i_reg_729;
reg   [2:0] p_Result_24_9_i_i_reg_734;
reg   [2:0] p_Result_24_i_i_10_reg_739;
reg   [2:0] p_Result_24_10_i_i_reg_744;
reg   [2:0] p_Result_24_11_i_i_reg_749;
reg   [2:0] p_Result_24_12_i_i_reg_754;
reg   [2:0] p_Result_24_13_i_i_reg_759;
reg   [2:0] p_Result_24_14_i_i_reg_764;
reg   [2:0] p_Result_24_15_i_i_reg_769;
wire   [2:0] tmp_9_fu_621_p1;
reg   [2:0] tmp_9_reg_774;
wire   [0:0] tmp_10_fu_625_p1;
reg   [0:0] tmp_10_reg_779;
reg   [2:0] q_chunk_V_1_reg_784;
reg   [2:0] q_chunk_V_2_reg_789;
reg   [2:0] q_chunk_V_3_reg_794;
reg   [2:0] q_chunk_V_4_reg_799;
reg   [2:0] q_chunk_V_5_reg_804;
reg   [2:0] q_chunk_V_6_reg_809;
reg   [2:0] q_chunk_V_7_reg_814;
reg   [2:0] q_chunk_V_8_reg_819;
reg   [2:0] q_chunk_V_9_reg_824;
reg   [2:0] q_chunk_V_10_reg_829;
reg   [2:0] q_chunk_V_11_reg_834;
reg   [2:0] q_chunk_V_12_reg_839;
reg   [2:0] q_chunk_V_13_reg_844;
reg   [2:0] q_chunk_V_14_reg_849;
reg   [2:0] q_chunk_V_15_reg_854;
reg   [2:0] q_chunk_V_16_reg_859;
wire    grp_lut_div5_chunk_fu_157_ap_start;
reg   [2:0] grp_lut_div5_chunk_fu_157_d_V;
reg   [2:0] grp_lut_div5_chunk_fu_157_r_in_V;
wire   [2:0] grp_lut_div5_chunk_fu_157_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_157_ap_return_1;
wire   [51:0] new_mant_V_1_fu_629_p19;
reg   [51:0] ap_phi_mux_p_Repl2_s_phi_fu_151_p4;
reg   [51:0] p_Repl2_s_reg_148;
wire    ap_CS_fsm_state20;
reg    ap_block_state20_on_subcall_done;
reg    grp_lut_div5_chunk_fu_157_ap_start_reg;
wire   [63:0] p_Val2_s_fu_190_p1;
wire   [1:0] tmp_fu_220_p4;
wire   [0:0] icmp_fu_230_p2;
wire   [10:0] new_exp_V_fu_202_p4;
wire   [10:0] shift_V_cast_cast_fu_236_p3;
wire   [0:0] tmp_2_fu_250_p2;
wire   [0:0] tmp_7_fu_270_p2;
wire   [10:0] p_new_exp_V_1_fu_262_p3;
wire   [10:0] new_exp_V_1_fu_256_p2;
wire   [9:0] tmp_8_fu_296_p4;
wire   [0:0] tmp_4_fu_284_p2;
wire   [0:0] tmp_5_fu_290_p2;
wire   [0:0] sel_tmp3_demorgan_fu_324_p2;
wire   [0:0] icmp4_fu_306_p2;
wire   [0:0] sel_tmp3_fu_330_p2;
wire   [0:0] sel_tmp4_fu_336_p2;
wire   [10:0] shift_V_fu_312_p2;
wire   [10:0] shift_V_1_fu_318_p2;
wire   [10:0] shift_V_2_fu_342_p3;
wire   [0:0] sel_tmp7_fu_358_p2;
wire   [0:0] sel_tmp8_fu_364_p2;
wire   [10:0] shift_V_3_fu_350_p3;
wire   [52:0] xf_V_5_cast_fu_216_p1;
wire   [52:0] tmp_3_fu_378_p3;
wire   [52:0] xf_V_1_fu_386_p3;
wire   [10:0] shift_V_4_fu_370_p3;
wire   [52:0] tmp_cast_fu_402_p1;
wire   [52:0] r_V_20_fu_406_p2;
wire   [55:0] p_cast_fu_394_p1;
wire   [55:0] tmp_s_fu_398_p1;
wire   [55:0] r_V_18_cast_fu_412_p1;
wire   [55:0] r_V_21_fu_416_p2;
wire   [55:0] xf_V_3_fu_422_p3;
wire   [55:0] xf_V_fu_430_p2;
wire   [1:0] p_Result_i_i_fu_436_p4;
wire   [63:0] p_Result_s_fu_653_p4;
reg   [19:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 grp_lut_div5_chunk_fu_157_ap_start_reg = 1'b0;
end

lut_div5_chunk grp_lut_div5_chunk_fu_157(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_div5_chunk_fu_157_ap_start),
    .ap_done(grp_lut_div5_chunk_fu_157_ap_done),
    .ap_idle(grp_lut_div5_chunk_fu_157_ap_idle),
    .ap_ready(grp_lut_div5_chunk_fu_157_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_157_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_157_r_in_V),
    .ap_return_0(grp_lut_div5_chunk_fu_157_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_157_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_div5_chunk_fu_157_ap_start_reg <= 1'b0;
    end else begin
        if ((((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_1_fu_244_p2 == 1'd0)))) begin
            grp_lut_div5_chunk_fu_157_ap_start_reg <= 1'b1;
        end else if ((grp_lut_div5_chunk_fu_157_ap_ready == 1'b1)) begin
            grp_lut_div5_chunk_fu_157_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_1_fu_244_p2 == 1'd1))) begin
        p_Repl2_s_reg_148 <= new_mant_V_fu_212_p1;
    end else if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20) & (tmp_1_reg_675 == 1'd0))) begin
        p_Repl2_s_reg_148 <= new_mant_V_1_fu_629_p19;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_1_fu_244_p2 == 1'd0))) begin
        d_chunk_V_reg_684[1 : 0] <= d_chunk_V_fu_446_p1[1 : 0];
        p_Result_24_10_i_i_reg_744 <= {{xf_V_fu_430_p2[20:18]}};
        p_Result_24_11_i_i_reg_749 <= {{xf_V_fu_430_p2[17:15]}};
        p_Result_24_12_i_i_reg_754 <= {{xf_V_fu_430_p2[14:12]}};
        p_Result_24_13_i_i_reg_759 <= {{xf_V_fu_430_p2[11:9]}};
        p_Result_24_14_i_i_reg_764 <= {{xf_V_fu_430_p2[8:6]}};
        p_Result_24_15_i_i_reg_769 <= {{xf_V_fu_430_p2[5:3]}};
        p_Result_24_1_i_i_reg_694 <= {{xf_V_fu_430_p2[50:48]}};
        p_Result_24_2_i_i_reg_699 <= {{xf_V_fu_430_p2[47:45]}};
        p_Result_24_3_i_i_reg_704 <= {{xf_V_fu_430_p2[44:42]}};
        p_Result_24_4_i_i_reg_709 <= {{xf_V_fu_430_p2[41:39]}};
        p_Result_24_5_i_i_reg_714 <= {{xf_V_fu_430_p2[38:36]}};
        p_Result_24_6_i_i_reg_719 <= {{xf_V_fu_430_p2[35:33]}};
        p_Result_24_7_i_i_reg_724 <= {{xf_V_fu_430_p2[32:30]}};
        p_Result_24_8_i_i_reg_729 <= {{xf_V_fu_430_p2[29:27]}};
        p_Result_24_9_i_i_reg_734 <= {{xf_V_fu_430_p2[26:24]}};
        p_Result_24_i_i_10_reg_739 <= {{xf_V_fu_430_p2[23:21]}};
        p_Result_24_i_i_reg_689 <= {{xf_V_fu_430_p2[53:51]}};
        tmp_9_reg_774 <= tmp_9_fu_621_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_1_reg_679 <= p_Repl2_1_fu_276_p3;
        p_Repl2_2_reg_665 <= p_Val2_s_fu_190_p1[32'd63];
        tmp_1_reg_675 <= tmp_1_fu_244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        q_chunk_V_10_reg_829 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        q_chunk_V_11_reg_834 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        q_chunk_V_12_reg_839 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        q_chunk_V_13_reg_844 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        q_chunk_V_14_reg_849 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        q_chunk_V_15_reg_854 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        q_chunk_V_16_reg_859 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        q_chunk_V_1_reg_784 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        q_chunk_V_2_reg_789 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        q_chunk_V_3_reg_794 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        q_chunk_V_4_reg_799 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        q_chunk_V_5_reg_804 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        q_chunk_V_6_reg_809 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        q_chunk_V_7_reg_814 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        q_chunk_V_8_reg_819 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        q_chunk_V_9_reg_824 <= grp_lut_div5_chunk_fu_157_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_185 <= grp_lut_div5_chunk_fu_157_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_10_reg_779 <= tmp_10_fu_625_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_1_reg_675 == 1'd0))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_151_p4 = new_mant_V_1_fu_629_p19;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_151_p4 = p_Repl2_s_reg_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (tmp_1_reg_675 == 1'd0))) begin
        grp_lut_div5_chunk_fu_157_d_V = tmp_9_reg_774;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_15_i_i_reg_769;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_14_i_i_reg_764;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_13_i_i_reg_759;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_12_i_i_reg_754;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_11_i_i_reg_749;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_10_i_i_reg_744;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_i_i_10_reg_739;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_9_i_i_reg_734;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_8_i_i_reg_729;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_7_i_i_reg_724;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_6_i_i_reg_719;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_5_i_i_reg_714;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_4_i_i_reg_709;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_3_i_i_reg_704;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_2_i_i_reg_699;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_1_i_i_reg_694;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_lut_div5_chunk_fu_157_d_V = p_Result_24_i_i_reg_689;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_157_d_V = d_chunk_V_reg_684;
    end else begin
        grp_lut_div5_chunk_fu_157_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state20) & (tmp_1_reg_675 == 1'd0)))) begin
        grp_lut_div5_chunk_fu_157_r_in_V = reg_185;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div5_chunk_fu_157_r_in_V = 3'd0;
    end else begin
        grp_lut_div5_chunk_fu_157_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_1_fu_244_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (tmp_1_fu_244_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_lut_div5_chunk_fu_157_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b0 == ap_block_state20_on_subcall_done) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state20_on_subcall_done = ((grp_lut_div5_chunk_fu_157_ap_done == 1'b0) & (tmp_1_reg_675 == 1'd0));
end

assign ap_return = p_Result_s_fu_653_p4;

assign d_chunk_V_fu_446_p1 = p_Result_i_i_fu_436_p4;

assign grp_lut_div5_chunk_fu_157_ap_start = grp_lut_div5_chunk_fu_157_ap_start_reg;

assign icmp4_fu_306_p2 = ((tmp_8_fu_296_p4 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_230_p2 = ((tmp_fu_220_p4 == 2'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_256_p2 = (new_exp_V_fu_202_p4 - shift_V_cast_cast_fu_236_p3);

assign new_exp_V_fu_202_p4 = {{p_Val2_s_fu_190_p1[62:52]}};

assign new_mant_V_1_fu_629_p19 = {{{{{{{{{{{{{{{{{{tmp_10_reg_779}, {q_chunk_V_1_reg_784}}, {q_chunk_V_2_reg_789}}, {q_chunk_V_3_reg_794}}, {q_chunk_V_4_reg_799}}, {q_chunk_V_5_reg_804}}, {q_chunk_V_6_reg_809}}, {q_chunk_V_7_reg_814}}, {q_chunk_V_8_reg_819}}, {q_chunk_V_9_reg_824}}, {q_chunk_V_10_reg_829}}, {q_chunk_V_11_reg_834}}, {q_chunk_V_12_reg_839}}, {q_chunk_V_13_reg_844}}, {q_chunk_V_14_reg_849}}, {q_chunk_V_15_reg_854}}, {q_chunk_V_16_reg_859}}, {grp_lut_div5_chunk_fu_157_ap_return_0}};

assign new_mant_V_fu_212_p1 = p_Val2_s_fu_190_p1[51:0];

assign p_Repl2_1_fu_276_p3 = ((tmp_7_fu_270_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_262_p3 : new_exp_V_1_fu_256_p2);

assign p_Result_i_i_fu_436_p4 = {{xf_V_fu_430_p2[55:54]}};

assign p_Result_s_fu_653_p4 = {{{p_Repl2_2_reg_665}, {p_Repl2_1_reg_679}}, {ap_phi_mux_p_Repl2_s_phi_fu_151_p4}};

assign p_Val2_s_fu_190_p1 = in_r;

assign p_cast_fu_394_p1 = xf_V_1_fu_386_p3;

assign p_new_exp_V_1_fu_262_p3 = ((tmp_1_fu_244_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign r_V_18_cast_fu_412_p1 = r_V_20_fu_406_p2;

assign r_V_20_fu_406_p2 = xf_V_1_fu_386_p3 >> tmp_cast_fu_402_p1;

assign r_V_21_fu_416_p2 = p_cast_fu_394_p1 << tmp_s_fu_398_p1;

assign sel_tmp3_demorgan_fu_324_p2 = (tmp_5_fu_290_p2 | tmp_4_fu_284_p2);

assign sel_tmp3_fu_330_p2 = (sel_tmp3_demorgan_fu_324_p2 ^ 1'd1);

assign sel_tmp4_fu_336_p2 = (sel_tmp3_fu_330_p2 & icmp4_fu_306_p2);

assign sel_tmp7_fu_358_p2 = (tmp_4_fu_284_p2 ^ 1'd1);

assign sel_tmp8_fu_364_p2 = (tmp_5_fu_290_p2 & sel_tmp7_fu_358_p2);

assign shift_V_1_fu_318_p2 = ($signed(11'd2047) + $signed(new_exp_V_fu_202_p4));

assign shift_V_2_fu_342_p3 = ((sel_tmp4_fu_336_p2[0:0] === 1'b1) ? shift_V_fu_312_p2 : shift_V_1_fu_318_p2);

assign shift_V_3_fu_350_p3 = ((tmp_4_fu_284_p2[0:0] === 1'b1) ? 11'd0 : shift_V_2_fu_342_p3);

assign shift_V_4_fu_370_p3 = ((sel_tmp8_fu_364_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_236_p3 : shift_V_3_fu_350_p3);

assign shift_V_cast_cast_fu_236_p3 = ((icmp_fu_230_p2[0:0] === 1'b1) ? 11'd3 : 11'd2);

assign shift_V_fu_312_p2 = (11'd1 - new_exp_V_fu_202_p4);

assign tmp_10_fu_625_p1 = grp_lut_div5_chunk_fu_157_ap_return_0[0:0];

assign tmp_1_fu_244_p2 = ((new_exp_V_fu_202_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_2_fu_250_p2 = ((shift_V_cast_cast_fu_236_p3 > new_exp_V_fu_202_p4) ? 1'b1 : 1'b0);

assign tmp_3_fu_378_p3 = {{1'd1}, {new_mant_V_fu_212_p1}};

assign tmp_4_fu_284_p2 = ((new_exp_V_fu_202_p4 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_290_p2 = ((shift_V_cast_cast_fu_236_p3 < new_exp_V_fu_202_p4) ? 1'b1 : 1'b0);

assign tmp_7_fu_270_p2 = (tmp_2_fu_250_p2 | tmp_1_fu_244_p2);

assign tmp_8_fu_296_p4 = {{p_Val2_s_fu_190_p1[62:53]}};

assign tmp_9_fu_621_p1 = xf_V_fu_430_p2[2:0];

assign tmp_cast_fu_402_p1 = shift_V_4_fu_370_p3;

assign tmp_fu_220_p4 = {{p_Val2_s_fu_190_p1[51:50]}};

assign tmp_s_fu_398_p1 = shift_V_4_fu_370_p3;

assign xf_V_1_fu_386_p3 = ((tmp_4_fu_284_p2[0:0] === 1'b1) ? xf_V_5_cast_fu_216_p1 : tmp_3_fu_378_p3);

assign xf_V_3_fu_422_p3 = ((icmp4_fu_306_p2[0:0] === 1'b1) ? r_V_18_cast_fu_412_p1 : r_V_21_fu_416_p2);

assign xf_V_5_cast_fu_216_p1 = new_mant_V_fu_212_p1;

assign xf_V_fu_430_p2 = (56'd2 + xf_V_3_fu_422_p3);

always @ (posedge ap_clk) begin
    d_chunk_V_reg_684[2] <= 1'b0;
end

endmodule //operator_double_div5
