Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 29 Nov 2018 08:41:22 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga008.fm.intel.com (fmsmga008.fm.intel.com [10.253.24.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 6E1D05803ED
	for <like.xu@linux.intel.com>; Wed, 28 Nov 2018 13:56:44 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by fmsmga008-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 28 Nov 2018 13:56:44 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AbnvnNRw9cKRl7PvXCy+O+j09IxM/srCxBDY+r6Qd?=
 =?us-ascii?q?0uoXIvad9pjvdHbS+e9qxAeQG9mDu7Qc06L/iOPJYSQ4+5GPsXQPItRndiQuro?=
 =?us-ascii?q?EopTEmG9OPEkbhLfTnPGQQFcVGU0J5rTngaRAGUMnxaEfPrXKs8DUcBgvwNRZv?=
 =?us-ascii?q?JuTyB4Xek9m72/q99pHPYAhEniaxba9vJxiqsAvdsdUbj5F/Iagr0BvJpXVIe+?=
 =?us-ascii?q?VSxWx2IF+Yggjx6MSt8pN96ipco/0u+dJOXqX8ZKQ4UKdXDC86PGAv5c3krgfM?=
 =?us-ascii?q?QA2S7XYBSGoWkx5IAw/Y7BHmW5r6ryX3uvZh1CScIMb7Vq4/Vyi84Kh3SR/okC?=
 =?us-ascii?q?YHOCA/8GHLkcx7kaZXrAu8qxBj34LYZYeYP+d8cKzAZ9MXXWpPUNhfWSJCBY2z?=
 =?us-ascii?q?YJcAAeUcM+ZArYTzpVQDoQawCAWwGuzv0SRFhmP10KAgz+gsCx3K0Q4mEtkTsH?=
 =?us-ascii?q?rUttL1NKIKXO600anH0zPDb+9I1jfn9YPGbhchru+QUrJzbMHczk0vFwLDjlWN?=
 =?us-ascii?q?po3oJCmV1uMTvGeH7OpsTP+vi3U9pwF3vDev2t4hh4/UjYwW0lDJ7Tt1zJo2KN?=
 =?us-ascii?q?GiVUJ3fN2pHIFOuyyUN4Z6WN4uTmNwtCoky7AKpYK3cS0XxJkl2xLTd/mKfJaG?=
 =?us-ascii?q?7x79SeqcJDZ1iGxreL6jghu//1asx+ngWcSxzlpHoCRFktfJu3ADyRPc9MaKR/?=
 =?us-ascii?q?5580i82zuAywbe4fxeL08uj6rUMZshz6YwlpUNtUTDGTf7mEH3jK+NakUk4fKk?=
 =?us-ascii?q?6+vhYrX7vJOcMJV0ig7mPqQvnMywH/g4PxAQU2SH+umwzqDv8VD6TblQkPE7nK?=
 =?us-ascii?q?nUvIrHKckZvqK5BhVa0ocn6xaxFTem19EYkGEeLF1bfRKHkpHlNEzQL/DmE/i/?=
 =?us-ascii?q?h02gnyxsx/DbOL3uHovCLmPEnLflfLZ96FBTxBA8zNBC/59UDrABIPTuWk7+rt?=
 =?us-ascii?q?DYDxk5MxCqzObjEtlyyoQeWWeUD6+fN6PSt1CI5uQyI+WWY48Vojn9J+A/5/Hy?=
 =?us-ascii?q?lX85hUMdfa6x0JsTaXC4HeppL1+WYHrxmdoBFWYKvgwjTO3lklGCUDhTZ2qsUK?=
 =?us-ascii?q?I4/D00FIWmDYKQDr2rm6GLiSenAoVNNCcBDlGXDWyucYKCVPERLiWILYhkmz0A?=
 =?us-ascii?q?ULGnDIg5yRCpshS90rdiM6/Y9zMVscHe0sNo7bjWnBA26TsmFsmYziSBQn95mi?=
 =?us-ascii?q?YSSiYr0btjiUp6zFiFzO5/mfMPDsFZ5f5CTlInM4XBxfdxEdH4V1H9eYKxQVGi?=
 =?us-ascii?q?RZ2MBjcjT9Qwi4sWaUF7CdSkjzjZ0iaqCqNTnLuOUs8a6KXZilfsKsBhxmyO7q?=
 =?us-ascii?q?4shFpuFs9OM3C2rrR4+gPQQpPS1UOUi/D5JuwnwCfR+TLbniK1t0ZCXVs1CP2d?=
 =?us-ascii?q?UA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0D4AgC/Dv9bhxHrdtBkHQEBHwUBBgGBT?=
 =?us-ascii?q?AKBL4Jig3mId4spmU+BcRQBARgUh24iNAkNAQMBAQEBAQECARMBAQEKCwkIGw4?=
 =?us-ascii?q?jDII2BQIDGgEGgl8EAiAECwENAQUKKQECAQIBAgYCBQMQDAIiBAICAwEwAQUBI?=
 =?us-ascii?q?hMFgxyBagMVAQSLT5AHPIsNfDOCdwWCRIJDDYIUAgYSeYZggw+BHBeBf4ERixe?=
 =?us-ascii?q?CVwKQG4RDimhVCZEzFoFah342hweYIQIEAgQFAgUPIYElgg0zGggmCoMngicXg?=
 =?us-ascii?q?0qKdFGBAgUhE4s4gXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0D4AgC/Dv9bhxHrdtBkHQEBHwUBBgGBTAKBL4Jig3mId4s?=
 =?us-ascii?q?pmU+BcRQBARgUh24iNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGgEGg?=
 =?us-ascii?q?l8EAiAECwENAQUKKQECAQIBAgYCBQMQDAIiBAICAwEwAQUBIhMFgxyBagMVAQS?=
 =?us-ascii?q?LT5AHPIsNfDOCdwWCRIJDDYIUAgYSeYZggw+BHBeBf4ERixeCVwKQG4RDimhVC?=
 =?us-ascii?q?ZEzFoFah342hweYIQIEAgQFAgUPIYElgg0zGggmCoMngicXg0qKdFGBAgUhE4s?=
 =?us-ascii?q?4gXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,292,1539673200"; 
   d="scan'208";a="53060544"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 28 Nov 2018 13:56:43 -0800
Received: from localhost ([::1]:50142 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gS7p4-0002rN-5l
	for like.xu@linux.intel.com; Wed, 28 Nov 2018 16:56:42 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:43628)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <groeck7@gmail.com>) id 1gS7on-0002rE-Qt
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 16:56:27 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <groeck7@gmail.com>) id 1gS7oj-0006Ya-39
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 16:56:24 -0500
Received: from mail-pl1-x641.google.com ([2607:f8b0:4864:20::641]:40057)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <groeck7@gmail.com>) id 1gS7oh-0006VO-4K
	for qemu-devel@nongnu.org; Wed, 28 Nov 2018 16:56:19 -0500
Received: by mail-pl1-x641.google.com with SMTP id u18so5467983plq.7
	for <qemu-devel@nongnu.org>; Wed, 28 Nov 2018 13:56:16 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=sender:from:to:cc:subject:date:message-id:mime-version
	:content-transfer-encoding;
	bh=Z9fh1dcdz1skz4JzFSWTo27/lm+PCRfOT9zLfbC5ejg=;
	b=qp9Tp8gaDc8F7UF5Ute7e7mnOX+/TmyrGHoQBdWNRO9gsEIdKPmuiE5ymzGkGn4bvX
	CHKBaoAoEw5qtlKf/3d2MsKEbY6KI6AfG18SZIoFXTHDiPUEgQLdQnIEsQu7m/g/fhrt
	gO7nfXsklH6e4WXOnHJCr3tYP19gcKBpaI3wfWwRySCA9qjM26GwQRXT47gnyitBpqEA
	iAdBMnAene5su+8pASANz6Gus/+SBalMEPz8DH1vRujJPnEjeUVquMQ7e72tpA4xuy+1
	hIWc+NWmNi4RwynvAXu5lsXVTCI8LTpbx/mlZxAkyHWdfleAZcehzAdXqjvzIj5uxtqR
	Yxxg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:sender:from:to:cc:subject:date:message-id
	:mime-version:content-transfer-encoding;
	bh=Z9fh1dcdz1skz4JzFSWTo27/lm+PCRfOT9zLfbC5ejg=;
	b=jvI+kBwVCbDIJpOL2t4qieUrdLqVJR2n519F/A4jr1zvJmNhAnYDfpRwrYoZ7myvEa
	QheIDoz1MIJQoO51zbFkXgstsIiyd3MibbM9f2/AmYruSxZ5W2H7IhH+DULTGapEXzTE
	FVeg6OWTdU6V3BK39Cp7/z3CkrnqMjWXKUUZW/t0htaDadosFzk9/1P9qSEXqL2P2IIr
	am9reBztqOQ8Cts3cInW1BqVjWKqyE059NHSPYkfCUTTh+tg1umjF1M5JTpSiPJ1jDVr
	wGvOStOnCsp/uDsTBYQPUywaKOXPIcQ2wchuKXIy3JntcwiDkV2AljaHjjw6XDixlh3i
	6GlA==
X-Gm-Message-State: AA+aEWYEOZNTABI39zC9/567XUtxKoK8YD/7yQueik1JTfZ3mkve7qG+
	/lxvUsBDflrUAzM55r1FK9k=
X-Google-Smtp-Source: AFSGD/X6eRY6kkdJS9NkRQLbQQiOX2G8qEdmXBxbM1h0gLGQxGRWQIdeAPzoJoz2g3+AK3nzCRiYFA==
X-Received: by 2002:a17:902:b7cc:: with SMTP id
	v12mr38957390plz.8.1543442174714; 
	Wed, 28 Nov 2018 13:56:14 -0800 (PST)
Received: from localhost ([2600:1700:e321:62f0:329c:23ff:fee3:9d7c])
	by smtp.gmail.com with ESMTPSA id
	g2sm10278810pfi.95.2018.11.28.13.56.12
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Wed, 28 Nov 2018 13:56:13 -0800 (PST)
From: Guenter Roeck <linux@roeck-us.net>
To: Paolo Bonzini <pbonzini@redhat.com>
Date: Wed, 28 Nov 2018 13:56:10 -0800
Message-Id: <1543442171-24863-1-git-send-email-linux@roeck-us.net>
X-Mailer: git-send-email 2.7.4
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::641
Subject: [Qemu-devel] [PATCH 1/2] esp-pci: Fix status register write erase
 control
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Fam Zheng <famz@redhat.com>, qemu-devel@nongnu.org,
	Guenter Roeck <linux@roeck-us.net>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Per AM53C974 datasheet, definition of "SCSI Bus and Control (SBAC)"
register:

Bit 24 – STATUS – Write Erase Control

This bit controls the Write Erase feature on bits 3:1 and bit 6 of the DMA
Status Register ((B)+54h). When this bit is programmed to ‘1’, the state
of bits 3:1 are preserved when read. Bits 3:1 are only cleared when a ‘1’
is written to the corresponding bit location. For example, to clear bit 1,
the value of ‘0000_0010b’ should be written to the register. When the DMA
Status Preserve bit is ‘0’, bits 3:1 are cleared when read.

The status register is currently defined to bit 12, not bit 24.
Also, its implementation is reversed: The status is auto-cleared if
the bit is set to 1, and must be cleared explicitly when the bit is
set to 0. This results in spurious interrupts reported by the Linux
kernel, and in some cases even results in stalled SCSI operations.

Set SBAC_STATUS to bit 24 and reverse the logic to fix the problem.

Signed-off-by: Guenter Roeck <linux@roeck-us.net>
---
 hw/scsi/esp-pci.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/hw/scsi/esp-pci.c b/hw/scsi/esp-pci.c
index 419fc66..d956909 100644
--- a/hw/scsi/esp-pci.c
+++ b/hw/scsi/esp-pci.c
@@ -59,7 +59,7 @@
 #define DMA_STAT_SCSIINT 0x10
 #define DMA_STAT_BCMBLT  0x20
 
-#define SBAC_STATUS 0x1000
+#define SBAC_STATUS (1 << 24)
 
 typedef struct PCIESPState {
     /*< private >*/
@@ -136,7 +136,7 @@ static void esp_pci_dma_write(PCIESPState *pci, uint32_t saddr, uint32_t val)
         pci->dma_regs[saddr] = val;
         break;
     case DMA_STAT:
-        if (!(pci->sbac & SBAC_STATUS)) {
+        if (pci->sbac & SBAC_STATUS) {
             /* clear some bits on write */
             uint32_t mask = DMA_STAT_ERROR | DMA_STAT_ABORT | DMA_STAT_DONE;
             pci->dma_regs[DMA_STAT] &= ~(val & mask);
@@ -157,7 +157,7 @@ static uint32_t esp_pci_dma_read(PCIESPState *pci, uint32_t saddr)
         if (pci->esp.rregs[ESP_RSTAT] & STAT_INT) {
             val |= DMA_STAT_SCSIINT;
         }
-        if (pci->sbac & SBAC_STATUS) {
+        if (!(pci->sbac & SBAC_STATUS)) {
             pci->dma_regs[DMA_STAT] &= ~(DMA_STAT_ERROR | DMA_STAT_ABORT |
                                          DMA_STAT_DONE);
         }
-- 
2.7.4


