# VLSI-Design

Completed at Technical University of Denmark with:

Nicholas Butta - University of Maryland

This project is a pipelined four core floating point multiplier completed for a VLSI Design course. 
It can be compiled with Synopsys Design Vision and simulated with ModelSim with corresponding testbench files. The files must be place in the following order:

1. reg1b.vhd	
2. reg24b.vhd	
3. reg26b.vhd	
4. reg32b.vhd	
5. reg48b.vhd	
6. reg8b.vhd
7. gl_cpa.vhd
8. gl_csa32.vhd
9. gl_csa42.vhd
10. gl_mux21.vhd
11. nandgate.vhd
12. expadd.vhd
13. expincrement.vhd
14. expupdate.vhd
15. significand_compute.vhd
16. significand_compute_gated.vhd
17. partprod.vhd
18. array24x24.vhd
19. out_sign.vhd
20. normalize1.vhd
21. fpmul1.vhd
22. fpmul1_gated.vhd
23. fourcore.vhd
24. fourcore_gated.vhd
25. respective testbench files

