// Seed: 31925508
`define pp_5 0
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4
);
  assign {id_3, 1 === id_3} = 1;
  assign id_1 = 1;
endmodule
