// Seed: 4246807614
module module_0;
  for (id_1 = -1; -1; id_1 = -1'b0) begin : LABEL_0
    assign id_1 = id_1 < id_1;
  end
  wire id_2 = id_1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    input wire id_3
);
  assign id_2 = 1;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_0.id_1 = 0;
  wire [-1 : 1] id_5;
endmodule
