{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462882424914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462882424917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 14:13:44 2016 " "Processing started: Tue May 10 14:13:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462882424917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462882424917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_map --read_settings_files=on --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462882424920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462882425543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocpburst_testbench-rtl " "Found design unit 1: ocpburst_testbench-rtl" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ocpburst_testbench " "Found entity 1: ocpburst_testbench" {  } { { "../../testunits/ocpburst.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/ocpburst.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_2_root-testbench " "Found design unit 1: root_2_root-testbench" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457212 ""} { "Info" "ISGN_ENTITY_NAME" "1 root_2_root " "Found entity 1: root_2_root" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2l_noc-structural " "Found design unit 1: r2l_noc-structural" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457213 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2l_noc " "Found entity 1: r2l_noc" {  } { { "../../src/root2leaf_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2lrouterport-rtl " "Found design unit 1: r2lrouterport-rtl" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457214 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2lrouterport " "Found entity 1: r2lrouterport" {  } { { "../../src/root2leaf_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2lrouter-structural " "Found design unit 1: r2lrouter-structural" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457215 ""} { "Info" "ISGN_ENTITY_NAME" "1 r2lrouter " "Found entity 1: r2lrouter" {  } { { "../../src/root2leaf_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schedule_table-list " "Found design unit 1: schedule_table-list" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457216 ""} { "Info" "ISGN_ENTITY_NAME" "1 schedule_table " "Found entity 1: schedule_table" {  } { { "../../src/root/schedule_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 routing_table-list " "Found design unit 1: routing_table-list" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457217 ""} { "Info" "ISGN_ENTITY_NAME" "1 routing_table " "Found entity 1: routing_table" {  } { { "../../src/root/routing_table.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root_package " "Found design unit 1: root_package" {  } { { "../../src/root/root_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/root.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/root.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 root-rtl " "Found design unit 1: root-rtl" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457221 ""} { "Info" "ISGN_ENTITY_NAME" "1 root " "Found entity 1: root" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refresh_timer-rtl " "Found design unit 1: refresh_timer-rtl" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457223 ""} { "Info" "ISGN_ENTITY_NAME" "1 refresh_timer " "Found entity 1: refresh_timer" {  } { { "../../src/root/refresh_timer.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/refresh_timer.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp_config " "Found design unit 1: ocp_config" {  } { { "../../src/ocp/ocp_config.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp_config.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ocp " "Found design unit 1: ocp" {  } { { "../../src/ocp/ocp.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/ocp/ocp.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 network_adapter-rtl " "Found design unit 1: network_adapter-rtl" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457226 ""} { "Info" "ISGN_ENTITY_NAME" "1 network_adapter " "Found entity 1: network_adapter" {  } { { "../../src/network_adapter/na.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/network_adapter/na.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_noc-structural " "Found design unit 1: l2r_noc-structural" {  } { { "../../src/leaf2root_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457227 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_noc " "Found entity 1: l2r_noc" {  } { { "../../src/leaf2root_noc/noc.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_routerport-rtl " "Found design unit 1: l2r_routerport-rtl" {  } { { "../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457229 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_routerport " "Found entity 1: l2r_routerport" {  } { { "../../src/leaf2root_noc/router/routerpart.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/routerpart.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l2r_router-structural " "Found design unit 1: l2r_router-structural" {  } { { "../../src/leaf2root_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457231 ""} { "Info" "ISGN_ENTITY_NAME" "1 l2r_router " "Found entity 1: l2r_router" {  } { { "../../src/leaf2root_noc/router/router.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryTreePackage " "Found design unit 1: MemoryTreePackage" {  } { { "../../src/common/memorytree_package.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/common/memorytree_package.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dummy_dram-behav " "Found design unit 1: dummy_dram-behav" {  } { { "../../testunits/dummy_dram.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457233 ""} { "Info" "ISGN_ENTITY_NAME" "1 dummy_dram " "Found entity 1: dummy_dram" {  } { { "../../testunits/dummy_dram.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462882457233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462882457233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "root_2_root " "Elaborating entity \"root_2_root\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462882457499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2l_noc r2l_noc:r2lnoc " "Elaborating entity \"r2l_noc\" for hierarchy \"r2l_noc:r2lnoc\"" {  } { { "top.vhd" "r2lnoc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouter r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst " "Elaborating entity \"r2lrouter\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:0:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:1:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:0:levels:0:router_inst\|r2lrouterport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouter r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst " "Elaborating entity \"r2lrouter\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/root2leaf_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:0:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:0:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r2lrouterport r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:1:outport " "Elaborating entity \"r2lrouterport\" for hierarchy \"r2l_noc:r2lnoc\|r2lrouter:\\routers:1:levels:0:router_inst\|r2lrouterport:\\ports:1:outport\"" {  } { { "../../src/root2leaf_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/root2leaf_noc/router/router.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_noc l2r_noc:l2rnoc " "Elaborating entity \"l2r_noc\" for hierarchy \"l2r_noc:l2rnoc\"" {  } { { "top.vhd" "l2rnoc" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\"" {  } { { "../../src/leaf2root_noc/noc.vhd" "\\routers:0:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:0:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_router l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst " "Elaborating entity \"l2r_router\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\"" {  } { { "../../src/leaf2root_noc/noc.vhd" "\\routers:1:levels:0:router_inst" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/noc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:0:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:0:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l2r_routerport l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport " "Elaborating entity \"l2r_routerport\" for hierarchy \"l2r_noc:l2rnoc\|l2r_router:\\routers:1:levels:0:router_inst\|l2r_routerport:\\ports:1:outport\"" {  } { { "../../src/leaf2root_noc/router/router.vhd" "\\ports:1:outport" { Text "/home/mathias/t-crest/MemoryTree/src/leaf2root_noc/router/router.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "root root:root_module " "Elaborating entity \"root\" for hierarchy \"root:root_module\"" {  } { { "top.vhd" "root_module" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882457933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ref root.vhd(61) " "Verilog HDL or VHDL warning at root.vhd(61): object \"ref\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462882457943 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send root.vhd(63) " "Verilog HDL or VHDL warning at root.vhd(63): object \"send\" assigned a value but never read" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1462882457943 "|root_2_root|root:root_module"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmd_next root.vhd(113) " "VHDL Process Statement warning at root.vhd(113): inferring latch(es) for signal or variable \"cmd_next\", which holds its previous value in one or more paths through the process" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462882457991 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_next\[0\] root.vhd(113) " "Inferred latch for \"cmd_next\[0\]\" at root.vhd(113)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462882458138 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_next\[1\] root.vhd(113) " "Inferred latch for \"cmd_next\[1\]\" at root.vhd(113)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462882458144 "|root_2_root|root:root_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_next\[2\] root.vhd(113) " "Inferred latch for \"cmd_next\[2\]\" at root.vhd(113)" {  } { { "../../src/root/root.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462882458145 "|root_2_root|root:root_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh_timer root:root_module\|refresh_timer:ref_timer " "Elaborating entity \"refresh_timer\" for hierarchy \"root:root_module\|refresh_timer:ref_timer\"" {  } { { "../../src/root/root.vhd" "ref_timer" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schedule_table root:root_module\|schedule_table:sched_tab " "Elaborating entity \"schedule_table\" for hierarchy \"root:root_module\|schedule_table:sched_tab\"" {  } { { "../../src/root/root.vhd" "sched_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "routing_table root:root_module\|routing_table:route_tab " "Elaborating entity \"routing_table\" for hierarchy \"root:root_module\|routing_table:route_tab\"" {  } { { "../../src/root/root.vhd" "route_tab" { Text "/home/mathias/t-crest/MemoryTree/src/root/root.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "network_adapter network_adapter:\\leafs:0:leaf_node " "Elaborating entity \"network_adapter\" for hierarchy \"network_adapter:\\leafs:0:leaf_node\"" {  } { { "top.vhd" "\\leafs:0:leaf_node" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocpburst_testbench ocpburst_testbench:\\burstmodule:0:ocpburst " "Elaborating entity \"ocpburst_testbench\" for hierarchy \"ocpburst_testbench:\\burstmodule:0:ocpburst\"" {  } { { "top.vhd" "\\burstmodule:0:ocpburst" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dummy_dram dummy_dram:dram " "Elaborating entity \"dummy_dram\" for hierarchy \"dummy_dram:dram\"" {  } { { "top.vhd" "dram" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462882458527 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en dummy_dram.vhd(56) " "VHDL Process Statement warning at dummy_dram.vhd(56): inferring latch(es) for signal or variable \"en\", which holds its previous value in one or more paths through the process" {  } { { "../../testunits/dummy_dram.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1462882458554 "|root_2_root|dummy_dram:dram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en dummy_dram.vhd(56) " "Inferred latch for \"en\" at dummy_dram.vhd(56)" {  } { { "../../testunits/dummy_dram.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/testunits/dummy_dram.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462882458559 "|root_2_root|dummy_dram:dram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|routing_table:route_tab\|routingtable " "RAM logic \"root:root_module\|routing_table:route_tab\|routingtable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/routing_table.vhd" "routingtable" { Text "/home/mathias/t-crest/MemoryTree/src/root/routing_table.vhd" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462882460183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "root:root_module\|schedule_table:sched_tab\|scheduletable " "RAM logic \"root:root_module\|schedule_table:sched_tab\|scheduletable\" is uninferred due to inappropriate RAM size" {  } { { "../../src/root/schedule_table.vhd" "scheduletable" { Text "/home/mathias/t-crest/MemoryTree/src/root/schedule_table.vhd" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1462882460183 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1462882460183 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "580 " "580 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462882461325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462882461711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462882461711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462882461969 "|root_2_root|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.vhd" "" { Text "/home/mathias/t-crest/MemoryTree/build/root_2_root/top.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462882461969 "|root_2_root|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462882461969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462882461976 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462882461976 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462882461976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462882462014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 14:14:22 2016 " "Processing ended: Tue May 10 14:14:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462882462014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462882462014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462882462014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462882462014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462882466439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462882466441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 14:14:25 2016 " "Processing started: Tue May 10 14:14:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462882466441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462882466441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_fit --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462882466442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462882466697 ""}
{ "Info" "0" "" "Project  = root_2_root" {  } {  } 0 0 "Project  = root_2_root" 0 0 "Fitter" 0 0 1462882466701 ""}
{ "Info" "0" "" "Revision = root_2_root" {  } {  } 0 0 "Revision = root_2_root" 0 0 "Fitter" 0 0 1462882466702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462882467019 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "root_2_root 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"root_2_root\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462882467025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462882467111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462882467116 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462882468096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462882468129 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462882468330 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1462882468615 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1462882484364 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882484514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462882484525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462882484538 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462882484538 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462882484539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462882484539 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462882484539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462882484539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462882484539 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462882484539 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882484588 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "root_2_root.sdc " "Synopsys Design Constraints File file not found: 'root_2_root.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462882510969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462882510969 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1462882510970 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1462882510971 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462882510972 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1462882510972 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462882510973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462882510975 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1462882511017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882511641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462882512159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462882512906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882512912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462882514931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/mathias/t-crest/MemoryTree/build/root_2_root/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462882545910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462882545910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882546511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462882546514 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1462882546514 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462882546514 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462882548340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462882548736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462882549473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462882549804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462882550781 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462882553101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1968 " "Peak virtual memory: 1968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462882554669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 14:15:54 2016 " "Processing ended: Tue May 10 14:15:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462882554669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462882554669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462882554669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462882554669 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462882560810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462882560812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 14:16:00 2016 " "Processing started: Tue May 10 14:16:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462882560812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462882560812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_asm --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462882560812 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462882577469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462882582840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 14:16:22 2016 " "Processing ended: Tue May 10 14:16:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462882582840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462882582840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462882582840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462882582840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462882583329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462882588988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462882588994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 14:16:27 2016 " "Processing started: Tue May 10 14:16:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462882588994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462882588994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta root_2_root -c root_2_root " "Command: quartus_sta root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462882588994 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1462882589412 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462882591329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462882591449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1462882591449 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "root_2_root.sdc " "Synopsys Design Constraints File file not found: 'root_2_root.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1462882594646 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462882594647 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462882594647 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462882594648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1462882594648 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462882594649 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1462882594650 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1462882594657 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462882594658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594671 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882594672 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462882594687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462882594865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462882596504 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462882596759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462882596772 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462882596773 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462882596780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882596794 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1462882596799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462882597467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462882598401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462882598548 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462882598548 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462882598549 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462882598549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882598550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882598553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882598553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882598556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882598557 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1462882598572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462882599463 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1462882599464 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1462882599464 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1462882599469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882599470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882599472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882599475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882599478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1462882599481 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462882600655 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462882600656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1205 " "Peak virtual memory: 1205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462882600718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 14:16:40 2016 " "Processing ended: Tue May 10 14:16:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462882600718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462882600718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462882600718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462882600718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462882607746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462882607759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 14:16:47 2016 " "Processing started: Tue May 10 14:16:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462882607759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462882607759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root " "Command: quartus_eda --read_settings_files=off --write_settings_files=off root_2_root -c root_2_root" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462882607770 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1462882611805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "root_2_root.vho /home/mathias/t-crest/MemoryTree/build/root_2_root/simulation/modelsim/ simulation " "Generated file root_2_root.vho in folder \"/home/mathias/t-crest/MemoryTree/build/root_2_root/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462882612421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1165 " "Peak virtual memory: 1165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462882612767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 14:16:52 2016 " "Processing ended: Tue May 10 14:16:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462882612767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462882612767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462882612767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462882612767 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462882613322 ""}
