###### 5.2.13.2.1 Identify Controller Data Structure (CNS 01h)

> **Section ID**: 5.2.13.2.1 | **Page**: 345-381

The Identify Controller data structure (refer to Figure 328) is returned to the host for the controller processing
the command.
Figure 329 defines the power state descriptor that describes the attributes of each power state. For more
information on how the power state descriptor fields are used, refer to section 8.1.18 on power
management. If the controller supports the Power Limit feature (refer to section 5.2.26.1.25), then the
number and contents of the power state descriptors depends on the current attributes of that Feature as
specified in section 8.1.18.6.


---
### üìä Tables (39)

#### Table 1: Untitled Table
![Untitled Table](../section_images/table_345_370.png)

| 03:02 | M | M | R | assigned by the PCI SIG for the subsystem. This is the same value as reported in the SS register in the PCI Header section of the NVMe over PCIe Transport Specification. |
|---|---|---|---|---|
| 23:04 | M | M | O‚Åµ | **Serial Number (SN):** Contains the serial number for the NVM subsystem that is assigned by the vendor as an ASCII string. Refer to section 1.4.2 for ASCII string requirements.<br>For a Discovery subsystem, this field should not be used to construct a unique identifier. For subsystems that are not Discovery subsystems, refer to section 4.7.1 for unique identifier requirements. |
| 63:24 | M | M | O‚Åµ | **Model Number (MN):** Contains the model number for the NVM subsystem that is assigned by the vendor as an ASCII string. Refer to section 1.4.2 for ASCII string requirements.<br>For a Discovery subsystem, this field should not be used to construct a unique identifier. For subsystems that are not Discovery subsystems, refer to section 4.7.1 for unique identifier requirements. |
| 71:64 | M | M | M | **Firmware Revision (FR):** Contains the currently active firmware revision, as an ASCII string, for the domain of which this controller is a part. This is the same revision information that may be retrieved with the Get Log Page command, refer to section 5.2.12.1.4. |
| 72 | M | M | R | **Recommended Arbitration Burst (RAB):** This is the recommended Arbitration Burst size. The value is in commands and is reported as a power of two (2^n). This is the same units as the Arbitration Burst size. Refer to section 3.4.4. |
| 75:73 | M | M | R | **IEEE OUI Identifier (IEEE):** Contains the Organization Unique Identifier (OUI) for the controller vendor. The OUI shall be a valid IEEE/RAC assigned identifier that is registered at http://standards.ieee.org/develop/regauth/oui/public.html. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 76 | O | O | R | **Controller Multi-Path I/O and Namespace Sharing Capabilities (CMIC):** This field specifies multi-path I/O and namespace sharing capabilities of the controller and NVM subsystem.<br><br> | |
| | | | | <table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:4</td><td>Reserved</td></tr><tr><td>3</td><td>Asymmetric Namespace Access Reporting Support (ANARS): If this bit is set to '1', then the NVM subsystem supports Asymmetric Namespace Access Reporting (refer to section 8.1.1). If this bit is cleared to '0', then the NVM subsystem does not support Asymmetric Namespace Access Reporting.</td></tr><tr><td>2</td><td>Function Type (FT): If this bit is set to '1', then the controller is associated with an SR-IOV Virtual Function. If this bit is cleared to '0', then the controller is associated with a PCI Function or a Fabrics connection.</td></tr><tr><td>1</td><td>Multiple Controllers (MCTRS): If this bit is set to '1', then the NVM subsystem may contain two or more controllers. If this bit is cleared to '0', then the NVM subsystem contains only a single controller. As described in section 2.4.1, an NVM subsystem that contains multiple controllers may be used by multiple hosts, or may provide multiple paths for a single host.</td></tr><tr><td>0</td><td>Multiple Ports (MPORTS): If this bit is set to '1', then the NVM subsystem may contain more than one NVM subsystem port. If this bit is cleared to '0', then the NVM subsystem contains only a single NVM subsystem port.</td></tr></table> |
| 77 | M | M | M | **Maximum Data Transfer Size (MDTS):** This field indicates the maximum data transfer size for a command that transfers data between host-accessible memory (refer to section 1.5.45) and the controller. The host should not submit a command that exceeds this maximum data transfer size. If a command is submitted that exceeds this transfer size, then the command is aborted with a status code of Invalid Field in Command. The value is in units of the minimum memory page size (CAP.MPSMIN) and is reported as a power of two ($2^n$). A value of 0h indicates that there is no maximum data transfer size.<br><br>If the MEM bit is cleared to '0' in the CTRATT field, then this field includes the length of metadata.<br><br>If the MEM bit is set to '1', then this field excludes the length of metadata.<br><br>This field does not apply to commands that do not transfer data between host-accessible memory and the controller (e.g., the Verify command, the Write Uncorrectable command, and the Write Zeroes command); refer to the ONCS field for restrictions on these commands and other commands that transfer data.<br><br>If SGL Bit Bucket descriptors are supported, their lengths shall be included in determining if a command exceeds the Maximum Data Transfer Size for destination data buffers. Their length in a source data buffer is not included for a Maximum Data Transfer Size calculation. |
| 79:78 | M | M | M | **Controller ID (CNTLID):** Contains the NVM subsystem unique controller identifier associated with the controller. |
| 83:80 | M | M | M | **Version (VER):** This field contains the value reported in the Version property (i.e., VS property) defined in section 3.1.4.2. Implementations compliant with NVM Express Base Specification, Revision 1.2 or later shall report a non-zero value in this field. |
| 87:84 | M | M | R | **RTD3 Resume Latency (RTD3R):** This field indicates the expected latency in microseconds to resume from Runtime D3 (RTD3). Refer to section 8.1.18.4. A value of 0h indicates RTD3 Resume Latency is not reported. |
| 91:88 | M | M | R | **RTD3 Entry Latency (RTD3E):** This field indicates the typical latency in microseconds to enter Runtime D3 (RTD3). Refer to section 8.1.18.4. A value of 0h indicates RTD3 Entry Latency is not reported. |
| 95:92 | M | M | M | **Optional Asynchronous Events Supported (OAES):** This field indicates the optional asynchronous events supported by the controller. A controller shall not send optional asynchronous events before they are enabled by a host.<br><br> | |
| | | | | <table><tr><th>Bits</th><th>Description</th></tr></table> |
| | | | | |
|---|---|---|---|---|
| | | | 31 | Discovery Log Page Change Notification (DLP CN): If this bit is set to '1', then the controller supports sending Discovery Log Page Change Notifications. If this bit is cleared to '0', then the controller does not support the Discovery Log Page Change Notification events. |
| | | | 30:28 | Reserved for future use by the corresponding bits in the Asynchronous Event Configuration feature Command Dword 11 (refer to Figure 409). |
| | | | 27 | Zone Descriptor Changed Notices (ZDCN): If this bit is set to '1', then the controller supports the Zone Descriptor Changed Notices event and the associated Changed Zone List log page (refer to the Zoned Namespace Command Set specification). If this bit is cleared to '0', then the controller does not support the Zone Descriptor Changed Notices event nor the associated Changed Zone List log page. |
| | | | 26:22 | Reserved for future use by the corresponding bits in the Asynchronous Event Configuration feature Command Dword 11 (refer to Figure 409). |
| | | | 21 | Lost Host Communication Notices (LHCN): If this bit is set to '1', then the controller supports the Lost Host Communication Notices event. If this bit is cleared to '0', then the controller does not support the Lost Host Communication Notices event. |
| | | | 20 | Cross-Controller Reset Completed Notices (CCRCN): If this bit is set to '1', then the controller supports the Cross-Controller Reset Completed Notices event. If this bit is cleared to '0', then the controller does not support the Cross-Controller Reset Completed Notices event. |
| | | | 19 | Allocated Namespace Attribute Notices (ANSAN): If this bit is set to '1', then the controller supports the Allocated Namespace Attribute Notices event and the associated Changed Allocated Namespace List log page. If this bit is cleared to '0', then the controller does not support the Allocated Namespace Attribute Notices event nor the associated Changed Allocated Namespace List log page. |
| | | | 18 | Reserved, used by the corresponding bits in the Asynchronous Event Configuration feature Command Dword 11 (refer to Figure 409). |
| | | | 17 | Reachability Groups Change Notices Support (RGCNS): If this bit is set to '1', then the controller supports the Reachability Groups Change Notices event, and the Reachability Association Change Notices event. If this bit is cleared to '0', then the controller does not support the Reachability Groups Change Notices event, nor the Reachability Association Change Notices event. |
| | | | 16 | Temperature Threshold Hysteresis Recovery (TTHR): If this bit is set to '1', then the controller supports the Temperature Threshold Hysteresis Recovery event. If this bit is cleared to '0', then the controller does not support the Temperature Threshold Hysteresis Recovery event. <br> No log page is associated with this event. |
| | | | 15 | Normal NVM Subsystem Shutdown (NNSS): If this bit is set to '1', then the controller supports the Normal NVM Subsystem Shutdown event. If this bit is cleared to '0', then the controller does not support the Normal NVM Subsystem Shutdown event. <br> No log page is associated with this event. |
| | | | 14 | Endurance Group Event Aggregate Log Page Change Notices (EGEAN): If this bit is set to '1', then the controller supports the Endurance Group Event Aggregate Log Page Change Notices event. If this bit is cleared to '0', then the controller does not support the Endurance Group Event Aggregate Log Page Change Notices event. |
| | | | 13 | LBA Status Information Alert Notices (LSIAN): If this bit is set to '1', then the controller supports the LBA Status Information Alert Notices event (refer to the NVM Express NVM Command Set Specification). If this bit is cleared to '0', then the controller does not support the LBA Status Information Alert Notices event. |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | | |
|---|---|---|---|---|---|
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| |
| | | | | | | |
|---|---|---|---|---|---|---|
| | | | | 7 | Namespace Granularity (NG): If this bit is set to '1', then the controller supports reporting of Namespace Granularity (refer to section 5.2.13.2.13). If this bit is cleared to '0', then the controller does not support reporting of Namespace Granularity. If the Namespace Management capability (refer to section 8.1.16) is not supported, then this bit shall be cleared to '0'. | |
| | | | | 6 | Traffic Based Keep Alive Support (TBKAS): If this bit is set to '1', then the controller uses Traffic Based Keep Alive (refer to section 3.9.4.1). If this bit is cleared to '0', then the controller does not use Traffic Based Keep Alive. | |
| | | | | 5 | Predictable Latency Mode (PLM): If this bit is set to '1', then the controller supports Predictable Latency Mode (refer to section 8.1.19). If this bit is cleared to '0', then the controller does not support Predictable Latency Mode. | |
| | | | | 4 | Endurance Groups (EGS): If this bit is set to '1', then the controller supports Endurance Groups (refer to section 3.2.3). If this bit is cleared to '0', then the controller does not support Endurance Groups. | |
| | | | | 3 | Read Recovery Levels (RRLVLS): If this bit is set to '1', then the controller supports Read Recovery Levels (refer to section 8.1.22). If this bit is cleared to '0', then the controller does not support Read Recovery Levels. | |
| | | | | 2 | NVM Sets (NSETS): If this bit is set to '1', then the controller supports NVM Sets (refer to section 3.2.2). If this bit is cleared to '0', then the controller does not support NVM Sets. | |
| | | | | 1 | Non-Operational Power State Permissive Mode (NOPSPM): If this bit is set to '1', then the controller supports host control of whether the controller may temporarily exceed the power of a non-operational power state for the purpose of executing controller-initiated background operations in a non-operational power state (i.e., Non-Operational Power State Permissive Mode supported). If this bit is cleared to '0', then the controller does not support host control of whether the controller may exceed the power of a non-operational state for the purpose of executing controller-initiated background operations in a non-operational state (i.e., Non-Operational Power State Permissive Mode not supported). Refer to section 5.2.26.1.10. | |
| | | | | 0 | Host Identifier Support (HIDS): If this bit is set to '1', then the controller supports a 128-bit Host Identifier. If this bit is cleared to '0', then the controller does not support a 128-bit Host Identifier. | |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 101:100 | O | O | R | Read Recovery Levels Supported (RRLS): If Read Recovery Levels (RRL) are supported, then this field shall be supported. If a bit is set to '1', then the corresponding Read Recovery Level is supported. If a bit is cleared to '0', then the corresponding Read Recovery Level is not supported.<br><table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td>15</td><td>Read Recovery Level 15 (RRL15): Fast Fail<sup>1</sup></td></tr><tr><td>14</td><td>Read Recovery Level 14 (RRL14)</td></tr><tr><td>13</td><td>Read Recovery Level 13 (RRL13)</td></tr><tr><td>12</td><td>Read Recovery Level 12 (RRL12)</td></tr><tr><td>11</td><td>Read Recovery Level 11 (RRL11)</td></tr><tr><td>10</td><td>Read Recovery Level 10 (RRL10)</td></tr><tr><td>9</td><td>Read Recovery Level 9 (RRL9)</td></tr><tr><td>8</td><td>Read Recovery Level 8 (RRL8)</td></tr><tr><td>7</td><td>Read Recovery Level 7 (RRL7)</td></tr><tr><td>6</td><td>Read Recovery Level 6 (RRL6)</td></tr><tr><td>5</td><td>Read Recovery Level 5 (RRL5)</td></tr><tr><td>4</td><td>Read Recovery Level 4 (RRL4): Default<sup>1</sup></td></tr><tr><td>3</td><td>Read Recovery Level 3 (RRL3)</td></tr><tr><td>2</td><td>Read Recovery Level 2 (RRL2)</td></tr><tr><td>1</td><td>Read Recovery Level 1 (RRL1)</td></tr><tr><td>0</td><td>Read Recovery Level 0 (RRL0)</td></tr><tr><td colspan="2">Notes:<br>1. If Read Recovery Levels are supported, then this bit shall be set to '1'.</td></tr></tbody></table> |
| 102 | M | R | R | Boot Partition Capabilities (BPCAP): This field indicates the Boot Partition capabilities supported by the controller.<br><table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td>07:03</td><td>Reserved</td></tr><tr><td rowspan="3">02</td><td><b>Set Features Boot Partition Write Protection Support (SFBPWPS)</b>: This bit indicates if Set Features Boot Partition Write Protection is supported by the controller. If supported, this capability allows a host to configure Boot Partition write protection states via the Boot Partition Write Protection Config feature in the Set Features command. Refer to section 8.1.3.3.1.</td></tr><tr><td><table><tbody><tr><th>Value</th><th>Definition</th></tr><tr><td>0b</td><td>Set Features Boot Partition Write Protection is not supported by this controller.</td></tr><tr><td>1b</td><td>Set Features Boot Partition Write Protection is supported by this controller.</td></tr></tbody></table></td></tr><tr><td rowspan="4">RPMB Boot Partition Write Protection Support (RPMBBPWPS): This field indicates if RPMB Boot Partition Write Protection is supported by the controller. If supported, this capability allows a host to configure Boot Partition write protection states via RPMB. Refer to section 8.1.3.3.2.</td></tr><tr><td rowspan="4">01:00</td></tr><tr><td><table><tbody><tr><th>Value</th><th>Definition</th></tr><tr><td>00b</td><td>Support for RPMB Boot Partition Write Protection is not specified. Only controllers compliant with NVM Express Base Specification, Revision 2.0 and earlier are allowed to report this value. Refer to section 8.1.3.3 for more details on when a controller may return this value.</td></tr><tr><td>01b</td><td>RPMB Boot Partition Write Protection is not supported by this controller.</td></tr><tr><td>10b</td><td>RPMB Boot Partition Write Protection is supported by this controller.</td></tr><tr><td>11b</td><td>Reserved</td></tr></tbody></table></td></tr><tr></tr></tbody></table> |
| 103 | | | | Reserved |
| :--- | :--- | :--- | :--- | :--- |
| 107:104 | O | O | R | NVM Subsystem Latency (NSSLL): This field indicates the typical latency in microseconds for an NVM Subsystem Shutdown to complete. Refer to section 3.6.3. A value of 0h indicates that NVM Subsystem Shutdown latency is not reported. |
| 109:108 | | | | Reserved |
| 110 | O | O | R | **Power Loss Signaling Information (PLSI):** This field indicates information about Power Loss Signaling processing capabilities. <br> <table> <tr> <th>Bits</th> <th>Description</th> </tr> <tr> <td>7:2</td> <td>Reserved</td> </tr> <tr> <td>1</td> <td><b>PLS Forced Quiescence (PLSFQ):</b>If this bit is set to '1', then the controller supports Power Loss Signaling with Forced Quiescence (refer to section 8.2.5.2). If this bit is cleared to '0', then the controller does not support Power Loss Signaling with Forced Quiescence.</td> </tr> <tr> <td>0</td> <td><b>PLS Emergency Power Fail (PLSEPF):</b>If this bit is set to '1', then the controller supports Power Loss Signaling with Emergency Power Fail (refer to section 8.2.5.3). If this bit is cleared to '0', then the controller does not support Power Loss Signaling with Emergency Power Fail.</td> </tr> </table> |
| 111 | M | M | M | **Controller Type (CNTRLTYPE):** This field specifies the controller type. A value of 0h indicates that the controller type is not reported. <br> Implementations compliant with NVM Express Base Specification, Revision 1.4 or later shall report a controller type (i.e., the value 0h is reserved and shall not be used). Implementations compliant with a version prior to Revision 1.4 may report a value of 0h to indicate that a controller type is not reported. <br> <table> <tr> <th>Value</th> <th>Controller Type</th> </tr> <tr> <td>0h</td> <td>Reserved (controller type not reported)</td> </tr> <tr> <td>1h</td> <td>I/O controller</td> </tr> <tr> <td>2h</td> <td>Discovery controller</td> </tr> <tr> <td>3h</td> <td>Administrative controller</td> </tr> <tr> <td>4h to FFh</td> <td>Reserved</td> </tr> </table> |
| 127:112 | O | O | R | **FRU Globally Unique Identifier (FGUID):** This field contains a 128-bit value that is globally unique for a given Field Replaceable Unit (FRU). Refer to the NVM Express¬Æ Management Interface Specification for the definition of a FRU. This field remains fixed throughout the life of the FRU. This field shall contain the same value for each controller associated with a given FRU. <br> This field uses the EUI-64 based 16-byte designator format. Bytes 122:120 contain the 24-bit Organizationally Unique Identifier (OUI) value assigned by the IEEE Registration Authority. Bytes 127:123 contain an extension identifier assigned by the corresponding organization. Bytes 119:112 contain the vendor specific extension identifier assigned by the corresponding organization. Refer to the IEEE EUI-64 guidelines for more information. This field is big endian (refer to section 4.5.4). <br> This field may be required to be implemented (e.g., if Programmable Key Authentication is supported as defined in section 8.1.6.3.1.1). When not implemented, this field contains a value of 0h. |
| 129:128 | O | O | R | **Command Retry Delay Time 1 (CRDT1):** If the Do Not Retry (DNR) bit is cleared to '0' in the CQE and the Command Retry Delay (CRD) field is set to 01b in the CQE, then this value indicates the command retry delay time in units of 100 milliseconds. |
| 131:130 | O | O | R | **Command Retry Delay Time 2 (CRDT2):** If the DNR bit is cleared to '0' in the CQE and the CRD field is set to 10b in the CQE, then this value indicates the command retry delay time in units of 100 milliseconds. |
| 133:132 | O | O | R | **Command Retry Delay Time 3 (CRDT3):** If the DNR bit is cleared to '0' in the CQE and CRD field is set to 11b in the CQE, then this value indicates the command retry delay time in units of 100 milliseconds. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 134 | O | R | R | **Controller Reachability Capabilities (CRCAP):** This field specifies reachability capabilities of the controller and NVM subsystem.<br><br>**Bits**<br>**Description**<br>7:2<br>Reserved<br>1<br>**Reachability Group ID Changeable (RGIDC):** If this bit is set to '1', then the RGRPID field in the I/O Command Set Independent Identify Namespace data structure (refer to Figure 335) does not change while the namespace is attached to any controller. If this bit is cleared to '0', then the RGRPID field may change while the namespace is attached to any controller. Refer to section 8.1.21.<br>0<br>**Reachability Reporting Supported (RRSUP):** If this bit is set to '1', then the NVM subsystem supports Reachability Reporting (refer to section 8.1.21). If this bit is cleared to '0', then the NVM subsystem does not support Reachability Reporting. |
| 135 | O | O | O | **Controller Instance Uniquifier (CIU):** A non-zero value in this field differentiates among instances of this controller becoming ready.<br><br>If a non-zero value is supported in this field, then the initial value of this field shall be a non-zero random number. The controller increments this field as part of becoming ready (i.e., CSTS.RDY transitions from '0' to '1'). If the value of this field is FFh, then this field shall be set to 1h when incremented (i.e., rolls over to 1h). The value of this field persists across power cycles and resets.<br><br>A value of 0h in this field does not differentiate among instances of this controller becoming ready. |
| 143:136 | O | O | O | **Controller Instance Random Number (CIRN):** A non-zero value in this field differentiates among instances of this controller becoming ready.<br><br>The controller generates a value for this field as part of becoming ready (i.e., CSTS.RDY transitions from '0' to '1'). If a non-zero value is supported in this field, then the value in this field:<br><br>‚Ä¢ shall be non-zero; and<br>‚Ä¢ should be chosen so that future values are not predictable.<br><br>The value of this field persists across Controller Level Resets except for Controller Level Resets caused by application of main power. The value of this field is not required to persist across power cycles.<br><br>For message-based controllers that support a non-zero value in this field, a value is also generated for this field as part of posting the successful completion for a Connect command (refer to section 6.3) with the Queue ID field cleared to 0h (i.e., for an Admin Queue).<br><br>A value of 0h in this field does not differentiate among instances of this controller becoming ready. |
| 239:144 | | | | Reserved |
| 252:240 | | | | Reserved for the NVMe Management Interface. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 253 | M | M | M | **NVM Subsystem Report (NVMSR):** This field reports information associated with the NVM subsystem. If the controller is compliant with the NVM Express Management Interface Specification, then at least one bit in this field is set to '1'. If the NVM subsystem does not support the NVM Express Management Interface Specification, then this field shall be cleared to 0h. Refer to the NVM Express Management Interface Specification.<br><br>**Bits**<br>**Description**<br>7:2<br>Reserved<br>1<br>**NVMe Enclosure (NVMEE):** If this bit is set to '1', then the NVM subsystem is part of an NVMe Enclosure. If this bit is cleared to '0', then the NVM subsystem is not part of an NVMe Enclosure.<br>0<br>**NVMe Storage Device (NVME SD):** If this bit is set to '1', then the NVM subsystem is part of an NVMe Storage Device. If this bit is cleared to '0', then the NVM subsystem is not part of an NVMe Storage Device. |
| 254 | M | M | M | **VPD Write Cycle Information (VWCI):** This field indicates information about the remaining number of times that VPD contents are able to be updated using the VPD Write command. Refer to the NVM Express Management Interface Specification for details on VPD contents and the VPD Write command.<br><br>**Bits**<br>**Description**<br>7<br>**VPD Write Cycles Remaining Valid (VWCRV):** If this bit is set to '1', then the VPD Write Cycles Remaining field is valid. If this bit is cleared to '0', then the VPD Write Cycles Remaining field is invalid and cleared to '0'.<br>6:0<br>**VPD Write Cycles Remaining (VWCR):** If the VPD Write Cycle Remaining Valid bit is set to '1', then this field contains a value indicating the remaining number of times that VPD contents are able to be updated in units of 256 bytes using the VPD Write command. For example, a 1 KiB FRU Information Device that can be updated 8 times would indicate a value of 32 in this field. If this field is set to 7Fh, then the remaining number of times that VPD contents are able to be updated using the VPD Write command is greater than or equal to 7Fh.<br><br>If the VPD Write Cycle Remaining Valid bit is cleared to '0', then this field is not valid and shall be cleared to a value of 0h. |
| 255 | M | M | M | **Management Endpoint Capabilities (MEC):** This field indicates the support for Management Endpoints in the NVM subsystem. Refer to the NVM Express Management Interface Specification for details.<br><br>**Bits**<br>**Description**<br>7:2<br>Reserved<br>1<br>**PCIe Port Management Endpoint (PCIE ME):** If the NVM subsystem contains one or more Management Endpoints on one or more PCIe ports, then this bit shall be set to '1'; otherwise, this bit shall be cleared to '0'.<br>0<br>**2-Wire Port Management Endpoint (TWPME):** If the NVM subsystem contains one or more Management Endpoints on the 2-Wire port, then this bit shall be set to '1'; otherwise, this bit shall be cleared to '0'.<br><br>This bit was formerly named SMBus/I2C Port Management Endpoint (SMBUSME). |
| 257:256 | M | M | R | **Admin Command Set Attributes & Optional Controller Capabilities**<br><br>**Optional Admin Command Support (OACS):** This field indicates the optional Admin commands and features supported by the controller. Refer to section 3.1.3.<br><br>**Bits**<br>**Description**<br>15:12<br>Reserved |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | |
|---|---|---|---|---|
| 259 | M | M | M¬≥ | **Asynchronous Event Request Limit (AERL):** This field is used to convey the maximum number of concurrently outstanding Asynchronous Event Request commands supported by the controller (refer to section 5.2.2). This is a 0's based value. It is recommended that implementations support a minimum of four Asynchronous Event Request commands outstanding simultaneously. |
| | | | | **Firmware Updates (FRMW):** This field indicates capabilities regarding firmware updates. Refer to section 3.11 for more information on the firmware update process. |
| | | | | <table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td>7:6</td><td>Reserved</td></tr><tr><td>5</td><td><b>Support Multiple Update Detection (SMUD):</b>If this bit is set to ‚Äò1‚Äô, then the controller is able to detect overlapping firmware/boot partition image update command sequences (refer to section 3.11 and section 8.1.3.2). If this bit is cleared to ‚Äò0‚Äô, then the controller is not able to detect overlapping firmware/boot partition image update command sequences.</td></tr><tr><td>4</td><td><b>Firmware Activation Without Reset (FAWR):</b>If this bit is set to ‚Äò1‚Äô, then the controller supports firmware activation without a reset. If this bit is cleared to ‚Äò0‚Äô, then the controller requires a reset for firmware to be activated.</td></tr><tr><td>3:1</td><td><b>Number Of Firmware Slots (NOFS):</b>This field indicates the number of firmware slots supported by the domain that contains this controller. This field shall specify a value from one to seven, indicating that at least one firmware slot is supported and up to seven maximum. This corresponds to firmware slots 1 through 7</td></tr><tr><td>0</td><td><b>First Firmware Slot Read Only (FFSRO):</b>If this bit is set to ‚Äò1‚Äô, then the first firmware slot (i.e., slot 1) is read only. If this bit is cleared to ‚Äò0‚Äô, then the first firmware slot (i.e., slot 1) is read/write. Implementations may choose to have a baseline read only firmware image.</td></tr></tbody></table> |
| 260 | M | M | R | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 263 | M | M | R | Number of Power States Support (NPSS): This field indicates the number of NVM Express power states supported by the controller. This is a 0's based value. Refer to section 8.1.18.<br>Power states are numbered sequentially starting at power state 0. A controller shall support at least one power state (i.e., power state 0) and may support up to 31 additional power states (i.e., up to 32 total). |
| 264 | M | M | R | **Admin Vendor Specific Command Configuration (AVSCC):** This field indicates the configuration settings for vendor specific Admin command handling. Refer to section 8.1.28.<br>![](https://i.imgur.com/1q2v0lO.png) |
| 265 | O | O | R | **Autonomous Power State Transition Attributes (APSTA):** This field indicates the attributes of the autonomous power state transition feature. Refer to section 8.1.18.2.<br>![](https://i.imgur.com/1q2v0lO.png) |
| 267:266 | M | M | R | **Warning Composite Temperature Threshold (WCTEMP):** This field indicates the minimum Composite Temperature field value (reported in the SMART / Health Information log page in Figure 210) that indicates an overheating condition during which controller operation continues. Immediate remediation is recommended (e.g., additional cooling or workload reduction). The platform should strive to maintain a composite temperature less than this value.<br>A value of 0h in this field indicates that no warning temperature threshold value is reported by the controller. Implementations compliant with NVM Express Base Specification, Revision 1.2 or later shall report a non-zero value in this field.<br>It is recommended that implementations report a value of 0157h in this field. |
| 269:268 | M | M | R | **Critical Composite Temperature Threshold (CCTEMP):** This field indicates the minimum Composite Temperature field value (reported in the SMART / Health Information log page in Figure 210) that indicates a critical overheating condition (e.g., may prevent continued normal operation, possibility of data loss, automatic device shutdown, extreme performance throttling, or permanent damage).<br>A value of 0h in this field indicates that no critical temperature threshold value is reported by the controller. Implementations compliant with NVM Express Base Specification, Revision 1.2 or later shall report a non-zero value in this field. |
| 271:270 | O | O | R | **Maximum Time for Firmware Activation (MTFA):** This field indicates the maximum time the controller temporarily stops processing commands to activate the firmware image. This field shall be valid if the controller supports firmware activation without a reset. This field is specified in 100 millisecond units. A value of 0h indicates that the maximum time is undefined.<br>For the amount of time to process a Firmware Commit command that specifies a value of 011b in the Commit Action field (i.e., firmware activation without reset), refer to the Maximum Processing Time for Firmware Activation Without Reset field. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 275:272 | O | O | R | Host Memory Buffer Preferred Size (HMPRE): This field indicates the preferred size that the host is requested to allocate for the Host Memory Buffer feature in 4 KiB units. This value shall be greater than or equal to the Host Memory Buffer Minimum Size. If this field is non-zero, then the Host Memory Buffer feature is supported. If this field is cleared to 0h, then the Host Memory Buffer feature is not supported.<br>If the Host Managed Live Migration Support (HMLMS) bit is set to '1' in one or more controllers in the NVM subsystem; then this field shall be cleared to 0h. |
| 279:276 | O | O | R | Host Memory Buffer Minimum Size (HMMIN): This field indicates the minimum size that the host is requested to allocate for the Host Memory Buffer feature in 4 KiB units. If this field is cleared to 0h, then the host is requested to allocate any amount of host memory possible up to the HMPRE value. |
| 295:280 | O | O | R | Total NVM Capacity (TNVMCAP): This field indicates the total NVM capacity that is accessible by the controller. The value is in bytes. This field shall be supported if the Namespace Management capability (refer to section 8.1.16) is supported or if the Capacity Management capability (refer to section 8.1.4) is supported.<br>Refer to section 3.8. |
| 311:296 | O | O | R | Unallocated NVM Capacity (UNVMCAP): This field indicates the unallocated NVM capacity that is accessible by the controller. The value is in bytes. This field shall be supported if the Namespace Management capability (refer to section 8.1.16) is supported or if the Capacity Management capability (refer to section 8.1.4) is supported.<br>Refer to section 3.8. |
| 315:312 | O | O | R | Replay Protected Memory Block Support (RPMBs): This field indicates if the controller supports one or more Replay Protected Memory Blocks (RPMBs) and the capabilities. Refer to section 8.1.23.<br> | | | | |
| | | | | **Bits** | **Description** |
| | | | | 31:24 | **Access Size (ASZE):** If the Number of RPMB Units field is non-zero, then this field indicates the maximum number of 512B units of data that may be read or written per RPMB access by Security Send or Security Receive commands for the controller. This is a 0's based value. A value of 0h indicates support for one unit of 512B of data.<br>If the Number of RPMB Units field is 0h, then this field should be ignored by the host. |
| | | | | 23:16 | **Total Size (TSZE):** If the Number of RPMB Units field is non-zero, then this field indicates the number of 128 KiB units of data in each RPMB supported in the controller. This is a 0's based value. A value of 0h indicates support for one unit of 128 KiB of data.<br>If the Number of RPMB Units field is 0h, then this field should be ignored by the host. |
| | | | | 15:06 | Reserved |
| | | | | 05:03 | **Authentication Method (AUTHM):** This field indicates the authentication method used to access all RPMBs in the controller. The values for this field are:<br> | | | | |
| | | | | | | **Value** | **Definition** |
| | | | | | | 000b | HMAC SHA-256 (refer to RFC 6234) |
| | | | | | | 001b to 111b | Reserved |
| | | | | 02:00 | **Number of RPMB Units (NRPMBU):** This field indicates the number of RPMB targets the controller supports. All RPMB targets supported shall have the same capabilities as defined in the RPMBs field. A value of 0h indicates the controller does not support Replay Protected Memory Blocks. If this value is non-zero, then the controller shall support the Security Send and Security Receive commands. |
| | | | | | | | | |
| 317:316 | O | O | R | Extended Device Self-test Time (EDSTT): If the Device Self-test command is supported, then this field indicates the nominal amount of time in one minute units that the controller takes to complete an extended device self-test operation when in power state 0. If the Device Self-test command is not supported, then this field is reserved. |
|---|---|---|---|---|
| 318 | O | O | R | **Device Self-test Options (DSTO):** This field indicates the optional Device Self-test command or operation behaviors supported by the controller or NVM subsystem. <br> <table> <tr> <th>Bits</th> <th>Description</th> </tr> <tr> <td>7:2</td> <td>Reserved</td> </tr> <tr> <td rowspan="2">1</td> <td><b>Host-Initiated Refresh Support (HIRS):</b>If this bit is set to '1', then the controller supports the Host-Initiated Refresh capability (refer to section 8.1.12). If cleared to '0', then the controller does not support the Host-Initiated Refresh capability. <br> If the controller does not support the Device Self-test command (i.e., the DSTS bit in the OACS field is cleared to '0'), then this bit shall be cleared to '0'.</td> </tr> <tr> <td><b>Single Device Self-test Operation (SDSO):</b>If this bit is set to '1', then the NVM subsystem supports only one device self-test operation in progress at a time. If this bit is cleared to '0', then the NVM subsystem supports one device self-test operation per controller at a time.</td> </tr> </table> |
| 319 | M | M | R | **Firmware Update Granularity (FWUG):** This field indicates the granularity and alignment requirement of the firmware image being updated by the Firmware Image Download command (refer to section 5.2.9). If the values specified in the NUMD field or the OFST field in the Firmware Image Download command do not conform to this granularity and alignment requirement, then the firmware update may abort with a status code of Invalid Field in Command. For the broadest interoperability with the host, it is recommended that the controller set this value to the lowest value possible. <br> The value is reported in 4 KiB units (e.g., 1h corresponds to 4 KiB, 2h corresponds to 8 KiB). A value of 0h indicates that no information on granularity is provided. A value of FFh indicates there is no restriction (i.e., any granularity and alignment in dwords is allowed). |
| 321:320 | M | M | O | **Keep Alive Support (KAS):** This field indicates the granularity of the KATO field in 100 millisecond units (refer to section 5.2.26.1.8). If this field is cleared to 0h, then the Keep Alive Timer feature is not supported. The Keep Alive Timer feature is used by the Keep Alive capability as described in section 3.9. |
| 323:322 | O | O | R | **Host Controlled Thermal Management Attributes (HCTMA):** This field indicates the attributes of the host controlled thermal management feature. Refer to section 8.1.18.5. <br> <table> <tr> <th>Bits</th> <th>Description</th> </tr> <tr> <td>15:1</td> <td>Reserved</td> </tr> <tr> <td rowspan="2">0</td> <td><b>Host Controlled Thermal Management Support (HCTMS):</b>If this bit is set to '1', then the controller supports host controlled thermal management. If this bit is cleared to '0', then the controller does not support host controlled thermal management. If this bit is set to '1', then the controller shall support the Set Features command and Get Features command with the Feature Identifier field set to 10h.</td> </tr> </table> |
| 325:324 | O | O | R | **Minimum Thermal Management Temperature (MNTMT):** This field indicates the minimum temperature, in Kelvins, that the host may request in the Thermal Management Temperature 1 field and Thermal Management Temperature 2 field of a Set Features command with the Feature Identifier field set to 10h. A value of 0h indicates that the controller does not report this field or the host controlled thermal management feature (refer to section 8.1.18.5) is not supported. |
| 327:326 | O | O | R | Maximum Thermal Management Temperature (MXTMT): This field indicates the maximum temperature, in Kelvins, that the host may request in the Thermal Management Temperature 1 field and Thermal Management Temperature 2 field of the Set Features command with the Feature Identifier set to 10h. A value of 0h indicates that the controller does not report this field or the host controlled thermal management feature is not supported. |
|---|---|---|---|---|
| 331:328 | O | O | R | Sanitize Capabilities (SANICAP): This field indicates attributes for sanitize operations. If the Sanitize command is supported, then this field shall be non-zero. If the Sanitize command is not supported, then this field shall be cleared to 0h. Refer to section 8.1.26. |
| | | | | <table><tr><th>Bits</th><th>Description</th></tr><tr><td rowspan="4">31:30</td><td><b>No-Deallocate Modifies Media After Sanitize (NODMMAS)</b>: This field indicates if media is additionally modified by the controller as part of sanitize processing that had been started by a Sanitize command with the No-Deallocate After Sanitize bit set to '1'.</td></tr><tr><th>Value</th><th>Definition</th></tr><tr><td>00b</td><td>Additional media modification as part of sanitize processing is not defined. Only controllers compliant with NVM Express Base Specification, Revision 1.3 and earlier, or controllers that do not support the Sanitize command are allowed to return this value.</td></tr><tr><td>01b</td><td>Media shall not be additionally modified by the controller as part of sanitize processing.</td></tr><tr><td>10b</td><td>Media shall be additionally modified by the controller as part of sanitize processing that had been started by a Sanitize command with the No-Deallocate After Sanitize bit set to '1'.</td></tr><tr><td>11b</td><td>Reserved</td></tr><tr><td rowspan="3">29</td><td><b>No-Deallocate Inhibited (NDI)</b>: If this bit is set to '1' and the No-Deallocate Response Mode bit (refer to Figure 427) is set to '1', then the controller deallocates all media allocated for user data before the Restricted Processing:Idle transition occurs or the Unrestricted Processing:Idle transition occurs (refer to section 8.1.26.4), even if the No-Deallocate After Sanitize bit is set to '1' in a Sanitize command.<br><br>If:<br><br>a) this bit is set to '1';<br><br>b) the No-Deallocate After Sanitize bit is set to '1' in a Sanitize command, and:<br><br>1) the No-Deallocate Response Mode bit is cleared to '0'; or<br><br>2) the Sanitize Config Feature (refer to section 5.2.26.1.15) is not supported,<br><br>then the controller aborts the Sanitize command with a status code of Invalid Field in Command.<br><br>If the No-Deallocate After Sanitize bit is cleared to '0' in a Sanitize command, then the value of this bit has no effect on the processing of that Sanitize command or on the sanitize operation that is started by that Sanitize command.<br><br>If this bit is cleared to '0', then the controller supports the No-Deallocate After Sanitize bit in a Sanitize command.</td></tr><tr><td>28:05</td><td>Reserved</td></tr></table> |
| | | | | |
|:---|:---|:---|:---|:---|
| | | | | **Namespace Verification Support (NVERS):** If this bit is set to '1', then the controller supports the Media Verification state and the Post-Verification Deallocation state for a sanitization target of a namespace. If this bit is cleared to '0', then the controller does not support the Media Verification state and does not support the Post-Verification Deallocation state for a sanitization target of a namespace. |
| | | | | **Verification Support (VERS):** If this bit is set to '1', then the controller supports the Media Verification state and the Post-Verification Deallocation state for a sanitization target of the NVM subsystem. If this bit is cleared to '0', then the controller does not support the Media Verification state and does not support the Post-Verification Deallocation state for a sanitization target of the NVM subsystem. |
| | | | | If the BES bit is cleared to '0' and the CES bit is cleared to '0', then this bit shall be cleared to '0'. |
| | | | | **Override Support (OWS):** If this bit is set to '1', then the controller supports the Overwrite sanitize operation. If this bit is cleared to '0', then the controller does not support the Overwrite sanitize operation. |
| | | | | **Block Erase Support (BES):** If this bit is set to '1', then the controller supports the Block Erase sanitize operation. If this bit is cleared to '0', then the controller does not support the Block Erase sanitize operation. |
| | | | | **Crypto Erase Support (CES):** If this bit is set to '1', then the controller supports the Crypto Erase sanitize operation. If this bit is cleared to '0', then the controller does not support the Crypto Erase sanitize operation. |
| 335:332 | O | O | R | **Host Memory Buffer Minimum Descriptor Entry Size (HMMINDS):** This field indicates the minimum usable size of a Host Memory Buffer Descriptor Entry in 4 KiB units. If this field is cleared to 0h, then the controller does not indicate any limitations on the Host Memory Buffer Descriptor Entry size. |
| 337:336 | O | O | R | **Host Memory Maximum Descriptors Entries (HMMAXD):** This field indicates the number of usable Host Memory Buffer Descriptor Entries. If this field is cleared to 0h, then the controller does not indicate a maximum number of Host Memory Buffer Descriptor Entries. |
| 339:338 | O | O | R | **NVM Set Identifier Maximum (NSETIDMAX):** This field indicates the maximum value of a valid NVM Set Identifier for any controller in the NVM subsystem. The number of NVM Sets supported by the NVM subsystem is less than or equal to NSETIDMAX. |
| 341:340 | O | O | R | **Endurance Group Identifier Maximum (ENDGIDMAX):** This field indicates the maximum value of a valid Endurance Group Identifier for any controller in the NVM subsystem. The number of Endurance Groups supported by the NVM subsystem is less than or equal to ENDGIDMAX. |
| 342 | O | O | R | **ANA Transition Time (ANATT):** This field indicates the maximum amount of time, in seconds, for a transition between ANA states or the maximum amount of time, in seconds, that the controller reports the ANA change state. If the controller supports Asymmetric Namespace Access Reporting (refer to the CMIC field in Figure 328), then this field shall be set to a non-zero value. If the controller does not support Asymmetric Namespace Access Reporting, then this field shall be cleared to 0h. Refer to section 8.1.2.4. |
| | | | |
| :--- | :--- | :--- | :--- |
| 343 | O | O | R |
| | | | <table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td>7</td><td>ANA Group ID Support (ANAGIDS): If this bit is set to '1', then the controller supports a non-zero value in the ANAGRPID field of the Namespace Management command. If this bit is cleared to '0', then the controller does not support a non-zero value in the ANAGRPID field of the Namespace Management command. If the Namespace Management command is not supported, then this bit shall be cleared to '0'.</td></tr><tr><td>6</td><td>ANA Group ID Locked When Attached Support (ANAGIDLWAS): If this bit is set to '1', then the ANAGRPID field in the Identify Namespace data structure (refer to the NVM Express NVM Command Set Specification) does not change while the namespace is attached to any controller. If this bit is cleared to '0', then the ANAGRPID field may change while the namespace is attached to any controller. Refer to section 8.1.1.2.</td></tr><tr><td>5</td><td>Reserved</td></tr><tr><td>4</td><td>Report ANA Change State (RANACS) : If this bit is set to '1', then the controller is able to report ANA Change state (refer to section 8.1.1.8). If this bit is cleared to '0', then the controller does not report ANA Change state.</td></tr><tr><td>3</td><td>Report ANA Persistent Loss State (RANAPLS): If this bit is set to '1', then the controller is able to report ANA Persistent Loss state (refer to section 8.1.1.7). If this bit is cleared to '0', then the controller does not report ANA Persistent Loss state.</td></tr><tr><td>2</td><td>Report ANA Inaccessible State (RANAIIS): If this bit is set to '1', then the controller is able to report ANA Inaccessible state (refer to section 8.1.1.6). If this bit is cleared to '0', then the controller does not report ANA Inaccessible state.</td></tr><tr><td>1</td><td>Report ANA Non-Optimized State (RANANOS): If this bit is set to '1', then the controller is able to report ANA Non-Optimized state (refer to section 8.1.1.5). If this bit is cleared to '0', then the controller does not report ANA Non-Optimized state.</td></tr><tr><td>0</td><td>Report ANA Optimized State (RANAOS): If this bit is set to '1', then the controller is able to report ANA Optimized state (refer to section 8.1.1.4). If this bit is cleared to '0', then the controller does not report ANA Optimized state.</td></tr></tbody></table> |
| 347:344 | O | O | R |
| | | | ANA Group Identifier Maximum (ANAGRPMAX): This field indicates the maximum value of a valid ANA Group Identifier for any controller in the NVM subsystem. If the controller supports Asymmetric Namespace Access Reporting (refer to the CMIC field in Figure 328), then this field shall be set to a non-zero value. If the controller does not support Asymmetric Namespace Access Reporting, then this field shall be cleared to 0h. |
| 351:348 | O | O | R |
| | | | Number of ANA Group Identifiers (NANAGRPID): This field indicates the number of ANA groups supported by the controller. If the controller supports Asymmetric Namespace Access Reporting (refer to the CMIC field in Figure 328), then this field shall be set to a non-zero value that is less than or equal to the ANAGRPMAX value. If the controller does not support Asymmetric Namespace Access Reporting, then this field shall be cleared to 0h. |
| 355:352 | O | O | R |
| | | | Persistent Event Log Size (PELS): This field indicates the maximum reportable size for the Persistent Event Log (Refer to section 5.2.12.1.14) in 64 KiB units. If the Persistent Event Log is not supported, then this field is reserved. |
| 357:356 | O | O | O |
| | | | Domain Identifier (DID): This field indicates the identifier of the domain (refer to section 3.2.5.4) that contains this controller. If the MDS bit is set to '1', then this field shall be set to a non-zero value. If the NVM subsystem does not support multiple domains (i.e., the NVM subsystem consists of a single domain), then this field shall be cleared to 0h. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 358 | O | P | P | **Key Per I/O Capabilities (KPIOC):** This field indicates the attributes for the Key Per I/O capability (refer to section 8.1.14).<br><table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:2</td><td>Reserved</td></tr><tr><td>1</td><td><b>Key Per I/O Scope (KPIOSC):</b> If this bit is set to '1', then the Key Per I/O capability applies to all namespaces in the NVM subsystem when the Key Per I/O capability is enabled. If this bit is cleared to '0', then the Key Per I/O capability does not apply to all namespaces in the NVM subsystem and is allowed to be independently enabled and disabled uniquely on each namespace within the NVM subsystem. If the KPIOC bit is cleared to '0', then this bit should be ignored by the host.</td></tr><tr><td>0</td><td><b>Key Per I/O Supported (KPIOS):</b> If this bit is set to '1', then the controller supports the Key Per I/O capability. If this bit is cleared to '0', then the controller does not support the Key Per I/O capability.</td></tr></table> |
| 359 | | | | Reserved |
| 361:360 | O | O | R | **Maximum Processing Time for Firmware Activation Without Reset (MPTFAWR):** This field indicates firmware activation time. This field shall indicate the estimated maximum time, in 100 ms units required by the controller to process a Firmware Commit command that specifies a value of 011b in the Commit Action field (i.e., firmware activation without reset).<br>This field applies to Firmware Commit commands received on an NVM Express controller Admin Submission Queue or received out-of-band on a Management Endpoint (refer to the NVM Express Management Interface Specification).<br>If firmware activation without reset is not supported, then this field shall be cleared to 0h. A value of 0h indicates that no time is indicated. This field shall not be cleared to 0h on implementations that support firmware activation without reset and are compliant with revision 2.1 or later of this specification. |
| 367:362 | | | | Reserved |
| 383:368 | O | R | R | **Max Endurance Group Capacity (MEGCAP):** This field indicates the maximum capacity of a single Endurance Group. If this field is cleared to 0h, then the NVM subsystem does not report a maximum Endurance Group Capacity value. |
| 384 | O | O | O | **Temperature Threshold Hysteresis Attributes (TMPTHHA):** This field indicates attributes related to temperature threshold hysteresis. Refer to section 5.2.26.1.3.1.<br><table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:3</td><td>Reserved</td></tr><tr><td>2:0</td><td><b>Temperature Threshold Maximum Hysteresis (TMPTHMH):</b> This field indicates the maximum temperature hysteresis value in Kelvins that is supported by the controller. This is the absolute value of the difference.<br>If the controller does not support this attribute, this field shall be cleared to 000b.</td></tr></table> |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 385 | O | O | R | **Maximum Unlimited Power Attributes (MUPA):** This field indicates attributes of the Maximum Unlimited Power field.<br><br><table><tbody><tr><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>7:2</td><td>Reserved</td></tr><tr><td rowspan="5">1:0</td><td><b>Maximum Unlimited Power Scale (MUPS):</b> This field indicates the scale for the Maximum Unlimited Power field.</td></tr><tr><td><table><tbody><tr><td><b>Value</b></td><td><b>Definition</b></td></tr><tr><td>00b</td><td>Reserved</td></tr><tr><td>01b</td><td>0.0001 W</td></tr><tr><td>10b</td><td>0.01 W</td></tr><tr><td>11b</td><td>Reserved</td></tr></tbody></table></td></tr><tr><td></td></tr><tr><td></td></tr><tr><td>If the Power Limit feature is not supported (i.e., the PLS bit in the CTRATT field is cleared to '0'), then the host should ignore this field.</td></tr></tbody></table> |
| 387:386 | M | M | M | **Command Quiesce Time (CQT):** This field indicates the expected worst-case time in 1 millisecond units for the controller to quiesce all outstanding commands (i.e., the controller shall satisfy all Immediate Abort requirements for those commands (refer to section 5.2.1.1)) after a Keep Alive Timeout (refer to section 3.9) or other communication loss (refer to section 9.6). If this field is cleared to 0h, then a command quiesce time is not reported. If the controller does not require any time to quiesce, the controller should set this field to 1h (i.e., 1 millisecond). |
| 389:388 | O | O | O | **Configurable Device Personality Attributes (CDPA):** This field indicates the Configurable Device Personality feature attributes the controller supports (refer to section 5.2.26.1.24). If the Configurable Device Personality feature is not supported (refer to section 8.1.6), then this field should be ignored by the host.<br><br><table><tbody><tr><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>15:8</td><td>Reserved</td></tr><tr><td rowspan="4">7:0</td><td><b>CDP Authentication Algorithm (CDPALG):</b> This field indicates the keyed-hash authentication algorithms supported by the controller for use by the Configurable Device Personality capability.</td></tr><tr><td><table><tbody><tr><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>7:1</td><td>Reserved</td></tr><tr><td>0</td><td><b>HMACK-SHA-384 (HS3):</b> If HMAC-SHA-384 is supported (refer to RFC 6234), then this bit shall be set to '1'; otherwise, this bit shall be cleared to '0'.</td></tr></tbody></table></td></tr><tr><td></td></tr><tr><td></td></tr></tbody></table> |
| 391:390 | | | | **Maximum Unlimited Power (MUP):** This field specifies the maximum power for power state 0 that results from removal of a power limit (i.e., the maximum power is not limited).<br><br>If the Power Limit feature is not supported (i.e., the PLS bit in the CTRATT field is cleared to '0'), then the controller shall clear this field to 0h.<br><br>If the Power Limit feature is supported (i.e., the PLS bit in the CTRATT field is set to '1'), then the value in this field combined with the value of the MUPS field shall be equal to the value of the Maximum Power (MP) field of the PSD0 field in the Identify Controller data structure while the current value of the PLV attribute of that feature is cleared to 0h (refer to section 5.2.26.1.25). If the Power Limit feature is supported and the current value of the PLV attribute is not cleared to 0h, then the value of this field combined with the value of the MUPS field shall indicate the value of the MP field that results from clearing the current value of the PLV attribute to 0h. Refer to section 8.1.18.6. |
| | | | | | |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 393:392 | O | O | P | | **Interval Power Measurement Sample Rate (IPMSR):** This field indicates the maximum interval between power measurement samples used to collect interval power measurements (refer to section 8.1.19). The time in seconds is equal to the value in the Sample Rate Value field multiplied by the scale indicated in the Sample Rate Scale field. A value of 0h indicates an interval power measurement sample rate is not reported.<br><br>If a non-zero value is reported in this field, then:<br><ul><li>the value indicated in this field shall be less than or equal to 1 second; and</li><li>it is recommended that implementations indicate a value of 2 milliseconds or less (i.e., 2 milliseconds or faster rate) in this field.</li></ul> |
| | | | | | <table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td rowspan="8">15:8</td><td><b>Sample Rate Scale (SRS):</b>This field contains the scale for the Interval Power Measurement Sample Rate field.</td></tr><tr><td><table><tbody><tr><th>Value</th><th>Definition</th></tr><tr><td>0h</td><td>Not reported</td></tr><tr><td>1h</td><td>1 microsecond</td></tr><tr><td>2h</td><td>10 microseconds</td></tr><tr><td>3h</td><td>100 microseconds</td></tr><tr><td>4h</td><td>1 millisecond</td></tr><tr><td>5h</td><td>10 milliseconds</td></tr><tr><td>All others</td><td>Reserved</td></tr></tbody></table></td></tr><tr><td><b>Sample Rate Value (SRV):</b>This field contains the value for the Interval Power Measurement Sample Rate field.</td></tr><tr><td>7:0</td><td>If the Sample Rate Scale field is cleared to 0h, then this field shall be cleared to 0h.</td></tr></tbody></table> |
| 395:394 | O | O | P | | **Maximum Stop Measurement Time (MSMT):** This field indicates the maximum stop measurement time allowed to be specified in the SMT field for a Set Features command specifying the Power Measurement feature (refer to section 5.2.26.1.27). A value of 0h indicates that a maximum stop measurement time is not reported. |
| 511:396 | | | | | Reserved |
| | | | | | **NVM Command Set Attributes** |
| | | | | | **Submission Queue Entry Size (SQES):** This field defines the required and maximum I/O Submission Queue entry size. |
| | | | | | <table><tbody><tr><th>Bits</th><th>Description</th></tr><tr><td rowspan="2">7:4</td><td><b>Maximum I/O Submission Queue Entry Size (MAXSQES):</b>This field identifies the maximum I/O Submission Queue entry size when using the NVM Command Set. This value is greater than or equal to the required SQ entry size (i.e., the MINSQES field). The value is in bytes and is reported as a power of two (2^n). The recommended value is 6, corresponding to a standard SQ entry size of 64 bytes. Controllers that implement proprietary extensions may support a larger value.</td></tr><tr><td><b>Minimum I/O Submission Queue Entry Size (MINSQES):</b>This field identifies the required (i.e., minimum) I/O Submission Queue entry size. This is the minimum entry size that may be used. The value is in bytes and is reported as a power of two (2^n). The required value shall be 6, corresponding to 64.</td></tr></tbody></table> |
| | | | | |
|---|---|---|---|---|
| 513 | M | M | R | **Completion Queue Entry Size (CQES):** This field defines the required and maximum I/O Completion Queue entry size.<br><br><table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:4</td><td><b>Maximum I/O Completion Queue Entry Size (MAXCQES):</b> This field identifies the maximum I/O Completion Queue entry size. This value is greater than or equal to the required CQ entry size (i.e., the MINCQES field). The value is in bytes and is reported as a power of two (2^n). The recommended value is 4, corresponding to a standard CQ entry size of 16 bytes. Controllers that implement proprietary extensions may support a larger value.</td></tr><tr><td>3:0</td><td><b>Minimum I/O Completion Queue Entry Size (MINCQES):</b> This field identifies the required (i.e., minimum) I/O Completion Queue entry size. This is the minimum entry size that may be used. The value is in bytes and is reported as a power of two (2^n). The required value shall be 4, corresponding to 16.</td></tr></table> |
| 515:514 | M | M | M | **Maximum Outstanding Commands (MAXCMD):** This field indicates the maximum number of commands that the controller processes at one time for a particular queue (which may be larger than the size of the corresponding Submission Queue). The host may use this value to size Completion Queues and optimize the number of commands submitted at one time to a particular I/O Queue. This field is mandatory for NVMe over Fabrics implementations and optional for NVMe over PCIe implementations. If the field is not used, it shall be cleared to 0h. |
| 519:516 | M | M | R | **Number of Namespaces (NN):** This field indicates the maximum value of a valid NSID for the NVM subsystem. Refer to the M NAN field for the number of supported namespaces in the NVM subsystem. |
| Bits | Description |
|:---|:---|
| 15:13 | Reserved |
| 12 | **Namespace Zeroes Support (NSZS):** If this bit is set to '1', then the controller supports the Namespace Zeroes (NSZ) bit in the NVM Command Set Write Zeroes command. If this bit is cleared to '0', then the controller does not support the Namespace Zeroes (NSZ) bit in the Write Zeroes command. If the Write Zeroes command is not supported, then this bit shall be cleared to '0' |
| 11 | **Maximum Write Zeroes with Deallocate (MAXWZD):** If this bit is set to '1', then the maximum data size for the NVM Command Set Write Zeroes command depends on the value of the Deallocate bit in the Write Zeroes command and the value in the WZDSL field in the I/O Command Set specific Identify Controller data structure for the NVM Command Set (refer to the I/O Command Set specific Identify Controller Data Structure (CNS 06h, CSI 00h) section in the NVM Express NVM Command Set Specification). If this bit is cleared to '0', then this bit has no effect. If the Write Zeroes command is not supported or the WZSL field in that data structure is cleared to 0h, then this bit shall be cleared to '0'. |
| 10 | **NVM All Fast Copy (NVM AFC):** If this bit is set to '1', then within this NVM subsystem, all copy operations performed by the controller are fast copy operations (refer to the Fast copy operations section of the NVM Express NVM Command Set Specification). <br> If this bit is cleared to '0', then within this NVM subsystem, some copy operations performed by the controller may not be fast copy operations. |
| 9 | **NVM Copy Single Atomcity (NVMCSA):** If this bit is set to '1', then the write portion of any NVM Command Set Copy command is performed as a single write command to which the atomicity requirements described in the Atomic operation section of the NVM Express NVM Command Set Specification apply. If this bit is cleared to '0', then the atomicity behavior of the write portion of Copy commands is specified by the Copy atomicity section of the NVM Express NVM Command Set Specification. <br> This bit should be set to '1' if the controller supports the NVM Command Set Copy command. The Copy atomicity section of the NVM Express NVM Command Set Specification specifies additional conditions under which this bit shall be set to '1'. <br> This bit is ignored by the host if the controller does not support the NVM Command Set Copy command. |
| 8 | **Copy Support (NVMCPYS):** If this bit is set to '1', then the controller supports the NVM Command Set Copy command. If this bit is cleared to '0', then the controller does not support the NVM Command Set Copy command. |
| 7 | **Verify Support (NVMVFYS):** If this bit is set to '1', then the controller supports the NVM Command Set Verify command and the Verify Size Limit (VSL) field indicates the recommended maximum data size for Verify commands. If this bit is cleared to '0', then controller support of the NVM Command Set Verify command is indicated by a non-zero data size limit in the VSL field. |
| 6 | **Timestamp Support (TSS):** If this bit is set to '1', then the controller supports the Timestamp feature. If this bit is cleared to '0', then the controller does not support the Timestamp feature. Refer to section 5.2.26.1.7. |
| | | | | | |
| :--- | :--- | :--- | :--- | :--- | :--- |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| |
| Bits | Description |
|---|---|
| 7:4 | Reserved |
| 3 | **Format NVM Broadcast Support (FNVMB$S$)**: This bit indicates whether the Format NVM command supports an NSID value set to FFFFFFFFh. If this bit is set to '1', then the Format NVM command does not support an NSID value set to FFFFFFFFh. If this bit is cleared to '0', then the Format NVM command supports an NSID value set to FFFFFFFFh. |
| 2 | **Cryptographic Erase Supported (CRYES)**: This bit indicates whether cryptographic erase is supported as part of the secure erase functionality. If this bit is set to '1', then cryptographic erase is supported. If this bit is cleared to '0', then cryptographic erase is not supported. |
| 1 | **Secure Erase Namespace Scope (SENS)**: This bit indicates whether secure erase functionality applies to all namespaces in the NVM subsystem or is specific to a particular namespace. If this bit is set to '1', then any secure erase performed as part of a format operation results in a secure erase of all namespaces in the NVM subsystem. If this bit is cleared to '0', then any secure erase performed as part of a format operation results in a secure erase of the particular specified namespace. If the FNVMB$S$ bit is set to '1', then this bit shall be cleared to '0'. |
| 0 | **Format Namespace Scope (FNS)**: This bit indicates whether the format operation (excluding secure erase) applies to all namespaces in the NVM subsystem or is specific to a particular namespace. If this bit is set to '1', then all namespaces in the NVM subsystem shall be configured with the same attributes and a format (excluding secure erase) of any namespace results in a format of all namespaces in the NVM subsystem. If this bit is cleared to '0', then the controller supports format on a per namespace basis. If the FNVMB$S$ bit is set to '1', then this bit shall be cleared to '0'. |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 525 | M | M | R | Volatile Write Cache (VWC): This field indicates attributes related to the presence of a volatile write cache in the controller.<br><table><tbody><tr><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>07:03</td><td>Reserved</td></tr><tr><td rowspan="4">02:01</td><td><b>Flush Behavior (FB)</b>: This field indicates Flush command behavior (refer to section 7.2) if the NSID value is set to FFFFFFFFh as follows:</td></tr><tr><td><table><tbody><tr><td><b>Value</b></td><td><b>Definition</b></td></tr><tr><td>00b</td><td>Support for the NSID field set to FFFFFFFFh is not indicated. Only controllers compliant with NVM Express Base Specification revision 1.3 and earlier shall be allowed to return this value.</td></tr><tr><td>01b</td><td>Reserved</td></tr><tr><td>10b</td><td>The Flush command does not support the NSID field set to FFFFFFFFh. The controller shall abort a Flush command that specifies the NSID set to FFFFFFFFh with a status code of Invalid Namespace or Format.</td></tr><tr><td>11b</td><td>The Flush command supports the NSID field set to FFFFFFFFh.</td></tr></tbody></table></td></tr><tr><td><b>Volatile Write Cache Present (VWCP)</b>: If this bit is set to '1', then a volatile write cache is present in the controller. If this bit is cleared to '0', then a volatile write cache is not present in the controller.</td></tr><tr><td>00<br>If a volatile write cache is present, then the host controls whether the volatile write cache is enabled with a Set Features command specifying the Volatile Write Cache feature identifier (refer to section 5.2.26.1.4). The Flush command (refer to section 7.2) is used to request that the contents of a volatile write cache be made non-volatile.</td></tr></tbody></table> |
| 527:526 | M | R | R | Atomic Write Unit Normal (AWUN): This field is specific to namespaces that are associated with command sets that specify logical blocks (i.e., Command Set Identifier 0h or 2h), and shall be cleared to 0h for namespaces that are not associated with command sets that specify logical blocks. Refer to the applicable NVM Express I/O Command Set specification (e.g., the Atomic Operation section of the NVM Express NVM Command Set Specification). |
| 529:528 | M | M | R | Atomic Write Unit Power Fail (AWUPF): This field is specific to namespaces that are associated with command sets that specify logical blocks (i.e., Command Set Identifier 0h or 2h), and shall be cleared to 0h for namespaces that are not associated with command sets that specify logical blocks. Refer to the applicable NVM Express I/O Command Set specification (e.g., the Atomic Operation section of the NVM Express NVM Command Set Specification). |
| 530 | M | M | R | I/O Command Set Vendor Specific Command Configuration (ICSVSCC): This field indicates the configuration settings for vendor specific I/O command handling. Refer to section 8.1.28.<br><table><tbody><tr><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>7:1</td><td>Reserved</td></tr><tr><td>0</td><td><b>Same NVM Vendor Specific Command Format (SNVSCF)</b>: If this bit is set to '1', then all vendor specific I/O commands use the format defined in Figure 93. If this bit is cleared to '0', then the format of all vendor specific I/O commands is vendor specific.</td></tr></tbody></table> |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 531 | M | M | R | **Namespace Write Protection Capabilities (NWPC):** This field indicates the optional namespace write protection capabilities supported by the controller. Refer to section 8.1.17.<br><table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:3</td><td>Reserved</td></tr><tr><td>2</td><td><b>Permanent Write Protect Support (PWPS):</b>If this bit is set to '1', then the controller supports the Permanent Write Protect state. If this bit is cleared to '0', then the controller does not support the Permanent Write Protect state. If this bit is set to '1', then the controller shall support the Write Protection Control field (refer to section 8.1.17.1).<br>If the NWPWPS bit is cleared to '0', then this bit shall be cleared to '0'.</td></tr><tr><td>1</td><td><b>Write Protect Until Power Cycle Support (WPUPCS):</b>If this bit is set to '1', then the controller supports the Write Protect Until Power Cycle state. If this bit is cleared to '0', then the controller does not support Write Protect Until Power Cycle state. If this bit is set to '1', then the controller shall support the Write Protection Control field (refer to section 8.1.17.1).<br>If the NWPWPS bit is cleared to '0', then this bit shall be cleared to '0'.</td></tr><tr><td>0</td><td><b>No Write Protect and Write Protect Support (NWPWPS) :</b>If this bit is set to '1', then the controller shall support the No Write Protect and Write Protect namespace write protection states and may support the Write Protect Until Power Cycle state and Permanent Write Protect namespace write protection states (refer to section 8.1.17). If this bit is cleared to '0', then the controller does not support Namespace Write Protection.</td></tr></table> |
| 533:532 | O | R | R | **Atomic Compare & Write Unit (ACWU):** This field is specific to namespaces that are associated with command sets that specify logical blocks (i.e., Command Set Identifier 0h or 2h), and shall be cleared to 0h for namespaces that are not associated with command sets that specify logical blocks. Refer to the applicable NVM Express I/O Command Set specification (e.g., the Atomic Operation section of the NVM Express NVM Command Set Specification). |
| 535:534 | M | R | R | **Copy Descriptor Formats Supported (CDFS):**<br><table><tr><th>Bits</th><th>Description</th></tr><tr><td>15:5</td><td>Reserved</td></tr><tr><td>4</td><td><b>Copy Descriptor Format 4 Support (CDF4S):</b>If this bit is set to '1', then the controller supports Copy Descriptor Format 4h. If this bit is cleared to '0', then the controller does not support Copy Descriptor Format 4h.</td></tr><tr><td>3</td><td><b>Copy Descriptor Format 3 Support (CDF3S):</b>If this bit is set to '1', then the controller supports Copy Descriptor Format 3h. If this bit is cleared to '0', then the controller does not support Copy Descriptor Format 3h.</td></tr><tr><td>2</td><td><b>Copy Descriptor Format 2 Support (CDF2S):</b>If this bit is set to '1', then the controller supports Copy Descriptor Format 2h. If this bit is cleared to '0', then the controller does not support Copy Descriptor Format 2h.</td></tr><tr><td>1</td><td><b>Copy Descriptor Format 1 Support (CDF1S):</b>If this bit is set to '1', then the controller supports Copy Descriptor Format 1h. If this bit is cleared to '0', then the controller does not support Copy Descriptor Format 1h.</td></tr><tr><td>0</td><td><b>Copy Descriptor Format 0 Support (CDF0S):</b>If this bit is set to '1', then the controller supports Copy Descriptor Format 0h. If this bit is cleared to '0', then the controller does not support Copy Descriptor Format 0h.</td></tr></table> |
| Bits | Description |
|:---|:---|
| 31:22 | Reserved |
| 21 | **Transport SGL Data Block Descriptor Support (TSDBDS):** If this bit is set to '1', then the controller supports the Transport SGL Data Block descriptor. If this bit is cleared to '0', then the controller does not support the Transport SGL Data Block descriptor. |
| 20 | **SGL Address Offset Supported (SAOS):** If this bit is set to '1', then the controller supports the Address field in SGL Data Block, SGL Segment, and SGL Last Segment descriptor types specifying an offset. If this bit is cleared to '0', then the Address field specifying an offset is not supported. |
| 19 | **MPTR SGL Descriptor Support (MSDS):** If this bit is set to '1', then use of a Metadata Pointer (MPTR) that contains an address of an SGL segment containing exactly one SGL Descriptor that is qword aligned is supported. If this bit is cleared to '0', then use of a MPTR containing an SGL Descriptor is not supported. |
| 18 | **Length Larger than Data Transfer Support (LLDTS):** This bit indicates the SGL length supported by the controller. If this bit is set to '1', then the SGL length in a command is permitted to be larger than the requested data transfer length (refer to section 4.3.2).<br><br>If this bit is cleared to '0', then the SGL length shall be equal to the requested data transfer length. If the controller detects that the SGL length is larger than the requested data transfer length, then:<br><br>‚Ä¢ the controller should not abort the command for this reason;<br>and<br>‚Ä¢ if the controller does abort the command for this reason, the controller should abort the command with the status specified in section 4.3.2. |
| 17 | **Metadata Buffer Alignment (MBA):** This bit indicates metadata buffer alignment requirements when CDW0.PSDT is set to 01b (refer to Figure 91). If set to '1', then use of a byte aligned contiguous physical buffer of metadata (the Metadata Pointer field in Figure 92) is supported. If cleared to '0', then use of a byte aligned contiguous physical buffer of metadata is not supported. |
| 16 | **SGL Bit Bucket Descriptor Supported (SBBDS):** If this bit is set to '1', then the SGL Bit Bucket descriptor is supported. If this bit is cleared to '0', then the SGL Bit Bucket descriptor is not supported. |
| 15:08 | **SGL Descriptor Threshold (SDT):** This field indicates the recommended maximum number of SGL descriptors in a command (refer to section 4.3.2). If this field is cleared to 0h, then no recommended maximum number of SGL descriptors is reported. |
| 07:03 | Reserved |
| 02 | **Keyed SGL Data Block Descriptor Support (KSDDBDS):** If this bit is set to '1', then the controller supports the Keyed SGL Data Block descriptor. If this bit is cleared to '0', then the controller does not support the Keyed SGL Data Block descriptor. |
| 01:00 | **SGL Support (SGLS):** This field is used to determine the SGL support. Valid values are shown in the table below.<br><br> |Value|Definition|<br> |---|---|<br> |00b|SGLs are not supported.|<br> |01b|SGLs are supported. There is no alignment nor granularity requirement for Data Blocks.|<br> |10b|SGLs are supported. There is a dword alignment and granularity requirement for Data Blocks (refer to section 4.3.2).|<br> |11b|Reserved|
| 543:540 | O | O | R | Maximum Number of Allowed Namespaces (MNAN): This field indicates the maximum number of namespaces supported by the NVM subsystem. If this field is cleared to 0h, then the maximum number of namespaces supported by the NVM subsystem is less than or equal to the value in the NN field. If the controller supports Asymmetric Namespace Access Reporting, then this field shall be set to a non-zero value that is less than or equal to the NN value. |
|---|---|---|---|---|
| 559:544 | O | R | R | Maximum Domain Namespace Attachments (MAXDNA): Indicates the maximum of the sum of the number of namespaces attached to each I/O controller in the Domain. If this field is cleared to 0h, then no maximum is specified.<br>The value of this field shall be the same value for all I/O controllers in the Domain. |
| 563:560 | O | R | R | Maximum I/O Controller Namespace Attachments (MAXCNA): Indicates the maximum number of namespaces that are allowed to be attached to this I/O controller. If this field is cleared to 0h, then no maximum is specified.<br>The value of this field shall be less than or equal to the number of namespaces supported by the NVM subsystem (refer to the MNAN field). |
| 567:564 | O | R | R | Optimal Aggregated Queue Depth (OAQD): Indicates the recommended maximum total number of outstanding I/O commands across all I/O queues on the controller for optimal operation. The host may use this value to limit the number of commands outstanding at one time across all I/O queues on the controller.<br>If this field is cleared to 0h, then the Optimal Aggregated Queue Depth is not reported. |
| 568 | O | R | R | Recommended Host-Initiated Refresh Interval (RHIRI): If the Host-Initiated Refresh capability is supported (i.e., the HIRS bit in the DSTO field is set to '1'), then this field indicates the recommended time interval in days from last power down to the time at which the host should initiate the Host-Initiated Refresh operation.<br>If this field is cleared to 0h, then this field is not reported.<br>If the HIRS bit in the DSTO field is cleared to '0', then This field shall be cleared to 0h. |
| 569 | O | R | R | Host-Initiated Refresh Time (HIRT): If the Host-Initiated Refresh capability is supported (i.e., the HIRS bit in the DSTO field is set to '1'), then this field indicates the nominal amount of time in minutes that the controller takes to complete the Host-Initiated Refresh operation.<br>If this field is cleared to 0h, then this field is not reported.<br>If the HIRS bit in the DSTO field is cleared to '0', then This field shall be cleared to 0h. |
| 571:570 | O | O | P | Controller Maximum Memory Range Tracking Descriptors (CMMRTD): This field indicates the maximum number of Memory Range Tracking Descriptors (refer to Figure 498) the controller supports (refer to section 5.2.28.1.2).<br>If the THMCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
| 573:572 | O | O | P | NVM Subsystem Maximum Memory Range Tracking Descriptors (NMMRTD): This field indicates the maximum number of Memory Range Tracking Descriptors (refer to Figure 498) the NVM subsystem supports (refer to section 5.2.28.1.2).<br>If the THMCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
| 574 | O | O | P | Minimum Memory Range Tracking Granularity (MINMRTG): This field indicates the minimum value supported in the Requested Memory Range Tracking Granularity (RMRTG) field (refer to Figure 498) of the Track Memory Ranges data structure.<br>If the THMCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
| 575 | O | O | P | Maximum Memory Range Tracking Granularity (MAXMRTG): This field indicates the maximum value supported in the Requested Memory Range Tracking Granularity (RMRTG) field (refer to Figure 498) of the Track Memory Range data structure. If the THMCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
|---|---|---|---|---|
| 576 | O | O | P | Tracking Attributes (TRATTR): This field indicates supported attributes for the Track Send command and Track Receive command. <br> <table> <tr> <th>Bits</th> <th>Description</th> </tr> <tr> <td>7:3</td> <td>Reserved</td> </tr> <tr> <td>2</td> <td><b>Memory Range Tracking Length Limit (MRTLL)</b>: If this bit is set to '1', then the controller only supports the length as specified by the Requested Memory Range Tracking Granularity field and the Length field in a Track Memory Changes data structure (refer to Figure 498) indicating a value that is a power of 2. If this bit is cleared to '0', then the length indicated by the Requested Memory Range Tracking Granularity field and the Length field in a Track Memory Changes data structure is not required to be a value that is a power of 2.</td> </tr> <tr> <td>1</td> <td><b>Track User Data Changes Support (TUDCS)</b>: If this bit is set to '1', then the controller supports tracking user data changes as defined by section 5.2.27.1.1. If this bit is cleared to '0', then the controller does not support tracking user data changes as defined by section 5.2.27.1.1.</td> </tr> <tr> <td>0</td> <td><b>Track Host Memory Changes Support (THMCS)</b>: If this bit is set to '1', then the controller supports tracked memory changes as defined by section 5.2.27.1.1 and section 5.2.28.1.2. If this bit is cleared to '0', then the controller does not support the tracked memory changes as defined by section 5.2.27.1.1 and section 5.2.28.1.2.</td> </tr> </table> |
| 577 | | | | Reserved |
| 579:578 | O | O | P | <b>Maximum Controller User Data Migration Queues (MCUDMQ)</b>: This field indicates the maximum number of User Data Migration Queues supported by the controller (i.e., allowed to be created in this controller). <br> If the TUDCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
| 581:580 | O | O | P | <b>Maximum NVM Subsystem User Data Migration Queues (MNSUDMQ)</b>: This field indicates the maximum number of User Data Migration Queues supported by the NVM subsystem (i.e., allowed to be created in this NVM subsystem). <br> If the TUDCS bit is cleared to '0', then this field shall be cleared to 0h and the host should ignore this field. |
| 583:582 | O | O | P | <b>Maximum CDQ Memory Ranges (MCMR)</b>: This field indicates the maximum number of memory ranges allowed to be specified by the PRP1 field of a Controller Data Queue command. A value of 0h indicates that a maximum is not reported. |
| 585:584 | O | O | P | <b>NVM Subsystem Maximum CDQ Memory Ranges (NMCMR)</b>: This field indicates the maximum number of memory ranges for all Controller Data Queues in the NVM subsystem. A value of 0h indicates that a maximum is not reported. <br> The value of this field shall be greater than or equal to the value of the MCMR field. |
| 587:586 | O | O | P | <b>Maximum Controller Data Queue PRP Count (MCDQPC)</b>: This field indicates the maximum number of PRPs allowed to be specified in the PRP list in the Controller Data Queue command. A value of 0h indicates that a maximum is not reported. |
| 767:588 | | | | Reserved |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 1023:768 | M | M | R | NVM Subsystem NVMe Qualified Name (SUBNQN): This field specifies the NVM Subsystem NVMe Qualified Name as a UTF-8 null-terminated string. Refer to section 4.7 for the definition of NVMe Qualified Name.<br>Support for this field is mandatory if the controller supports revision 1.2.1 or later as indicated in the Version property (refer to section 3.1.4.2).<br>For a Discovery controller, if the Discovery subsystem containing the Discovery controller has a unique Discovery Service NQN, then this field shall be set to that unique Discovery Service NQN. If the Discovery subsystem containing the Discovery controller does not have a unique Discovery Service NQN, then this field shall be set to the well-known Discovery Service NQN (i.e., nqn.2014-08.org.nvmexpress.discovery). |
| 1791:1024 | | | | Reserved |
| | | | | **Fabric Specific** |
| 1795:1792 | M¬≤ | R | R | I/O Queue Command Capsule Supported Size (IOCCSZ): This field defines the maximum I/O command capsule size in 16 byte units. The minimum value that shall be indicated is 4 corresponding to 64 bytes. |
| 1799:1796 | M¬≤ | R | R | I/O Queue Response Capsule Supported Size (IORCSZ): This field defines the maximum I/O response capsule size in 16 byte units. The minimum value that shall be indicated is 1 corresponding to 16 bytes. |
| 1801:1800 | M¬≤ | R | R | In Capsule Data Offset (ICDOFF): This field defines the offset where data starts within a capsule. This value is applicable to I/O Queues only (the Admin Queue shall use a value of 0h).<br>The value is specified in 16 byte units. The offset is from the end of the submission queue entry within the command capsule (starting at 64 bytes in the command capsule). The minimum value is 0 and the maximum value is FFFh. |
| 1802 | M¬≤ | M¬≤ | R | **Fabrics Controller Attributes (FCATT):** This field indicates attributes of the controller that are specific to NVMe over Fabrics.<br> | | | |
| | | | | <table><tr><th>Bits</th><th>Description</th></tr><tr><td>7:2</td><td>Reserved</td></tr><tr><td>1</td><td><b>Non-Zero NVM Set ID Support (NZNBSETIDS):</b>If this bit is cleared to '0', then the NVM controller does not support a non-zero value in the NVMSETID field in the Connect command (refer to section 6.3). If this bit is set to '1', then the NVM controller does support a non-zero value in the NVMSETID field in the Connect command.</td></tr><tr><td>0</td><td><b>Dynamic Controller Model Support (DCMS):</b>If this bit is cleared to '0', then the NVM subsystem uses a dynamic controller model. If this bit is set to '1', then the NVM subsystem uses a static controller model.</td></tr></table> |
| 1803 | M¬≤ | M¬≤ | R | Maximum SGL Data Block Descriptors (MSDBD): This field indicates the maximum number of SGL Data Block or Keyed SGL Data Block descriptors that a host is allowed to place in a capsule. A value of 0h indicates no limit. |
| 1805:1804 | M¬≤ | M¬≤ | R | Optional Fabrics Commands Support (OFCS): Indicate whether the controller supports optional Fabrics commands.<br> | | | |
| | | | | <table><tr><th>Bits</th><th>Description</th></tr><tr><td>15:1</td><td>Reserved</td></tr><tr><td>0</td><td><b>Disconnect Command Support (DCS):</b>If this bit is cleared to '0', then the controller does not support the Disconnect command. If this bit is set to '1', then the controller supports the Disconnect command and deletion of individual I/O Queues.</td></tr></table> |
| | | | | |
| :--- | :--- | :--- | :--- | :--- |
| 1806 | R | R | O | **Discovery Controller Type (DCTYPE):** This field indicates what type of Discovery controller the controller is.<br><table><tr><th>Value</th><th>Definition</th></tr><tr><td>0h</td><td>Discovery controller type is not reported</td></tr><tr><td>1h</td><td>DDC</td></tr><tr><td>2h</td><td>CDC</td></tr><tr><td>3h to FFh</td><td>Reserved</td></tr></table> |
| 1807 | M¬≤ | M¬≤ | M¬≤ | **Cross-Controller Reset Limit (CCRL):** This field indicates the limit on the number of simultaneous in-progress Cross-Controller Reset operations this controller is able to cause to be initiated (refer to section 8.3.3) that are supported. It is recommended that implementations supporting Cross-Controller Reset operations set this field to a value no less than 4h.<br>If this controller does not support causing Cross-Controller Reset operations to be initiated, then this field shall be cleared to 0h. |
| 2047:1808 | | | | Reserved |
| | | | | **Power State Descriptors** |
| 2079:2048 | M | M | R | **Power State 0 Descriptor (PSD0):** This field indicates the characteristics of power state 0. The format of this field is defined in Figure 329. |
| 2111:2080 | O | O | R | **Power State 1 Descriptor (PSD1):** This field indicates the characteristics of power state 1. The format of this field is defined in Figure 329. |
| 2143:2112 | O | O | R | **Power State 2 Descriptor (PSD2):** This field indicates the characteristics of power state 2. The format of this field is defined in Figure 329. |
| | | | | |
| 3071:3040 | O | O | R | **Power State 31 Descriptor (PSD31):** This field indicates the characteristics of power state 31. The format of this field is defined in Figure 329. |
| | | | | **Vendor Specific** |
| 4095:3072 | O | O | O | **Vendor Specific (VS)** |
| | | | | Notes:<br>‚Ä¢ O/M/R definition: O = Optional, M = Mandatory, R = Reserved.<br>‚Ä¢ Mandatory for message-based controllers. For memory-based controllers, this field is reserved.<br>‚Ä¢ Mandatory for Discovery controllers that support explicit persistent connections. For Discovery controllers that do not support explicit persistent connections this field is reserved.<br>‚Ä¢ For Discovery controllers, the TBKAS bit is optional, and all other bits are reserved.<br>‚Ä¢ If a Discovery controller returns a non-null value for either the Serial Number (SN) or Model Number (MN) fields, that Discovery controller shall return a non-null value for both of those fields. |
| | | | | Figure 329 defines the power state descriptor that describes the attributes of each power state. For more information on how the power state descriptor fields are used, refer to section 8.1.18 on power management. If the controller supports the Power Limit feature (refer to section 5.2.26.1.25), then the number and contents of the power state descriptors depends on the current attributes of that Feature as specified in section 8.1.18.6. |
| | | | | **Figure 329: Identify ‚Äì Power State Descriptor Data Structure** |
| | **Bits** | **Description** | | |
| | 255:235 | Reserved | | |
| Value | Definition |
|:---|:---|
| 000b | 1 MiB/second |
| 001b | 10 MiB/second |
| 010b | 100 MiB/second |
| 011b | 1 GiB/second |
| 100b | 10 GiB/second |
| 101b | 100 GiB/second |
| 110b | Reserved |
| 111b | Reserved |

| Max Bandwidth (MBW): This field specifies the maximum bandwidth (i.e., the highest bandwidth attainable in this power state when submitting MDT$S$-length sequential read commands at a queue depth of Optimal Aggregated Queue Depth field (refer to Figure 328)). The bandwidth is equal to the value in this field multiplied by the scale indicated in the MBWS field. A value of 0h indicates no maximum bandwidth is reported. | |
|:---|:---|
| | Reserved |
| Emergency Power Fail Vault Time Scale (EPFVTS): This field indicates the scale for the Emergency Power Fail Vault Time field as defined in Figure 330. | |
| If the EPFVT field is cleared to 0h, then this field: | |
| ‚Ä¢ shall be cleared to 0h; and | |
| ‚Ä¢ is ignored by the host. | |
| Forced Quiescence Vault Time Scale (FQVTS): This field indicates the scale for the Forced Quiescence Vault Time field as defined in Figure 330. | |
| If the FQVT field is cleared to 0h, then this field: | |
| ‚Ä¢ shall be cleared to 0h; and | |
| ‚Ä¢ is ignored by the host. | |
| Emergency Power Fail Recovery Time Scale (EPFRTS): This field indicates the scale for the Emergency Power Fail Recovery Time field as defined in Figure 330. | |
| If the EPFRT field is cleared to 0h, then this field: | |
| ‚Ä¢ shall be cleared to 0h; and | |
| ‚Ä¢ is ignored by the host. | |
| Emergency Power Fail Vault Time (EPFVT): This field, with the EPFVTS field, indicates the worst-case time required for the controller to complete Emergency Power Fail Processing (refer to section 8.2.5.3) in the absence of failures. The time is equal to the value in this field multiplied by the scale indicated by the EPFVTS field. | |
| If Power Loss Signaling with Emergency Power Fail is not supported (i.e., the PLSEPF bit is cleared to '0' in the Power Loss Signaling Information field of the Identify Controller data structure (refer to Figure 328)), then this field shall be cleared to 0h. | |
| Value | Definition |
|:---|:---|
| 0 | Not reported |
| 1 to 99 | Time value |
| 100 to 255 | Reserved |
| Value | Definition |
|:---|:---|
| 0 | Not reported |
| 1 to 99 | Time value |
| 100 to 255 | Reserved |

| Value | Definition |
|:---|:---|
| 0 | Not reported |
| 1 to 99 | Time value |
| 100 to 255 | Reserved |

| Value | Definition |
|:---|:---|
| 00b | Not reported for this power state |
| 01b | 0.0001 W |
| 10b | 0.01 W |
| 11b | Reserved |

| Value | Definition |
|:---|:---|
| 00b | Not reported for this power state |
| 01b | 0.0001 W |
| 10b | 0.01 W |
| 11b | Reserved |
| | |
|---|---|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |


#### Table 2: Untitled Table
![Untitled Table](../section_images/table_346_124.png)

(Continuation of Untitled Table - see first part)


#### Table 3: Untitled Table
![Untitled Table](../section_images/table_347_124.png)

(Continuation of Untitled Table - see first part)


#### Table 4: Untitled Table
![Untitled Table](../section_images/table_348_127.png)

(Continuation of Untitled Table - see first part)


#### Table 5: Untitled Table
![Untitled Table](../section_images/table_349_124.png)

(Continuation of Untitled Table - see first part)


#### Table 6: Untitled Table
![Untitled Table](../section_images/table_350_127.png)

(Continuation of Untitled Table - see first part)


#### Table 7: Untitled Table
![Untitled Table](../section_images/table_351_127.png)

(Continuation of Untitled Table - see first part)


#### Table 8: Untitled Table
![Untitled Table](../section_images/table_352_126.png)

(Continuation of Untitled Table - see first part)


#### Table 9: Untitled Table
![Untitled Table](../section_images/table_353_126.png)

(Continuation of Untitled Table - see first part)


#### Table 10: Untitled Table
![Untitled Table](../section_images/table_354_126.png)

(Continuation of Untitled Table - see first part)


#### Table 11: Untitled Table
![Untitled Table](../section_images/table_355_124.png)

(Continuation of Untitled Table - see first part)


#### Table 12: Untitled Table
![Untitled Table](../section_images/table_356_128.png)

(Continuation of Untitled Table - see first part)


#### Table 13: Untitled Table
![Untitled Table](../section_images/table_357_124.png)

(Continuation of Untitled Table - see first part)


#### Table 14: Untitled Table
![Untitled Table](../section_images/table_358_126.png)

(Continuation of Untitled Table - see first part)


#### Table 15: Untitled Table
![Untitled Table](../section_images/table_359_124.png)

(Continuation of Untitled Table - see first part)


#### Table 16: Untitled Table
![Untitled Table](../section_images/table_360_124.png)

(Continuation of Untitled Table - see first part)


#### Table 17: Untitled Table
![Untitled Table](../section_images/table_361_124.png)

(Continuation of Untitled Table - see first part)


#### Table 18: Untitled Table
![Untitled Table](../section_images/table_362_126.png)

(Continuation of Untitled Table - see first part)


#### Table 19: Untitled Table
![Untitled Table](../section_images/table_363_124.png)

(Continuation of Untitled Table - see first part)


#### Table 20: Untitled Table
![Untitled Table](../section_images/table_364_126.png)

(Continuation of Untitled Table - see first part)


#### Table 21: Untitled Table
![Untitled Table](../section_images/table_365_126.png)

(Continuation of Untitled Table - see first part)


#### Table 22: Untitled Table
![Untitled Table](../section_images/table_366_127.png)

(Continuation of Untitled Table - see first part)


#### Table 23: Untitled Table
![Untitled Table](../section_images/table_367_128.png)

(Continuation of Untitled Table - see first part)


#### Table 24: Untitled Table
![Untitled Table](../section_images/table_368_88.png)

(Continuation of Untitled Table - see first part)


#### Table 25: Untitled Table
![Untitled Table](../section_images/table_369_126.png)

(Continuation of Untitled Table - see first part)


#### Table 26: Untitled Table
![Untitled Table](../section_images/table_370_127.png)

(Continuation of Untitled Table - see first part)


#### Table 27: Untitled Table
![Untitled Table](../section_images/table_371_126.png)

(Continuation of Untitled Table - see first part)


#### Table 28: Untitled Table
![Untitled Table](../section_images/table_372_126.png)

(Continuation of Untitled Table - see first part)


#### Table 29: Untitled Table
![Untitled Table](../section_images/table_373_88.png)

(Continuation of Untitled Table - see first part)


#### Table 30: Untitled Table
![Untitled Table](../section_images/table_374_126.png)

(Continuation of Untitled Table - see first part)


#### Table 31: Untitled Table
![Untitled Table](../section_images/table_375_126.png)

(Continuation of Untitled Table - see first part)


#### Table 32: Untitled Table
![Untitled Table](../section_images/table_376_127.png)

(Continuation of Untitled Table - see first part)


#### Table 33: Untitled Table
![Untitled Table](../section_images/table_377_128.png)

(Continuation of Untitled Table - see first part)


#### Table 34: Untitled Table
![Untitled Table](../section_images/table_377_765.png)

(Continuation of Untitled Table - see first part)


#### Table 35: Untitled Table
![Untitled Table](../section_images/table_378_126.png)

(Continuation of Untitled Table - see first part)


#### Table 36: Untitled Table
![Untitled Table](../section_images/table_379_127.png)

(Continuation of Untitled Table - see first part)


#### Table 37: Untitled Table
![Untitled Table](../section_images/table_380_126.png)

(Continuation of Untitled Table - see first part)


#### Table 38: Untitled Table
![Untitled Table](../section_images/table_380_865.png)

(Continuation of Untitled Table - see first part)


#### Table 39: Untitled Table
![Untitled Table](../section_images/table_381_128.png)

(Continuation of Untitled Table - see first part)

