$date
	Sat Apr 26 19:09:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bec $end
$var wire 32 ! dout [31:0] $end
$var parameter 32 " CLK_PERIOD $end
$var reg 1 # clk $end
$var reg 32 $ din [31:0] $end
$var reg 1 % en $end
$scope module DUT $end
$var wire 32 & din [31:0] $end
$var wire 1 % en $end
$var reg 32 ' dout [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task test_pattern $end
$var reg 32 ( expected_val [31:0] $end
$var reg 32 ) input_val [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx )
bx (
bx '
b0 &
0%
b0 $
0#
bx !
$end
#5
1#
#10
0#
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
b1000100001100110010001000010001 !
b1000100001100110010001000010001 '
1%
b10001001000100011001101000100 $
b10001001000100011001101000100 &
b1000100001100110010001000010001 (
b10001001000100011001101000100 )
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
