Analysis & Synthesis report for ex23
Sun Mar 02 20:10:14 2014
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r
 11. State Machine - |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r
 12. State Machine - |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|rstate
 13. State Machine - |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate
 14. State Machine - |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated
 21. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated
 22. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p
 23. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p
 24. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram
 25. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp
 26. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp
 27. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 28. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 29. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 30. Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 31. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 32. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated
 33. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p
 34. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 35. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram
 36. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 37. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12
 38. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp
 39. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp
 40. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 41. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 42. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 43. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated
 44. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p
 45. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p
 46. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram
 47. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 48. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12
 49. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp
 50. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp
 51. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 52. Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 53. Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component
 54. Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_ctrl:uut_iicctrl
 55. Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_gene:uut_iicgene
 56. Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 58. Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001
 59. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component
 60. Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component
 61. altpll Parameter Settings by Entity Instance
 62. altsyncram Parameter Settings by Entity Instance
 63. dcfifo Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "sdram_top:uut_sdramtop"
 65. Port Connectivity Checks: "sys_ctrl:uut_sysctrl"
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 02 20:10:14 2014         ;
; Quartus II 32-bit Version          ; 12.0 Build 232 07/05/2012 SP 1 SJ Web Edition ;
; Revision Name                      ; ex23                                          ;
; Top-level Entity Name              ; ex23                                          ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 955                                           ;
;     Total combinational functions  ; 680                                           ;
;     Dedicated logic registers      ; 619                                           ;
; Total registers                    ; 619                                           ;
; Total pins                         ; 72                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 22,528                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; ex23               ; ex23               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; video_input.v                    ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/video_input.v                                         ;         ;
; video_ctrl.v                     ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/video_ctrl.v                                          ;         ;
; sys_ctrl.v                       ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sys_ctrl.v                                            ;         ;
; sdr_para.v                       ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdr_para.v                                            ;         ;
; sdram_wr_data.v                  ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdram_wr_data.v                                       ;         ;
; sdram_top.v                      ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdram_top.v                                           ;         ;
; sdram_ctrl.v                     ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdram_ctrl.v                                          ;         ;
; sdram_cmd.v                      ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdram_cmd.v                                           ;         ;
; sdfifo_ctrl.v                    ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/sdfifo_ctrl.v                                         ;         ;
; lcd_driver.v                     ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/lcd_driver.v                                          ;         ;
; iic_gene.v                       ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/iic_gene.v                                            ;         ;
; iic_ctrl.v                       ; yes             ; User Verilog HDL File                  ; D:/FpgaExample/ex23/iic_ctrl.v                                            ;         ;
; mypll.v                          ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex23/mypll.v                                               ;         ;
; iic_initrom.v                    ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex23/iic_initrom.v                                         ;         ;
; video_fifo.v                     ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex23/video_fifo.v                                          ;         ;
; rdfifo.v                         ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex23/rdfifo.v                                              ;         ;
; wrfifo.v                         ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex23/wrfifo.v                                              ;         ;
; ex23.v                           ; yes             ; Auto-Found Verilog HDL File            ; D:/FpgaExample/ex23/ex23.v                                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/aglobal120.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/mypll_altpll.v                ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/mypll_altpll.v                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_be91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/altsyncram_be91.tdf                                ;         ;
; iic_init.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/FpgaExample/ex23/iic_init.mif                                          ;         ;
; dcfifo_mixed_widths.tdf          ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_jdj1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dcfifo_jdj1.tdf                                    ;         ;
; db/a_gray2bin_lfb.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_gray2bin_lfb.tdf                                 ;         ;
; db/a_graycounter_k47.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_graycounter_k47.tdf                              ;         ;
; db/a_graycounter_fic.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_graycounter_fic.tdf                              ;         ;
; db/altsyncram_5h31.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/altsyncram_5h31.tdf                                ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_gd9.tdf                                    ;         ;
; db/alt_synch_pipe_ikd.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/alt_synch_pipe_ikd.tdf                             ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_hd9.tdf                                    ;         ;
; db/alt_synch_pipe_jkd.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/alt_synch_pipe_jkd.tdf                             ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_id9.tdf                                    ;         ;
; db/cmpr_656.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/cmpr_656.tdf                                       ;         ;
; db/cntr_s2e.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/cntr_s2e.tdf                                       ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/dcfifo.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_graycounter.inc       ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_fefifo.inc            ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc          ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc     ;         ;
; db/dcfifo_mfj1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dcfifo_mfj1.tdf                                    ;         ;
; db/a_gray2bin_tgb.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_gray2bin_tgb.tdf                                 ;         ;
; db/a_graycounter_s57.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_graycounter_s57.tdf                              ;         ;
; db/a_graycounter_ojc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/a_graycounter_ojc.tdf                              ;         ;
; db/altsyncram_li31.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/altsyncram_li31.tdf                                ;         ;
; db/alt_synch_pipe_qld.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/alt_synch_pipe_qld.tdf                             ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_pe9.tdf                                    ;         ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_oe9.tdf                                    ;         ;
; db/alt_synch_pipe_rld.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/alt_synch_pipe_rld.tdf                             ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/dffpipe_qe9.tdf                                    ;         ;
; db/cmpr_e66.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex23/db/cmpr_e66.tdf                                       ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 955                                                                                                        ;
;                                             ;                                                                                                            ;
; Total combinational functions               ; 680                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                            ;
;     -- 4 input functions                    ; 284                                                                                                        ;
;     -- 3 input functions                    ; 163                                                                                                        ;
;     -- <=2 input functions                  ; 233                                                                                                        ;
;                                             ;                                                                                                            ;
; Logic elements by mode                      ;                                                                                                            ;
;     -- normal mode                          ; 539                                                                                                        ;
;     -- arithmetic mode                      ; 141                                                                                                        ;
;                                             ;                                                                                                            ;
; Total registers                             ; 619                                                                                                        ;
;     -- Dedicated logic registers            ; 619                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                          ;
;                                             ;                                                                                                            ;
; I/O pins                                    ; 72                                                                                                         ;
; Total memory bits                           ; 22528                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                          ;
;                                             ;                                                                                                            ;
; Maximum fan-out node                        ; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 626                                                                                                        ;
; Total fan-out                               ; 5449                                                                                                       ;
; Average fan-out                             ; 3.59                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                              ; Library Name ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ex23                                                           ; 680 (0)           ; 619 (0)      ; 22528       ; 0            ; 0       ; 0         ; 72   ; 0            ; |ex23                                                                                                                                                                                                            ;              ;
;    |lcd_driver:uut_lcd_driver|                                  ; 64 (64)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|lcd_driver:uut_lcd_driver                                                                                                                                                                                  ;              ;
;    |sdfifo_ctrl:uut_sdffifoctrl|                                ; 202 (34)          ; 266 (34)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl                                                                                                                                                                                ;              ;
;       |rdfifo:uut_rdfifo|                                       ; 84 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                              ; 84 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component                                                                                                                                      ;              ;
;             |dcfifo_mfj1:auto_generated|                        ; 84 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated                                                                                                           ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                           ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                           ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                    ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                               ;              ;
;                |a_graycounter_s57:rdptr_g1p|                    ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                               ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                ;              ;
;                   |dffpipe_pe9:dffpipe12|                       ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12                                                          ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                ;              ;
;                   |dffpipe_qe9:dffpipe16|                       ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                          ;              ;
;                |altsyncram_li31:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram                                                                                  ;              ;
;                |cmpr_e66:rdempty_eq_comp|                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                  ;              ;
;                |cmpr_e66:wrfull_eq_comp|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                   ;              ;
;                |dffpipe_oe9:ws_brp|                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp                                                                                        ;              ;
;                |dffpipe_oe9:ws_bwp|                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp                                                                                        ;              ;
;       |wrfifo:uut_wrfifo|                                       ; 84 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                              ; 84 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component                                                                                                                                      ;              ;
;             |dcfifo_mfj1:auto_generated|                        ; 84 (14)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated                                                                                                           ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                           ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                           ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                    ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                               ;              ;
;                |a_graycounter_s57:rdptr_g1p|                    ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                               ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                ;              ;
;                   |dffpipe_pe9:dffpipe12|                       ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12                                                          ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                     ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                ;              ;
;                   |dffpipe_qe9:dffpipe16|                       ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                          ;              ;
;                |altsyncram_li31:fifo_ram|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram                                                                                  ;              ;
;                |cmpr_e66:rdempty_eq_comp|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                  ;              ;
;                |cmpr_e66:wrfull_eq_comp|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                   ;              ;
;                |dffpipe_oe9:ws_brp|                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp                                                                                        ;              ;
;                |dffpipe_oe9:ws_bwp|                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp                                                                                        ;              ;
;    |sdram_top:uut_sdramtop|                                     ; 202 (0)           ; 122 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdram_top:uut_sdramtop                                                                                                                                                                                     ;              ;
;       |sdram_cmd:module_002|                                    ; 53 (53)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002                                                                                                                                                                ;              ;
;       |sdram_ctrl:module_001|                                   ; 144 (144)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001                                                                                                                                                               ;              ;
;       |sdram_wr_data:module_003|                                ; 5 (5)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sdram_top:uut_sdramtop|sdram_wr_data:module_003                                                                                                                                                            ;              ;
;    |sys_ctrl:uut_sysctrl|                                       ; 1 (1)             ; 5 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sys_ctrl:uut_sysctrl                                                                                                                                                                                       ;              ;
;       |mypll:mypll_inst|                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst                                                                                                                                                                      ;              ;
;          |altpll:altpll_component|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component                                                                                                                                              ;              ;
;             |mypll_altpll:auto_generated|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated                                                                                                                  ;              ;
;    |video_input:uut_videoinput|                                 ; 211 (0)           ; 185 (0)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput                                                                                                                                                                                 ;              ;
;       |iic_ctrl:uut_iicctrl|                                    ; 61 (61)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl                                                                                                                                                            ;              ;
;       |iic_gene:uut_iicgene|                                    ; 55 (55)           ; 45 (45)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene                                                                                                                                                            ;              ;
;          |iic_initrom:uut_iicinitrom|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom                                                                                                                                 ;              ;
;             |altsyncram:altsyncram_component|                   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component                                                                                                 ;              ;
;                |altsyncram_be91:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated                                                                  ;              ;
;       |video_ctrl:uut_videoctrl|                                ; 95 (15)           ; 117 (10)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl                                                                                                                                                        ;              ;
;          |video_fifo:uut_videofifo|                             ; 80 (0)            ; 107 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo                                                                                                                               ;              ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 80 (0)            ; 107 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;                |dcfifo_jdj1:auto_generated|                     ; 80 (15)           ; 107 (28)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated                                                  ;              ;
;                   |a_gray2bin_lfb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_lfb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rs_dgwp_gray2bin                  ;              ;
;                   |a_graycounter_fic:wrptr_g1p|                 ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p                      ;              ;
;                   |a_graycounter_k47:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p                      ;              ;
;                   |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                      |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                   |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                      |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;              ;
;                   |altsyncram_5h31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram                         ;              ;
;                   |cmpr_656:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp                         ;              ;
;                   |cmpr_656:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:wrfull_eq_comp                          ;              ;
;                   |cntr_s2e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b                                  ;              ;
;                   |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                   |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None         ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None         ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated|ALTSYNCRAM                                          ; AUTO ; ROM              ; 128          ; 16           ; --           ; --           ; 2048 ; iic_init.mif ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 256          ; 16           ; 4096 ; None         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                    ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; FIFO         ; 12.0    ; N/A          ; N/A          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo                                ; D:/FpgaExample/ex23/rdfifo.v      ;
; Altera ; FIFO         ; 12.0    ; N/A          ; N/A          ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo                                ; D:/FpgaExample/ex23/wrfifo.v      ;
; Altera ; ALTPLL       ; 12.0    ; N/A          ; N/A          ; |ex23|sys_ctrl:uut_sysctrl|mypll:mypll_inst                                        ; D:/FpgaExample/ex23/mypll.v       ;
; Altera ; ROM: 1-PORT  ; 12.0    ; N/A          ; N/A          ; |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom   ; D:/FpgaExample/ex23/iic_initrom.v ;
; Altera ; FIFO         ; 12.0    ; N/A          ; N/A          ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo ; D:/FpgaExample/ex23/video_fifo.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                                                                                                   ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; init_state_r.10101 ; init_state_r.10100 ; init_state_r.10011 ; init_state_r.10010 ; init_state_r.10001 ; init_state_r.10000 ; init_state_r.01111 ; init_state_r.01110 ; init_state_r.01101 ; init_state_r.01100 ; init_state_r.01011 ; init_state_r.01010 ; init_state_r.01001 ; init_state_r.01000 ; init_state_r.00111 ; init_state_r.00110 ; init_state_r.00101 ; init_state_r.00100 ; init_state_r.00011 ; init_state_r.00010 ; init_state_r.00001 ; init_state_r.00000 ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+
; init_state_r.00000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ;
; init_state_r.00001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 1                  ;
; init_state_r.00010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 1                  ;
; init_state_r.00011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.00111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01001 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01010 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01011 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01100 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01101 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01110 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.01111 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10000 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10001 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10010 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10011 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10100 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
; init_state_r.10101 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |ex23|video_input:uut_videoinput|iic_gene:uut_iicgene|rstate ;
+--------------+--------------+--------------+---------------------------------+
; Name         ; rstate.RIDLE ; rstate.ROVER ; rstate.RSET1                    ;
+--------------+--------------+--------------+---------------------------------+
; rstate.RIDLE ; 0            ; 0            ; 0                               ;
; rstate.RSET1 ; 1            ; 0            ; 1                               ;
; rstate.ROVER ; 1            ; 1            ; 0                               ;
+--------------+--------------+--------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate ;
+----------------+--------------------------------------------------------------+
; Name           ; wnstate.WA0DWR                                               ;
+----------------+--------------------------------------------------------------+
; wnstate.WIRST  ; 0                                                            ;
; wnstate.WA0DWR ; 1                                                            ;
+----------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate                                                                                                                                                                 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; dnstate.DSTOP ; dnstate.D5ACK ; dnstate.DRDDB ; dnstate.D4ACK ; dnstate.DSABR ; dnstate.DRSTA ; dnstate.D3ACK ; dnstate.DWRDB ; dnstate.D2ACK ; dnstate.DRABW ; dnstate.D1ACK ; dnstate.DSABW ; dnstate.DSTAR ; dnstate.DIDLE ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; dnstate.DIDLE ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; dnstate.DSTAR ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; dnstate.DSABW ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; dnstate.D1ACK ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; dnstate.DRABW ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.D2ACK ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.DWRDB ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.D3ACK ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.DRSTA ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.DSABR ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.D4ACK ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.DRDDB ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.D5ACK ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; dnstate.DSTOP ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]                                                          ; Lost fanout                                      ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]                                                          ; Lost fanout                                      ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]                                                          ; Lost fanout                                      ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]                                                          ; Lost fanout                                      ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                      ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|iicrd_req                                                                                                                               ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[0]                                                                                                                                 ; Merged with lcd_driver:uut_lcd_driver|sft_cnt[0] ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|icnt[1]                                                                                                                                 ; Merged with lcd_driver:uut_lcd_driver|sft_cnt[1] ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                                                                             ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r~9                                                                                                                             ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate~6                                                                                                                                ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate~5                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate~6                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|wnstate~7                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate~4                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate~5                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate~6                                                                                                                               ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate~7                                                                                                                               ; Lost fanout                                      ;
; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                                                          ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_gene:uut_iicgene|rstate.ROVER                                                                                                                            ; Lost fanout                                      ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DRSTA                                                                                                                           ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DSABR                                                                                                                           ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D4ACK                                                                                                                           ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DRDDB                                                                                                                           ; Stuck at GND due to stuck port data_in           ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D5ACK                                                                                                                           ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 33                                                                                                                                                  ;                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+---------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                         ;
+---------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D4ACK ; Stuck at GND              ; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DRDDB, ;
;                                                               ; due to stuck port data_in ; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.D5ACK  ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DRSTA ; Stuck at GND              ; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|dnstate.DSABR  ;
;                                                               ; due to stuck port data_in ;                                                                ;
+---------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 619   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 618   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 241   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lcd_driver:uut_lcd_driver|lcd_hsy_r                                                                                                                                                                 ; 3       ;
; lcd_driver:uut_lcd_driver|lcd_vsy_r                                                                                                                                                                 ; 2       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                                                          ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                                                           ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                                                         ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                                                                        ; 1       ;
; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                                                                        ; 1       ;
; sys_ctrl:uut_sysctrl|rst_r2                                                                                                                                                                         ; 2       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                             ; 7       ;
; sys_ctrl:uut_sysctrl|rst_r1                                                                                                                                                                         ; 1       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrf_clr_r                                                                                                                                                               ; 147     ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdar                                                                                                                                                ; 4       ;
; video_input:uut_videoinput|iic_ctrl:uut_iicctrl|sdalink                                                                                                                                             ; 3       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                             ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                                                                ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                ; 4       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                             ; 6       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                             ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                                                                ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter5a0    ; 7       ;
; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                                                                ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity6       ; 4       ;
; video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 36                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|sys_wrabr[11]                    ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |ex23|sdfifo_ctrl:uut_sdffifoctrl|sys_rdabr[7]                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |ex23|video_input:uut_videoinput|video_ctrl:uut_videoctrl|dcnt[6]  ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |ex23|video_input:uut_videoinput|iic_ctrl:uut_iicctrl|bcnt[1]      ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]   ;                            ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]  ;                            ;
; 48:1               ; 2 bits    ; 64 LEs        ; 10 LEs               ; 54 LEs                 ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]    ;                            ;
; 50:1               ; 7 bits    ; 231 LEs       ; 56 LEs               ; 175 LEs                ; |ex23|sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11] ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |ex23|sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                        ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                         ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                             ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+--------------------------------------------------+
; Parameter Name                ; Value                   ; Type                                             ;
+-------------------------------+-------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mypll ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 40000                   ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                          ;
; LOCK_HIGH                     ; 1                       ; Untyped                                          ;
; LOCK_LOW                      ; 1                       ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                          ;
; SKIP_VCO                      ; OFF                     ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                          ;
; BANDWIDTH                     ; 0                       ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 4                       ; Signed Integer                                   ;
; CLK2_MULTIPLY_BY              ; 4                       ; Signed Integer                                   ;
; CLK1_MULTIPLY_BY              ; 2                       ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                       ; Signed Integer                                   ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                                   ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 9500                    ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                      ; Signed Integer                                   ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                                   ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                          ;
; VCO_MIN                       ; 0                       ; Untyped                                          ;
; VCO_MAX                       ; 0                       ; Untyped                                          ;
; VCO_CENTER                    ; 0                       ; Untyped                                          ;
; PFD_MIN                       ; 0                       ; Untyped                                          ;
; PFD_MAX                       ; 0                       ; Untyped                                          ;
; M_INITIAL                     ; 0                       ; Untyped                                          ;
; M                             ; 0                       ; Untyped                                          ;
; N                             ; 1                       ; Untyped                                          ;
; M2                            ; 1                       ; Untyped                                          ;
; N2                            ; 1                       ; Untyped                                          ;
; SS                            ; 1                       ; Untyped                                          ;
; C0_HIGH                       ; 0                       ; Untyped                                          ;
; C1_HIGH                       ; 0                       ; Untyped                                          ;
; C2_HIGH                       ; 0                       ; Untyped                                          ;
; C3_HIGH                       ; 0                       ; Untyped                                          ;
; C4_HIGH                       ; 0                       ; Untyped                                          ;
; C5_HIGH                       ; 0                       ; Untyped                                          ;
; C6_HIGH                       ; 0                       ; Untyped                                          ;
; C7_HIGH                       ; 0                       ; Untyped                                          ;
; C8_HIGH                       ; 0                       ; Untyped                                          ;
; C9_HIGH                       ; 0                       ; Untyped                                          ;
; C0_LOW                        ; 0                       ; Untyped                                          ;
; C1_LOW                        ; 0                       ; Untyped                                          ;
; C2_LOW                        ; 0                       ; Untyped                                          ;
; C3_LOW                        ; 0                       ; Untyped                                          ;
; C4_LOW                        ; 0                       ; Untyped                                          ;
; C5_LOW                        ; 0                       ; Untyped                                          ;
; C6_LOW                        ; 0                       ; Untyped                                          ;
; C7_LOW                        ; 0                       ; Untyped                                          ;
; C8_LOW                        ; 0                       ; Untyped                                          ;
; C9_LOW                        ; 0                       ; Untyped                                          ;
; C0_INITIAL                    ; 0                       ; Untyped                                          ;
; C1_INITIAL                    ; 0                       ; Untyped                                          ;
; C2_INITIAL                    ; 0                       ; Untyped                                          ;
; C3_INITIAL                    ; 0                       ; Untyped                                          ;
; C4_INITIAL                    ; 0                       ; Untyped                                          ;
; C5_INITIAL                    ; 0                       ; Untyped                                          ;
; C6_INITIAL                    ; 0                       ; Untyped                                          ;
; C7_INITIAL                    ; 0                       ; Untyped                                          ;
; C8_INITIAL                    ; 0                       ; Untyped                                          ;
; C9_INITIAL                    ; 0                       ; Untyped                                          ;
; C0_MODE                       ; BYPASS                  ; Untyped                                          ;
; C1_MODE                       ; BYPASS                  ; Untyped                                          ;
; C2_MODE                       ; BYPASS                  ; Untyped                                          ;
; C3_MODE                       ; BYPASS                  ; Untyped                                          ;
; C4_MODE                       ; BYPASS                  ; Untyped                                          ;
; C5_MODE                       ; BYPASS                  ; Untyped                                          ;
; C6_MODE                       ; BYPASS                  ; Untyped                                          ;
; C7_MODE                       ; BYPASS                  ; Untyped                                          ;
; C8_MODE                       ; BYPASS                  ; Untyped                                          ;
; C9_MODE                       ; BYPASS                  ; Untyped                                          ;
; C0_PH                         ; 0                       ; Untyped                                          ;
; C1_PH                         ; 0                       ; Untyped                                          ;
; C2_PH                         ; 0                       ; Untyped                                          ;
; C3_PH                         ; 0                       ; Untyped                                          ;
; C4_PH                         ; 0                       ; Untyped                                          ;
; C5_PH                         ; 0                       ; Untyped                                          ;
; C6_PH                         ; 0                       ; Untyped                                          ;
; C7_PH                         ; 0                       ; Untyped                                          ;
; C8_PH                         ; 0                       ; Untyped                                          ;
; C9_PH                         ; 0                       ; Untyped                                          ;
; L0_HIGH                       ; 1                       ; Untyped                                          ;
; L1_HIGH                       ; 1                       ; Untyped                                          ;
; G0_HIGH                       ; 1                       ; Untyped                                          ;
; G1_HIGH                       ; 1                       ; Untyped                                          ;
; G2_HIGH                       ; 1                       ; Untyped                                          ;
; G3_HIGH                       ; 1                       ; Untyped                                          ;
; E0_HIGH                       ; 1                       ; Untyped                                          ;
; E1_HIGH                       ; 1                       ; Untyped                                          ;
; E2_HIGH                       ; 1                       ; Untyped                                          ;
; E3_HIGH                       ; 1                       ; Untyped                                          ;
; L0_LOW                        ; 1                       ; Untyped                                          ;
; L1_LOW                        ; 1                       ; Untyped                                          ;
; G0_LOW                        ; 1                       ; Untyped                                          ;
; G1_LOW                        ; 1                       ; Untyped                                          ;
; G2_LOW                        ; 1                       ; Untyped                                          ;
; G3_LOW                        ; 1                       ; Untyped                                          ;
; E0_LOW                        ; 1                       ; Untyped                                          ;
; E1_LOW                        ; 1                       ; Untyped                                          ;
; E2_LOW                        ; 1                       ; Untyped                                          ;
; E3_LOW                        ; 1                       ; Untyped                                          ;
; L0_INITIAL                    ; 1                       ; Untyped                                          ;
; L1_INITIAL                    ; 1                       ; Untyped                                          ;
; G0_INITIAL                    ; 1                       ; Untyped                                          ;
; G1_INITIAL                    ; 1                       ; Untyped                                          ;
; G2_INITIAL                    ; 1                       ; Untyped                                          ;
; G3_INITIAL                    ; 1                       ; Untyped                                          ;
; E0_INITIAL                    ; 1                       ; Untyped                                          ;
; E1_INITIAL                    ; 1                       ; Untyped                                          ;
; E2_INITIAL                    ; 1                       ; Untyped                                          ;
; E3_INITIAL                    ; 1                       ; Untyped                                          ;
; L0_MODE                       ; BYPASS                  ; Untyped                                          ;
; L1_MODE                       ; BYPASS                  ; Untyped                                          ;
; G0_MODE                       ; BYPASS                  ; Untyped                                          ;
; G1_MODE                       ; BYPASS                  ; Untyped                                          ;
; G2_MODE                       ; BYPASS                  ; Untyped                                          ;
; G3_MODE                       ; BYPASS                  ; Untyped                                          ;
; E0_MODE                       ; BYPASS                  ; Untyped                                          ;
; E1_MODE                       ; BYPASS                  ; Untyped                                          ;
; E2_MODE                       ; BYPASS                  ; Untyped                                          ;
; E3_MODE                       ; BYPASS                  ; Untyped                                          ;
; L0_PH                         ; 0                       ; Untyped                                          ;
; L1_PH                         ; 0                       ; Untyped                                          ;
; G0_PH                         ; 0                       ; Untyped                                          ;
; G1_PH                         ; 0                       ; Untyped                                          ;
; G2_PH                         ; 0                       ; Untyped                                          ;
; G3_PH                         ; 0                       ; Untyped                                          ;
; E0_PH                         ; 0                       ; Untyped                                          ;
; E1_PH                         ; 0                       ; Untyped                                          ;
; E2_PH                         ; 0                       ; Untyped                                          ;
; E3_PH                         ; 0                       ; Untyped                                          ;
; M_PH                          ; 0                       ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III             ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                                          ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                                          ;
; PORT_CLK3                     ; PORT_USED               ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                          ;
; CBXI_PARAMETER                ; mypll_altpll            ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone III             ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                                   ;
+-------------------------------+-------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_ctrl:uut_iicctrl ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; DIDLE          ; 0000     ; Unsigned Binary                                                  ;
; DSTAR          ; 0001     ; Unsigned Binary                                                  ;
; DSABW          ; 0010     ; Unsigned Binary                                                  ;
; D1ACK          ; 0011     ; Unsigned Binary                                                  ;
; DRABW          ; 0100     ; Unsigned Binary                                                  ;
; D2ACK          ; 0101     ; Unsigned Binary                                                  ;
; DWRDB          ; 0110     ; Unsigned Binary                                                  ;
; D3ACK          ; 0111     ; Unsigned Binary                                                  ;
; DRSTA          ; 1000     ; Unsigned Binary                                                  ;
; DSABR          ; 1001     ; Unsigned Binary                                                  ;
; D4ACK          ; 1010     ; Unsigned Binary                                                  ;
; DRDDB          ; 1011     ; Unsigned Binary                                                  ;
; D5ACK          ; 1100     ; Unsigned Binary                                                  ;
; DSTOP          ; 1101     ; Unsigned Binary                                                  ;
; DEVICE_WRADD   ; 01000010 ; Unsigned Binary                                                  ;
; DEVICE_RDADD   ; 01000011 ; Unsigned Binary                                                  ;
; WIRST          ; 0000     ; Unsigned Binary                                                  ;
; WA0DWR         ; 0001     ; Unsigned Binary                                                  ;
; WIDLE          ; 0010     ; Unsigned Binary                                                  ;
; WA00RD         ; 0011     ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_gene:uut_iicgene ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; RIDLE          ; 000   ; Unsigned Binary                                                     ;
; RSET1          ; 001   ; Unsigned Binary                                                     ;
; ROVER          ; 010   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; iic_init.mif         ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_be91      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                               ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                                                            ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                                                     ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_jdj1 ; Untyped                                                                                                                            ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:uut_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+--------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                         ;
+----------------+-----------+--------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                              ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                              ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                              ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                              ;
; TREAD_CLK      ; 100000000 ; Unsigned Binary                                              ;
; TWRITE_CLK     ; 100000000 ; Unsigned Binary                                              ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                              ;
+----------------+-----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_mfj1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_mfj1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 1                                                             ;
; Entity Instance               ; sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                          ;
; Entity Instance                           ; video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                         ;
;     -- NUMWORDS_A                         ; 128                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 2                                                                     ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:uut_sdramtop"           ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; sdwr_byte[4..0] ; Input  ; Info     ; Stuck at GND           ;
; sdwr_byte[8]    ; Input  ; Info     ; Stuck at GND           ;
; sdwr_byte[7]    ; Input  ; Info     ; Stuck at VCC           ;
; sdwr_byte[6]    ; Input  ; Info     ; Stuck at GND           ;
; sdwr_byte[5]    ; Input  ; Info     ; Stuck at VCC           ;
; sdrd_byte[4..0] ; Input  ; Info     ; Stuck at GND           ;
; sdrd_byte[8]    ; Input  ; Info     ; Stuck at GND           ;
; sdrd_byte[7]    ; Input  ; Info     ; Stuck at VCC           ;
; sdrd_byte[6]    ; Input  ; Info     ; Stuck at GND           ;
; sdrd_byte[5]    ; Input  ; Info     ; Stuck at VCC           ;
; sdram_udqm      ; Output ; Info     ; Explicitly unconnected ;
; sdram_ldqm      ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl:uut_sysctrl"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_50m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 02 20:10:06 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex23 -c ex23
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file video_input.v
    Info (12023): Found entity 1: video_input
Info (12021): Found 1 design units, including 1 entities, in source file video_ctrl.v
    Info (12023): Found entity 1: video_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file sys_ctrl.v
    Info (12023): Found entity 1: sys_ctrl
Info (12021): Found 0 design units, including 0 entities, in source file sdr_para.v
Info (12021): Found 1 design units, including 1 entities, in source file sdram_wr_data.v
    Info (12023): Found entity 1: sdram_wr_data
Info (12021): Found 1 design units, including 1 entities, in source file sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file sdfifo_ctrl.v
    Info (12023): Found entity 1: sdfifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file lcd_driver.v
    Info (12023): Found entity 1: lcd_driver
Info (12021): Found 1 design units, including 1 entities, in source file iic_gene.v
    Info (12023): Found entity 1: iic_gene
Info (12021): Found 1 design units, including 1 entities, in source file iic_ctrl.v
    Info (12023): Found entity 1: iic_ctrl
Warning (12019): Can't analyze file -- file ex2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mypll.v
    Info (12023): Found entity 1: mypll
Info (12021): Found 1 design units, including 1 entities, in source file iic_initrom.v
    Info (12023): Found entity 1: iic_initrom
Info (12021): Found 1 design units, including 1 entities, in source file video_fifo.v
    Info (12023): Found entity 1: video_fifo
Info (12021): Found 1 design units, including 1 entities, in source file rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file wrfifo.v
    Info (12023): Found entity 1: wrfifo
Warning (12125): Using design file ex23.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ex23
Info (12127): Elaborating entity "ex23" for the top level hierarchy
Info (12128): Elaborating entity "sys_ctrl" for hierarchy "sys_ctrl:uut_sysctrl"
Info (12128): Elaborating entity "mypll" for hierarchy "sys_ctrl:uut_sysctrl|mypll:mypll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "9500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mypll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mypll_altpll.v
    Info (12023): Found entity 1: mypll_altpll
Info (12128): Elaborating entity "mypll_altpll" for hierarchy "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated"
Info (12128): Elaborating entity "video_input" for hierarchy "video_input:uut_videoinput"
Info (12128): Elaborating entity "iic_ctrl" for hierarchy "video_input:uut_videoinput|iic_ctrl:uut_iicctrl"
Warning (10036): Verilog HDL or VHDL warning at iic_ctrl.v(77): object "iic_rddb" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at iic_ctrl.v(128): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "iic_gene" for hierarchy "video_input:uut_videoinput|iic_gene:uut_iicgene"
Info (12128): Elaborating entity "iic_initrom" for hierarchy "video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "iic_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_be91.tdf
    Info (12023): Found entity 1: altsyncram_be91
Info (12128): Elaborating entity "altsyncram_be91" for hierarchy "video_input:uut_videoinput|iic_gene:uut_iicgene|iic_initrom:uut_iicinitrom|altsyncram:altsyncram_component|altsyncram_be91:auto_generated"
Info (12128): Elaborating entity "video_ctrl" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl"
Info (12128): Elaborating entity "video_fifo" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_jdj1.tdf
    Info (12023): Found entity 1: dcfifo_jdj1
Info (12128): Elaborating entity "dcfifo_jdj1" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_lfb.tdf
    Info (12023): Found entity 1: a_gray2bin_lfb
Info (12128): Elaborating entity "a_gray2bin_lfb" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_gray2bin_lfb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_k47.tdf
    Info (12023): Found entity 1: a_graycounter_k47
Info (12128): Elaborating entity "a_graycounter_k47" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_k47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fic.tdf
    Info (12023): Found entity 1: a_graycounter_fic
Info (12128): Elaborating entity "a_graycounter_fic" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|a_graycounter_fic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5h31.tdf
    Info (12023): Found entity 1: altsyncram_5h31
Info (12128): Elaborating entity "altsyncram_5h31" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|altsyncram_5h31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_656.tdf
    Info (12023): Found entity 1: cmpr_656
Info (12128): Elaborating entity "cmpr_656" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cmpr_656:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s2e.tdf
    Info (12023): Found entity 1: cntr_s2e
Info (12128): Elaborating entity "cntr_s2e" for hierarchy "video_input:uut_videoinput|video_ctrl:uut_videoctrl|video_fifo:uut_videofifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_jdj1:auto_generated|cntr_s2e:cntr_b"
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_driver:uut_lcd_driver"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:uut_sdramtop"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:uut_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(143): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(219): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:uut_sdramtop|sdram_cmd:module_002"
Info (12128): Elaborating entity "sdram_wr_data" for hierarchy "sdram_top:uut_sdramtop|sdram_wr_data:module_003"
Info (12128): Elaborating entity "sdfifo_ctrl" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mfj1.tdf
    Info (12023): Found entity 1: dcfifo_mfj1
Info (12128): Elaborating entity "dcfifo_mfj1" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li31.tdf
    Info (12023): Found entity 1: altsyncram_li31
Info (12128): Elaborating entity "altsyncram_li31" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|altsyncram_li31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_mfj1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_en" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sys_ctrl:uut_sysctrl|mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info (21057): Implemented 1107 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 978 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Sun Mar 02 20:10:14 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


