

================================================================
== Vitis HLS Report for 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1'
================================================================
* Date:           Sun May  5 21:30:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        ?|        ?|        38|          1|          1|     ?|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [./pca.hpp:214]   --->   Operation 41 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./pca.hpp:213]   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%pcVecs_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVecs_2_load"   --->   Operation 44 'read' 'pcVecs_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%pcVecs_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVecs_1_load"   --->   Operation 45 'read' 'pcVecs_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pcVecs_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %pcVecs_load"   --->   Operation 46 'read' 'pcVecs_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub_ln158_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %sub_ln158"   --->   Operation 47 'read' 'sub_ln158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%signFlip = alloca i64 1" [./pca.hpp:211]   --->   Operation 48 'alloca' 'signFlip' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i34 0, i34 %indvar_flatten21"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln213 = store i32 0, i32 %i" [./pca.hpp:213]   --->   Operation 50 'store' 'store_ln213' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln214 = store i2 0, i2 %j" [./pca.hpp:214]   --->   Operation 51 'store' 'store_ln214' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i34 %indvar_flatten21" [./pca.hpp:213]   --->   Operation 53 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.90ns)   --->   "%icmp_ln213 = icmp_eq  i34 %indvar_flatten21_load, i34 %sub_ln158_read" [./pca.hpp:213]   --->   Operation 54 'icmp' 'icmp_ln213' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.90ns)   --->   "%add_ln213 = add i34 %indvar_flatten21_load, i34 1" [./pca.hpp:213]   --->   Operation 55 'add' 'add_ln213' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln213 = br i1 %icmp_ln213, void %for.inc29, void %VITIS_LOOP_238_2.loopexit.exitStub" [./pca.hpp:213]   --->   Operation 56 'br' 'br_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [./pca.hpp:214]   --->   Operation 57 'load' 'j_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [./pca.hpp:213]   --->   Operation 58 'load' 'i_load' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%i_4 = add i32 %i_load, i32 1" [./pca.hpp:213]   --->   Operation 59 'add' 'i_4' <Predicate = (!icmp_ln213)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.43ns)   --->   "%icmp_ln214 = icmp_eq  i2 %j_load, i2 3" [./pca.hpp:214]   --->   Operation 60 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln213 = select i1 %icmp_ln214, i2 0, i2 %j_load" [./pca.hpp:213]   --->   Operation 61 'select' 'select_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln213_1 = select i1 %icmp_ln214, i32 %i_4, i32 %i_load" [./pca.hpp:213]   --->   Operation 62 'select' 'select_ln213_1' <Predicate = (!icmp_ln213)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.88ns)   --->   "%cmp13 = icmp_eq  i32 %select_ln213_1, i32 0" [./pca.hpp:213]   --->   Operation 63 'icmp' 'cmp13' <Predicate = (!icmp_ln213)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %select_ln213_1, i32 2" [./pca.hpp:213]   --->   Operation 64 'shl' 'empty' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = sub i32 %empty, i32 %select_ln213_1" [./pca.hpp:213]   --->   Operation 65 'sub' 'mul' <Predicate = (!icmp_ln213)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %cmp13, void %if.end, void %if.then" [./pca.hpp:216]   --->   Operation 66 'br' 'br_ln216' <Predicate = (!icmp_ln213)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.43ns)   --->   "%add_ln214 = add i2 %select_ln213, i2 1" [./pca.hpp:214]   --->   Operation 67 'add' 'add_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln213 = store i34 %add_ln213, i34 %indvar_flatten21" [./pca.hpp:213]   --->   Operation 68 'store' 'store_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln213 = store i32 %select_ln213_1, i32 %i" [./pca.hpp:213]   --->   Operation 69 'store' 'store_ln213' <Predicate = (!icmp_ln213)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln214 = store i2 %add_ln214, i2 %j" [./pca.hpp:214]   --->   Operation 70 'store' 'store_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.body12" [./pca.hpp:214]   --->   Operation 71 'br' 'br_ln214' <Predicate = (!icmp_ln213)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i2 %select_ln213" [./pca.hpp:214]   --->   Operation 73 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln215 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [./pca.hpp:215]   --->   Operation 74 'specpipeline' 'specpipeline_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%signFlip_addr = getelementptr i1 %signFlip, i64 0, i64 %zext_ln214" [./pca.hpp:219]   --->   Operation 75 'getelementptr' 'signFlip_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.41ns)   --->   "%tmp_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecs_load_read, i2 1, i64 %pcVecs_1_load_read, i2 2, i64 %pcVecs_2_load_read, i64 <undef>, i2 %select_ln213" [./pca.hpp:217]   --->   Operation 76 'sparsemux' 'tmp_2' <Predicate = (cmp13)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i64 %tmp_2" [./pca.hpp:217]   --->   Operation 77 'bitcast' 'bitcast_ln217' <Predicate = (cmp13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln217, i32 52, i32 62" [./pca.hpp:217]   --->   Operation 78 'partselect' 'tmp_s' <Predicate = (cmp13)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i64 %bitcast_ln217" [./pca.hpp:217]   --->   Operation 79 'trunc' 'trunc_ln217' <Predicate = (cmp13)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.73ns)   --->   "%icmp_ln217 = icmp_ne  i11 %tmp_s, i11 2047" [./pca.hpp:217]   --->   Operation 80 'icmp' 'icmp_ln217' <Predicate = (cmp13)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.98ns)   --->   "%icmp_ln217_1 = icmp_eq  i52 %trunc_ln217, i52 0" [./pca.hpp:217]   --->   Operation 81 'icmp' 'icmp_ln217_1' <Predicate = (cmp13)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %tmp_2, i64 0" [./pca.hpp:217]   --->   Operation 82 'dcmp' 'tmp_13' <Predicate = (cmp13)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i2 %select_ln213" [./pca.hpp:219]   --->   Operation 83 'zext' 'zext_ln219_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln219 = add i32 %mul, i32 %zext_ln219_1" [./pca.hpp:219]   --->   Operation 84 'add' 'add_ln219' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln219, i32 31" [./pca.hpp:219]   --->   Operation 85 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln219)   --->   "%select_ln219_2 = select i1 %tmp_6, i32 4294967295, i32 0" [./pca.hpp:219]   --->   Operation 86 'select' 'select_ln219_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln219 = xor i32 %add_ln219, i32 %select_ln219_2" [./pca.hpp:219]   --->   Operation 87 'xor' 'xor_ln219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [36/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 88 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln217)   --->   "%or_ln217 = or i1 %icmp_ln217_1, i1 %icmp_ln217" [./pca.hpp:217]   --->   Operation 89 'or' 'or_ln217' <Predicate = (cmp13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %tmp_2, i64 0" [./pca.hpp:217]   --->   Operation 90 'dcmp' 'tmp_13' <Predicate = (cmp13)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln217 = and i1 %or_ln217, i1 %tmp_13" [./pca.hpp:217]   --->   Operation 91 'and' 'and_ln217' <Predicate = (cmp13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i32 %add_ln219" [./pca.hpp:219]   --->   Operation 92 'zext' 'zext_ln219_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (2.27ns)   --->   "%mul_ln219 = mul i65 %zext_ln219_2, i65 5726623062" [./pca.hpp:219]   --->   Operation 93 'mul' 'mul_ln219' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [35/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 94 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.27>
ST_5 : Operation 95 [1/1] (0.63ns)   --->   "%store_ln217 = store i1 %and_ln217, i2 %signFlip_addr" [./pca.hpp:217]   --->   Operation 95 'store' 'store_ln217' <Predicate = (cmp13)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln218 = br void %if.end" [./pca.hpp:218]   --->   Operation 96 'br' 'br_ln218' <Predicate = (cmp13)> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (2.27ns)   --->   "%mul_ln219 = mul i65 %zext_ln219_2, i65 5726623062" [./pca.hpp:219]   --->   Operation 97 'mul' 'mul_ln219' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i65.i32.i32, i65 %mul_ln219, i32 34, i32 64" [./pca.hpp:219]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [34/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 99 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 100 [2/2] (0.63ns)   --->   "%signFlip_load = load i2 %signFlip_addr" [./pca.hpp:219]   --->   Operation 100 'load' 'signFlip_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i31 %tmp" [./pca.hpp:219]   --->   Operation 101 'zext' 'zext_ln219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [33/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 102 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%pcVecs_addr = getelementptr i64 %pcVecs, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 103 'getelementptr' 'pcVecs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%pcVecs_1_addr = getelementptr i64 %pcVecs_1, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 104 'getelementptr' 'pcVecs_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%pcVecs_2_addr = getelementptr i64 %pcVecs_2, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 105 'getelementptr' 'pcVecs_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (0.71ns)   --->   "%pcVecs_load_1 = load i4 %pcVecs_addr" [./pca.hpp:219]   --->   Operation 106 'load' 'pcVecs_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_6 : Operation 107 [2/2] (0.71ns)   --->   "%pcVecs_1_load_1 = load i4 %pcVecs_1_addr" [./pca.hpp:219]   --->   Operation 107 'load' 'pcVecs_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_6 : Operation 108 [2/2] (0.71ns)   --->   "%pcVecs_2_load_1 = load i4 %pcVecs_2_addr" [./pca.hpp:219]   --->   Operation 108 'load' 'pcVecs_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%pcVecsNorm_addr = getelementptr i64 %pcVecsNorm, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 109 'getelementptr' 'pcVecsNorm_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%pcVecsNorm_1_addr = getelementptr i64 %pcVecsNorm_1, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 110 'getelementptr' 'pcVecsNorm_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%pcVecsNorm_2_addr = getelementptr i64 %pcVecsNorm_2, i64 0, i64 %zext_ln219" [./pca.hpp:219]   --->   Operation 111 'getelementptr' 'pcVecsNorm_2_addr' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 112 [1/2] (0.63ns)   --->   "%signFlip_load = load i2 %signFlip_addr" [./pca.hpp:219]   --->   Operation 112 'load' 'signFlip_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_7 : Operation 113 [32/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 113 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/2] (0.71ns)   --->   "%pcVecs_load_1 = load i4 %pcVecs_addr" [./pca.hpp:219]   --->   Operation 114 'load' 'pcVecs_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_7 : Operation 115 [1/2] (0.71ns)   --->   "%pcVecs_1_load_1 = load i4 %pcVecs_1_addr" [./pca.hpp:219]   --->   Operation 115 'load' 'pcVecs_1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_7 : Operation 116 [1/2] (0.71ns)   --->   "%pcVecs_2_load_1 = load i4 %pcVecs_2_addr" [./pca.hpp:219]   --->   Operation 116 'load' 'pcVecs_2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 117 [31/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 117 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 118 [30/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 118 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 119 [29/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 119 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 120 [28/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 120 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 121 [27/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 121 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 122 [26/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 122 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 123 [25/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 123 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 124 [24/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 124 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 125 [23/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 125 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 126 [22/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 126 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 127 [21/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 127 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 128 [20/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 128 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 129 [19/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 129 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 130 [18/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 130 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 131 [17/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 131 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 132 [16/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 132 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 133 [15/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 133 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 134 [14/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 134 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 135 [13/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 135 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 136 [12/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 136 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 137 [11/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 137 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 138 [10/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 138 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 139 [9/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 139 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 140 [8/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 140 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 141 [7/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 141 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 142 [6/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 142 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 143 [5/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 143 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 144 [4/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 144 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.16>
ST_36 : Operation 145 [3/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 145 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.16>
ST_37 : Operation 146 [2/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 146 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.29>
ST_38 : Operation 147 [1/36] (1.16ns)   --->   "%urem_ln219 = urem i32 %xor_ln219, i32 3" [./pca.hpp:219]   --->   Operation 147 'urem' 'urem_ln219' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i2 %urem_ln219" [./pca.hpp:219]   --->   Operation 148 'trunc' 'trunc_ln219' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 149 [1/1] (0.43ns)   --->   "%sub_ln219 = sub i2 2, i2 %trunc_ln219" [./pca.hpp:219]   --->   Operation 149 'sub' 'sub_ln219' <Predicate = (tmp_6)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 150 [1/1] (0.27ns)   --->   "%select_ln219 = select i1 %tmp_6, i2 %sub_ln219, i2 %trunc_ln219" [./pca.hpp:219]   --->   Operation 150 'select' 'select_ln219' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 151 [1/1] (0.41ns)   --->   "%tmp_3 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 0, i64 %pcVecs_load_1, i2 1, i64 %pcVecs_1_load_1, i2 2, i64 %pcVecs_2_load_1, i64 <undef>, i2 %select_ln219" [./pca.hpp:219]   --->   Operation 151 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = (icmp_ln213)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 1.38>
ST_39 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln219_1)   --->   "%bitcast_ln219 = bitcast i64 %tmp_3" [./pca.hpp:219]   --->   Operation 152 'bitcast' 'bitcast_ln219' <Predicate = (signFlip_load)> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln219_1)   --->   "%xor_ln219_1 = xor i64 %bitcast_ln219, i64 9223372036854775808" [./pca.hpp:219]   --->   Operation 153 'xor' 'xor_ln219_1' <Predicate = (signFlip_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln219_1)   --->   "%bitcast_ln219_1 = bitcast i64 %xor_ln219_1" [./pca.hpp:219]   --->   Operation 154 'bitcast' 'bitcast_ln219_1' <Predicate = (signFlip_load)> <Delay = 0.00>
ST_39 : Operation 155 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln219_1 = select i1 %signFlip_load, i64 %bitcast_ln219_1, i64 %tmp_3" [./pca.hpp:219]   --->   Operation 155 'select' 'select_ln219_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 156 [1/1] (0.66ns)   --->   "%switch_ln219 = switch i2 %select_ln219, void %arrayidx28.case.2, i2 0, void %arrayidx28.case.0, i2 1, void %arrayidx28.case.1" [./pca.hpp:219]   --->   Operation 156 'switch' 'switch_ln219' <Predicate = true> <Delay = 0.66>
ST_39 : Operation 157 [1/1] (0.71ns)   --->   "%store_ln219 = store i64 %select_ln219_1, i4 %pcVecsNorm_1_addr" [./pca.hpp:219]   --->   Operation 157 'store' 'store_ln219' <Predicate = (select_ln219 == 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_39 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln219 = br void %arrayidx28.exit" [./pca.hpp:219]   --->   Operation 158 'br' 'br_ln219' <Predicate = (select_ln219 == 1)> <Delay = 0.00>
ST_39 : Operation 159 [1/1] (0.71ns)   --->   "%store_ln219 = store i64 %select_ln219_1, i4 %pcVecsNorm_addr" [./pca.hpp:219]   --->   Operation 159 'store' 'store_ln219' <Predicate = (select_ln219 == 0)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_39 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln219 = br void %arrayidx28.exit" [./pca.hpp:219]   --->   Operation 160 'br' 'br_ln219' <Predicate = (select_ln219 == 0)> <Delay = 0.00>
ST_39 : Operation 161 [1/1] (0.71ns)   --->   "%store_ln219 = store i64 %select_ln219_1, i4 %pcVecsNorm_2_addr" [./pca.hpp:219]   --->   Operation 161 'store' 'store_ln219' <Predicate = (select_ln219 != 0 & select_ln219 != 1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_39 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln219 = br void %arrayidx28.exit" [./pca.hpp:219]   --->   Operation 162 'br' 'br_ln219' <Predicate = (select_ln219 != 0 & select_ln219 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 34 bit ('indvar_flatten21') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten21' [19]  (0.387 ns)

 <State 2>: 1.987ns
The critical path consists of the following:
	'load' operation 32 bit ('i_load', ./pca.hpp:213) on local variable 'i', ./pca.hpp:213 [30]  (0.000 ns)
	'add' operation 32 bit ('i', ./pca.hpp:213) [31]  (0.880 ns)
	'select' operation 32 bit ('select_ln213_1', ./pca.hpp:213) [35]  (0.227 ns)
	'icmp' operation 1 bit ('cmp13', ./pca.hpp:213) [36]  (0.880 ns)

 <State 3>: 2.431ns
The critical path consists of the following:
	'sparsemux' operation 64 bit ('tmp_2', ./pca.hpp:217) [44]  (0.420 ns)
	'dcmp' operation 1 bit ('tmp_13', ./pca.hpp:217) [51]  (2.011 ns)

 <State 4>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln219', ./pca.hpp:219) [60]  (2.277 ns)

 <State 5>: 2.277ns
The critical path consists of the following:
	'mul' operation 65 bit ('mul_ln219', ./pca.hpp:219) [60]  (2.277 ns)

 <State 6>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 7>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 8>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 9>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 10>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 11>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 12>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 13>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 14>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 15>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 16>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 17>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 18>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 19>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 20>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 34>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 35>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 36>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 37>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)

 <State 38>: 2.299ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln219', ./pca.hpp:219) [66]  (1.165 ns)
	'sub' operation 2 bit ('sub_ln219', ./pca.hpp:219) [68]  (0.436 ns)
	'select' operation 2 bit ('select_ln219', ./pca.hpp:219) [69]  (0.278 ns)
	'sparsemux' operation 64 bit ('tmp_3', ./pca.hpp:219) [76]  (0.420 ns)

 <State 39>: 1.381ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln219', ./pca.hpp:219) of variable 'select_ln219_1', ./pca.hpp:219 on array 'pcVecsNorm_1' [86]  (0.714 ns)
	blocking operation 0.666906 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
