Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jul 12 19:25:45 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_led_timing_summary_routed.rpt -pb blinky_led_timing_summary_routed.pb -rpx blinky_led_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.603        0.000                      0                   54        0.263        0.000                      0                   54        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin             3.603        0.000                      0                   54        0.263        0.000                      0                   54        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.202%)  route 3.077ns (78.798%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725    10.036    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y109       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.202%)  route 3.077ns (78.798%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725    10.036    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y109       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.202%)  route 3.077ns (78.798%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725    10.036    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y109       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.828ns (21.202%)  route 3.077ns (78.798%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725    10.036    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y109       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.305%)  route 3.058ns (78.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.706    10.017    count[26]_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y110       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.305%)  route 3.058ns (78.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.706    10.017    count[26]_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y110       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.305%)  route 3.058ns (78.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.706    10.017    count[26]_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y110       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.305%)  route 3.058ns (78.695%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.706    10.017    count[26]_i_1_n_0
    SLICE_X113Y110       FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.481    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X113Y110       FDRE (Setup_fdre_C_R)       -0.429    13.639    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.639    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.705    10.016    count[26]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.506    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.666    count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.828ns (21.312%)  route 3.057ns (78.688%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.057     6.131    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.456     6.587 r  count_reg[4]/Q
                         net (fo=2, routed)           0.692     7.279    count_reg_n_0_[4]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     7.403 f  count[26]_i_8/O
                         net (fo=1, routed)           0.857     8.260    count[26]_i_8_n_0
    SLICE_X112Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.384 f  count[26]_i_4/O
                         net (fo=2, routed)           0.803     9.187    count[26]_i_4_n_0
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     9.311 r  count[26]_i_1/O
                         net (fo=26, routed)          0.705    10.016    count[26]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860    13.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.506    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X113Y105       FDRE (Setup_fdre_C_R)       -0.429    13.666    count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.666    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  3.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  count_reg[4]/Q
                         net (fo=2, routed)           0.119     2.065    count_reg_n_0_[4]
    SLICE_X113Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    data0[4]
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.105     1.910    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  count_reg[8]/Q
                         net (fo=2, routed)           0.119     2.065    count_reg_n_0_[8]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    data0[8]
    SLICE_X113Y106       FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.910    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[12]/Q
                         net (fo=2, routed)           0.119     2.064    count_reg_n_0_[12]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.172 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    data0[12]
    SLICE_X113Y107       FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[16]/Q
                         net (fo=2, routed)           0.119     2.064    count_reg_n_0_[16]
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.172 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.172    data0[16]
    SLICE_X113Y108       FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  count_reg[5]/Q
                         net (fo=2, routed)           0.116     2.062    count_reg_n_0_[5]
    SLICE_X113Y106       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.177 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.177    data0[5]
    SLICE_X113Y106       FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.994     2.336    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X113Y106       FDRE (Hold_fdre_C_D)         0.105     1.910    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[13]/Q
                         net (fo=2, routed)           0.116     2.061    count_reg_n_0_[13]
    SLICE_X113Y108       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.176 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    data0[13]
    SLICE_X113Y108       FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[17]/Q
                         net (fo=2, routed)           0.116     2.061    count_reg_n_0_[17]
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.176 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    data0[17]
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.716     1.803    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDRE (Prop_fdre_C_Q)         0.141     1.944 r  count_reg[21]/Q
                         net (fo=2, routed)           0.116     2.060    count_reg_n_0_[21]
    SLICE_X113Y110       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.175 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.175    data0[21]
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.532     1.803    
    SLICE_X113Y110       FDRE (Hold_fdre_C_D)         0.105     1.908    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[9]/Q
                         net (fo=2, routed)           0.116     2.061    count_reg_n_0_[9]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.176 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.176    data0[9]
    SLICE_X113Y107       FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     2.065    count_reg_n_0_[11]
    SLICE_X113Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.176 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.176    data0[11]
    SLICE_X113Y107       FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.105     1.909    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y110  count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y110  count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.363ns  (logic 4.018ns (54.572%)  route 3.345ns (45.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           3.345     9.992    led_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.492 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.492    led[7]
    G14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.048ns (57.347%)  route 3.011ns (42.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           3.011     9.657    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    13.187 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.187    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 4.075ns (58.672%)  route 2.871ns (41.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           2.871     9.517    led_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.075 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.075    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 4.101ns (65.439%)  route 2.166ns (34.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           2.166     8.812    led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.395 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.395    led[5]
    M15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 4.031ns (64.713%)  route 2.198ns (35.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           2.198     8.845    led_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.357 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.357    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.090ns (67.023%)  route 2.012ns (32.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           2.012     8.659    led_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         3.572    12.231 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.231    led[4]
    L15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 4.113ns (68.833%)  route 1.862ns (31.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           1.862     8.509    led_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.595    12.104 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.104    led[6]
    L14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 4.093ns (70.543%)  route 1.709ns (29.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.055     6.129    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.518     6.647 r  pulse_reg/Q
                         net (fo=9, routed)           1.709     8.356    led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575    11.931 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.931    led[2]
    N15                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.439ns (79.987%)  route 0.360ns (20.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.360     2.328    led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.603 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.603    led[2]
    N15                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.460ns (77.266%)  route 0.429ns (22.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.429     2.397    led_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.693 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.693    led[6]
    L14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.437ns (74.473%)  route 0.492ns (25.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.492     2.460    led_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.733 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.733    led[4]
    L15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.378ns (70.667%)  route 0.572ns (29.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.572     2.540    led_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.753 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.753    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.447ns (72.037%)  route 0.562ns (27.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.562     2.529    led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.812 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.812    led[5]
    M15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.422ns (62.378%)  route 0.858ns (37.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.858     2.825    led_OBUF[0]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.083 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.083    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.395ns (60.498%)  route 0.911ns (39.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           0.911     2.878    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.109 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.109    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.365ns (56.112%)  route 1.068ns (43.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.804    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  pulse_reg/Q
                         net (fo=9, routed)           1.068     3.036    led_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.237 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.237    led[7]
    G14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.613ns (32.525%)  route 3.347ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.968     4.960    p_0_in
    SLICE_X113Y105       FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.613ns (32.525%)  route 3.347ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.968     4.960    p_0_in
    SLICE_X113Y105       FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.613ns (32.525%)  route 3.347ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.968     4.960    p_0_in
    SLICE_X113Y105       FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.613ns (32.525%)  route 3.347ns (67.475%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.968     4.960    p_0_in
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y105       FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.613ns (33.469%)  route 3.207ns (66.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.828     4.821    p_0_in
    SLICE_X113Y106       FDRE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.613ns (33.469%)  route 3.207ns (66.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.828     4.821    p_0_in
    SLICE_X113Y106       FDRE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.613ns (33.469%)  route 3.207ns (66.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.828     4.821    p_0_in
    SLICE_X113Y106       FDRE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.613ns (33.469%)  route 3.207ns (66.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.150     3.992 r  count[26]_i_2/O
                         net (fo=26, routed)          0.828     4.821    p_0_in
    SLICE_X113Y106       FDRE                                         r  count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.625    clk_IBUF_BUFG
    SLICE_X113Y106       FDRE                                         r  count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.587ns (33.840%)  route 3.103ns (66.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.966 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     4.691    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858     5.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.587ns (33.840%)  route 3.103ns (66.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.379     3.842    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.966 r  count[26]_i_1/O
                         net (fo=26, routed)          0.725     4.691    count[26]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858     5.623    clk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  count_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.276ns (21.743%)  route 0.995ns (78.257%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  rst_IBUF_inst/O
                         net (fo=4, routed)           0.995     1.226    rst_IBUF
    SLICE_X112Y110       LUT2 (Prop_lut2_I0_O)        0.045     1.271 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.271    count[0]_i_1_n_0
    SLICE_X112Y110       FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X112Y110       FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pulse_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.231ns (18.198%)  route 1.040ns (81.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.040     1.272    rst_IBUF
    SLICE_X112Y109       FDCE                                         f  pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X112Y109       FDCE                                         r  pulse_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.278ns (19.879%)  route 1.122ns (80.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.047     1.254 r  count[26]_i_2/O
                         net (fo=26, routed)          0.146     1.400    p_0_in
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.278ns (19.879%)  route 1.122ns (80.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.047     1.254 r  count[26]_i_2/O
                         net (fo=26, routed)          0.146     1.400    p_0_in
    SLICE_X113Y110       FDRE                                         r  count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.278ns (19.879%)  route 1.122ns (80.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.047     1.254 r  count[26]_i_2/O
                         net (fo=26, routed)          0.146     1.400    p_0_in
    SLICE_X113Y110       FDRE                                         r  count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.278ns (19.879%)  route 1.122ns (80.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.047     1.254 r  count[26]_i_2/O
                         net (fo=26, routed)          0.146     1.400    p_0_in
    SLICE_X113Y110       FDRE                                         r  count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X113Y110       FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.276ns (19.329%)  route 1.154ns (80.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.045     1.252 r  count[26]_i_1/O
                         net (fo=26, routed)          0.178     1.430    count[26]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.276ns (19.329%)  route 1.154ns (80.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.045     1.252 r  count[26]_i_1/O
                         net (fo=26, routed)          0.178     1.430    count[26]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.276ns (19.329%)  route 1.154ns (80.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.045     1.252 r  count[26]_i_1/O
                         net (fo=26, routed)          0.178     1.430    count[26]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.276ns (19.329%)  route 1.154ns (80.671%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.207    rst_IBUF
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.045     1.252 r  count[26]_i_1/O
                         net (fo=26, routed)          0.178     1.430    count[26]_i_1_n_0
    SLICE_X113Y108       FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.993     2.335    clk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  count_reg[16]/C





