Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Aug 31 14:47:36 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                69          
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.991        0.000                      0                  764        0.057        0.000                      0                  764        3.000        0.000                       0                   474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.183        0.000                      0                  354        0.057        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         0.991        0.000                      0                  408        0.109        0.000                      0                  408       11.520        0.000                       0                   259  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.416        0.000                      0                    5        0.186        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 1.239ns (22.699%)  route 4.219ns (77.301%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.052     3.511    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X35Y59         LUT2 (Prop_lut2_I0_O)        0.152     3.663 r  u_top_vga/u_mouse_ctl/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.834     4.497    u_top_vga/u_mouse_ctl/timeout_cnt[0]
    SLICE_X34Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X34Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]/C
                         clock pessimism              0.577     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X34Y58         FDRE (Setup_fdre_C_D)       -0.260     8.680    u_top_vga/u_mouse_ctl/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.680    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 1.335ns (23.825%)  route 4.268ns (76.175%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.360     3.818    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     3.942 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.575     4.518    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.642 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.642    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X39Y67         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427     8.431    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y67         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.922    
                         clock uncertainty           -0.074     8.847    
    SLICE_X39Y67         FDPE (Setup_fdpe_C_D)        0.029     8.876    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.876    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.320ns (25.896%)  route 3.777ns (74.104%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.985     0.442    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.327     0.769 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.308     1.077    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.403 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.808     2.211    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.335 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.676     4.011    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X39Y66         LUT4 (Prop_lut4_I2_O)        0.124     4.135 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     4.135    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X39Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428     8.432    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X39Y66         FDCE (Setup_fdce_C_D)        0.031     8.951    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.320ns (26.638%)  route 3.635ns (73.362%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.985     0.442    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.327     0.769 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.308     1.077    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.403 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.808     2.211    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.335 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.534     3.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X39Y65         LUT5 (Prop_lut5_I1_O)        0.124     3.993 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.993    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X39Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X39Y65         FDCE (Setup_fdce_C_D)        0.029     8.950    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.950    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.320ns (26.627%)  route 3.637ns (73.373%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.985     0.442    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.327     0.769 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.308     1.077    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.403 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.808     2.211    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.335 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.536     3.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.995    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X39Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X39Y65         FDCE (Setup_fdce_C_D)        0.031     8.952    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.211ns (24.778%)  route 3.676ns (75.222%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.343     3.801    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.925 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     3.925    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427     8.431    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.491     8.922    
                         clock uncertainty           -0.074     8.847    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.079     8.926    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.211ns (24.778%)  route 3.676ns (75.222%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.343     3.801    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.124     3.925 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.000     3.925    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427     8.431    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.491     8.922    
                         clock uncertainty           -0.074     8.847    
    SLICE_X38Y67         FDCE (Setup_fdce_C_D)        0.081     8.928    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.211ns (25.560%)  route 3.527ns (74.440%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.193     3.652    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.776 r  u_top_vga/u_mouse_ctl/timeout_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.776    u_top_vga/u_mouse_ctl/timeout_cnt[22]
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.029     8.966    u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.239ns (25.997%)  route 3.527ns (74.003%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[17]/Q
                         net (fo=2, routed)           0.826     0.283    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[17]
    SLICE_X35Y59         LUT4 (Prop_lut4_I3_O)        0.296     0.579 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.670     1.249    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I4_O)        0.124     1.373 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.263     1.636    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.760 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.574     2.335    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X35Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.459 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.193     3.652    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X35Y62         LUT2 (Prop_lut2_I1_O)        0.152     3.804 r  u_top_vga/u_mouse_ctl/timeout_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.804    u_top_vga/u_mouse_ctl/timeout_cnt[23]
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]/C
                         clock pessimism              0.577     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.075     9.012    u_top_vga/u_mouse_ctl/timeout_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 1.320ns (28.242%)  route 3.354ns (71.758%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.543 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[25]/Q
                         net (fo=2, routed)           0.985     0.442    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[25]
    SLICE_X40Y59         LUT4 (Prop_lut4_I2_O)        0.327     0.769 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.308     1.077    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_7_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.326     1.403 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4/O
                         net (fo=1, routed)           0.808     2.211    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_4_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.335 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.253     3.588    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.712 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.712    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X39Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428     8.432    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.562     8.994    
                         clock uncertainty           -0.074     8.920    
    SLICE_X39Y66         FDCE (Setup_fdce_C_D)        0.029     8.949    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/right_down_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.236%)  route 0.225ns (54.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.556    -0.625    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/Q
                         net (fo=6, routed)           0.225    -0.259    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[29]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045    -0.214 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/right_down_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_43
    SLICE_X35Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/right_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/right_down_reg/C
                         clock pessimism              0.503    -0.363    
    SLICE_X35Y65         FDCE (Hold_fdce_C_D)         0.092    -0.271    u_top_vga/u_mouse_ctl/right_down_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.229ns (47.831%)  route 0.250ns (52.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.556    -0.625    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.250    -0.248    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]_0[0]
    SLICE_X34Y65         LUT3 (Prop_lut3_I0_O)        0.101    -0.147 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_1_in[1]
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.131    -0.232    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.190ns (37.596%)  route 0.315ns (62.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.315    -0.170    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X34Y65         LUT3 (Prop_lut3_I0_O)        0.049    -0.121 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_1_in[3]
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X34Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[3]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X34Y65         FDRE (Hold_fdre_C_D)         0.131    -0.232    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.217    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_bit_count
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[0]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y64         FDRE (Hold_fdre_C_R)        -0.018    -0.379    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.217    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_bit_count
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[1]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y64         FDRE (Hold_fdre_C_R)        -0.018    -0.379    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.217    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_bit_count
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[2]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y64         FDRE (Hold_fdre_C_R)        -0.018    -0.379    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.378%)  route 0.217ns (60.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y64         FDPE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.217    -0.266    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/reset_bit_count
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[3]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X33Y64         FDRE (Hold_fdre_C_R)        -0.018    -0.379    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.144%)  route 0.329ns (63.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.329    -0.157    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[8]_0[2]
    SLICE_X34Y66         LUT5 (Prop_lut5_I0_O)        0.045    -0.112 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.112    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X34Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X34Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.503    -0.364    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121    -0.243    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/haswheel_reg/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y67         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDPE (Prop_fdpe_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/Q
                         net (fo=12, routed)          0.099    -0.386    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[0]
    SLICE_X38Y67         LUT5 (Prop_lut5_I1_O)        0.048    -0.338 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000    -0.338    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_40
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.868    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/haswheel_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.131    -0.482    u_top_vga/u_mouse_ctl/haswheel_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.841ns  (logic 8.759ns (36.740%)  route 15.082ns (63.260%))
  Logic Levels:           27  (CARRY4=10 LUT2=1 LUT3=4 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.564    -0.948    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/Q
                         net (fo=106, routed)         1.299     0.808    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2_0
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.124     0.932 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3006/O
                         net (fo=6, routed)           0.833     1.765    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3006_n_0
    SLICE_X36Y29         LUT5 (Prop_lut5_I3_O)        0.152     1.917 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2314/O
                         net (fo=75, routed)          1.396     3.312    u_top_vga/u_vga_timing/rgb_nxt6[6]
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.326     3.638 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4445/O
                         net (fo=1, routed)           1.110     4.748    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4445_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I1_O)        0.124     4.872 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3696/O
                         net (fo=1, routed)           0.000     4.872    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2374_1[1]
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.452 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3066/O[2]
                         net (fo=2, routed)           0.836     6.288    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3066_n_5
    SLICE_X34Y25         LUT3 (Prop_lut3_I1_O)        0.331     6.619 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2372/O
                         net (fo=2, routed)           0.847     7.466    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2372_n_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I3_O)        0.331     7.797 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2376/O
                         net (fo=1, routed)           0.000     7.797    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2376_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.173 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1898/CO[3]
                         net (fo=1, routed)           0.000     8.173    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1898_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.412 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895/O[2]
                         net (fo=2, routed)           0.669     9.081    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895_n_5
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.330     9.411 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1404/O
                         net (fo=2, routed)           0.679    10.091    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1404_n_0
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.331    10.422 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1408/O
                         net (fo=1, routed)           0.000    10.422    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1408_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.798 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968/CO[3]
                         net (fo=1, routed)           0.000    10.798    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.121 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402/O[1]
                         net (fo=1, routed)           0.450    11.570    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402_n_6
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.456 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_963/O[2]
                         net (fo=2, routed)           0.517    12.973    u_top_vga/u_draw_bg/PCIN_0[22]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.302    13.275 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1382/O
                         net (fo=1, routed)           0.000    13.275    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1382_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.825 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956/CO[3]
                         net (fo=1, routed)           0.000    13.825    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.159 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_961/O[1]
                         net (fo=4, routed)           0.968    15.127    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.332    15.459 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_450/O
                         net (fo=2, routed)           0.637    16.095    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_450_n_0
    SLICE_X14Y28         LUT4 (Prop_lut4_I3_O)        0.331    16.426 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_454/O
                         net (fo=1, routed)           0.000    16.426    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_454_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.802 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_179/CO[3]
                         net (fo=1, routed)           0.000    16.802    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_179_n_0
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.125 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_441/O[1]
                         net (fo=1, routed)           0.588    17.713    u_top_vga/u_draw_bg/rgb_nxt42_out[29]
    SLICE_X12Y24         LUT4 (Prop_lut4_I3_O)        0.306    18.019 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_177/O
                         net (fo=1, routed)           0.670    18.689    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_177_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.813 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_75/O
                         net (fo=1, routed)           0.452    19.265    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_75_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.124    19.389 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_34/O
                         net (fo=1, routed)           1.802    21.191    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_34_n_0
    SLICE_X50Y41         LUT4 (Prop_lut4_I1_O)        0.124    21.315 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_12/O
                         net (fo=2, routed)           1.045    22.360    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124    22.484 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.285    22.769    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.124    22.893 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.893    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X31Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.444    23.449    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X31Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.492    23.940    
                         clock uncertainty           -0.087    23.853    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)        0.031    23.884    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -22.893    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.615ns  (logic 8.882ns (37.612%)  route 14.733ns (62.388%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT3=4 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.560    -0.952    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.461     0.965    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0_0
    SLICE_X14Y34         LUT2 (Prop_lut2_I1_O)        0.150     1.115 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_53/O
                         net (fo=9, routed)           0.701     1.816    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I1_O)        0.328     2.144 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273/O
                         net (fo=12, routed)          0.664     2.809    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3273_n_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.124     2.933 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2578/O
                         net (fo=123, routed)         1.290     4.222    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_25
    SLICE_X14Y31         LUT2 (Prop_lut2_I0_O)        0.146     4.368 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571/O
                         net (fo=1, routed)           1.082     5.450    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4571_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I2_O)        0.328     5.778 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4021/O
                         net (fo=1, routed)           0.000     5.778    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2610_1[1]
    SLICE_X14Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.356 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292/O[2]
                         net (fo=2, routed)           0.953     7.309    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3292_n_5
    SLICE_X12Y38         LUT3 (Prop_lut3_I1_O)        0.330     7.639 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2608/O
                         net (fo=2, routed)           0.708     8.347    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2608_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I3_O)        0.331     8.678 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2612/O
                         net (fo=1, routed)           0.000     8.678    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2612_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.054 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2040/CO[3]
                         net (fo=1, routed)           0.000     9.054    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2040_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.369 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061/O[3]
                         net (fo=2, routed)           0.995    10.364    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2061_n_4
    SLICE_X9Y39          LUT3 (Prop_lut3_I0_O)        0.332    10.696 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2048/O
                         net (fo=2, routed)           0.645    11.342    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2048_n_0
    SLICE_X9Y40          LUT4 (Prop_lut4_I3_O)        0.332    11.674 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2052/O
                         net (fo=1, routed)           0.000    11.674    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2052_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.206 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553/CO[3]
                         net (fo=1, routed)           0.000    12.206    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1553_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.540 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029/O[1]
                         net (fo=1, routed)           0.582    13.122    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2029_n_6
    SLICE_X10Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    14.003 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1531/O[2]
                         net (fo=2, routed)           0.680    14.683    u_top_vga/u_draw_bg/PCIN__3[26]
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.301    14.984 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534/O
                         net (fo=1, routed)           0.000    14.984    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1534_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.564 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083/O[2]
                         net (fo=4, routed)           0.658    16.222    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1083_n_5
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.327    16.549 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_575/O
                         net (fo=2, routed)           0.561    17.110    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_575_n_0
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.332    17.442 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_579/O
                         net (fo=1, routed)           0.000    17.442    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_579_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.989 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_225/O[2]
                         net (fo=1, routed)           0.516    18.505    u_top_vga/u_draw_bg/rgb_nxt436_out[30]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.302    18.807 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_223/O
                         net (fo=1, routed)           0.665    19.472    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_223_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I1_O)        0.124    19.596 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_90/O
                         net (fo=1, routed)           0.306    19.903    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_90_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.027 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_37/O
                         net (fo=1, routed)           1.188    21.215    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_37_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.339 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.925    22.264    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.124    22.388 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.151    22.539    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.124    22.663 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.663    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X33Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.444    23.449    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X33Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.492    23.940    
                         clock uncertainty           -0.087    23.853    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)        0.031    23.884    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -22.663    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.933ns  (logic 8.911ns (40.628%)  route 13.022ns (59.372%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.921    20.086    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.124    20.210 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=4, routed)           0.713    20.923    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[8]_1
    SLICE_X2Y61          LUT6 (Prop_lut6_I3_O)        0.124    21.047 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    21.047    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[8]
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X2Y61          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.576    24.086    
                         clock uncertainty           -0.087    23.999    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.079    24.078    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.078    
                         arrival time                         -21.047    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.793ns  (logic 8.911ns (40.889%)  route 12.882ns (59.111%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.879    20.044    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.124    20.168 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.615    20.783    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124    20.907 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.907    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[4]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.029    24.014    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.014    
                         arrival time                         -20.907    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.790ns  (logic 8.911ns (40.894%)  route 12.879ns (59.106%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.879    20.044    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.124    20.168 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.612    20.780    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124    20.904 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.904    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[5]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031    24.016    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -20.904    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.762ns  (logic 8.911ns (40.948%)  route 12.851ns (59.052%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 23.511 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.950    20.115    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124    20.239 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.513    20.752    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[0]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.124    20.876 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.876    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[0]
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.507    23.511    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X0Y59          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]/C
                         clock pessimism              0.576    24.087    
                         clock uncertainty           -0.087    24.000    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.029    24.029    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -20.876    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.716ns  (logic 8.911ns (41.034%)  route 12.805ns (58.966%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.879    20.044    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.124    20.168 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.538    20.706    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124    20.830 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    20.830    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[7]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.032    24.017    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                         -20.830    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.713ns  (logic 8.911ns (41.040%)  route 12.802ns (58.960%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 23.510 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.879    20.044    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.124    20.168 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.535    20.703    u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124    20.827 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    20.827    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[6]
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.506    23.510    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X4Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.562    24.072    
                         clock uncertainty           -0.087    23.985    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031    24.016    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.016    
                         arrival time                         -20.827    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.717ns  (logic 8.911ns (41.033%)  route 12.806ns (58.967%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 f  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.950    20.115    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.124    20.239 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.468    20.707    u_top_vga/u_draw_player_ctl/vga_out\\.rgb_reg[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.124    20.831 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.831    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[2]
    SLICE_X0Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.508    23.512    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X0Y57          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.576    24.088    
                         clock uncertainty           -0.087    24.001    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.032    24.033    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.033    
                         arrival time                         -20.831    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.563ns  (logic 8.911ns (41.325%)  route 12.652ns (58.675%))
  Logic Levels:           27  (CARRY4=14 LUT3=3 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.626    -0.886    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X1Y56          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.vcount_reg[1]/Q
                         net (fo=14, routed)          1.262     0.832    u_top_vga/u_draw_rect/Q[1]
    SLICE_X4Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.506 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700/CO[3]
                         net (fo=1, routed)           0.000     1.506    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_700_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782/CO[3]
                         net (fo=1, routed)           0.000     1.620    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_782_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_i_784/O[3]
                         net (fo=79, routed)          1.407     3.340    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_0[3]
    SLICE_X0Y62          LUT6 (Prop_lut6_I1_O)        0.306     3.646 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838/O
                         net (fo=2, routed)           0.777     4.424    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_838_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     4.548 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0/O
                         net (fo=1, routed)           0.000     4.548    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_842__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.946 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706/CO[3]
                         net (fo=1, routed)           0.000     4.946    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_706_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.060 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771/CO[3]
                         net (fo=1, routed)           0.000     5.060    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_771_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.282 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897/O[0]
                         net (fo=2, routed)           0.961     6.243    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_897_n_7
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.327     6.570 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748/O
                         net (fo=2, routed)           0.666     7.236    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_748_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752/O
                         net (fo=1, routed)           0.000     7.562    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_752_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.142 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640/O[2]
                         net (fo=2, routed)           0.788     8.930    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_640_n_5
    SLICE_X5Y66          LUT3 (Prop_lut3_I0_O)        0.331     9.261 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538/O
                         net (fo=2, routed)           0.422     9.683    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_538_n_0
    SLICE_X5Y66          LUT4 (Prop_lut4_I3_O)        0.327    10.010 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542/O
                         net (fo=1, routed)           0.000    10.010    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_542_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.411 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462/CO[3]
                         net (fo=1, routed)           0.000    10.411    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_462_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.745 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633/O[1]
                         net (fo=1, routed)           0.754    11.500    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_633_n_6
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    12.353 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532/CO[3]
                         net (fo=1, routed)           0.000    12.353    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_532_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.575 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_555/O[0]
                         net (fo=2, routed)           0.628    13.202    u_top_vga/u_draw_player1/PCIN[28]
    SLICE_X6Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.571    13.773 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484/CO[3]
                         net (fo=1, routed)           0.000    13.773    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_484_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_482/O[0]
                         net (fo=4, routed)           1.009    15.001    u_top_vga/u_draw_player1/p_1_in[29]
    SLICE_X13Y73         LUT3 (Prop_lut3_I2_O)        0.321    15.322 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402/O
                         net (fo=2, routed)           0.860    16.182    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_402_n_0
    SLICE_X13Y73         LUT4 (Prop_lut4_I0_O)        0.332    16.514 r  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406/O
                         net (fo=1, routed)           0.000    16.514    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_406_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.762 r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_i_284__0/O[2]
                         net (fo=1, routed)           0.702    17.464    u_top_vga/u_draw_player1/rgb_nxt32_out[30]
    SLICE_X13Y75         LUT5 (Prop_lut5_I2_O)        0.302    17.766 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0/O
                         net (fo=1, routed)           0.510    18.276    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_117__0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.400 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.641    19.042    u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.166 f  u_top_vga/u_draw_player1/vga_out\\.rgb[11]_i_15__0/O
                         net (fo=3, routed)           0.921    20.086    u_top_vga/u_draw_player_ctl/rgb_nxt1_2
    SLICE_X2Y61          LUT4 (Prop_lut4_I3_O)        0.124    20.210 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=4, routed)           0.343    20.553    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[8]_1
    SLICE_X4Y61          LUT6 (Prop_lut6_I3_O)        0.124    20.677 r  u_top_vga/u_draw_rect/vga_out\\.rgb[10]_i_1__0/O
                         net (fo=1, routed)           0.000    20.677    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[11]_2[10]
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.504    23.508    u_top_vga/u_draw_player1/clk40MHz
    SLICE_X4Y61          FDRE                                         r  u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X4Y61          FDRE (Setup_fdre_C_D)        0.029    24.012    u_top_vga/u_draw_player1/vga_out\\.rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         24.012    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                  3.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.161%)  route 0.277ns (62.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.566    -0.615    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X8Y45          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/Q
                         net (fo=5, routed)           0.277    -0.174    u_top_vga/u_draw_buttons/D[2]
    SLICE_X8Y52          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X8Y52          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.063    -0.283    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.965%)  route 0.279ns (60.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.557    -0.624    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/Q
                         net (fo=118, routed)         0.279    -0.204    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep_1
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045    -0.159 r  u_top_vga/u_vga_timing/vga_out\\.vcount[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    u_top_vga/u_vga_timing/vga_out\\.vcount[5]_rep_i_1__0_n_0
    SLICE_X39Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.824    -0.866    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X39Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/C
                         clock pessimism              0.503    -0.362    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.092    -0.270    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg2[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.306%)  route 0.086ns (31.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.592    -0.589    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X4Y50          FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.086    -0.362    u_top_vga/u_draw_rect_ctl/state[1]
    SLICE_X5Y50          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  u_top_vga/u_draw_rect_ctl/ypos_rect[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    u_top_vga/u_draw_rect_ctl/ypos_nxt[6]
    SLICE_X5Y50          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.863    -0.827    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X5Y50          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[6]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092    -0.484    u_top_vga/u_draw_rect_ctl/ypos_rect_reg[6]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.011%)  route 0.124ns (39.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=118, routed)         0.124    -0.353    u_top_vga/u_vga_timing/vga_out\\.hcount[9]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.045    -0.308 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.308    u_top_vga/u_vga_timing/p_0_in__0[10]
    SLICE_X30Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.832    -0.858    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y44         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120    -0.485    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.564    -0.617    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X29Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.110    -0.366    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r_1
    SLICE_X29Y47         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.834    -0.856    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X29Y47         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r/C
                         clock pessimism              0.238    -0.617    
    SLICE_X29Y47         FDRE (Hold_fdre_C_D)         0.072    -0.545    u_top_vga/u_draw_rect/vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk/inst/seq_reg2[6]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.592    -0.589    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X6Y52          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[9]/Q
                         net (fo=2, routed)           0.111    -0.314    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[9]
    SLICE_X5Y53          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.861    -0.828    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X5Y53          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[9]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.070    -0.504    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.642%)  route 0.165ns (56.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.563    -0.618    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/Q
                         net (fo=8, routed)           0.165    -0.325    u_top_vga/u_draw_rect/vga_tim\\.vsync
    SLICE_X30Y46         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.832    -0.858    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y46         SRL16E                                       r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.522    u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.374%)  route 0.407ns (68.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.562    -0.619    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X31Y41         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           0.407    -0.072    u_top_vga/u_draw_bg/vga_bg\\.rgb[11]
    SLICE_X8Y51          LUT5 (Prop_lut5_I4_O)        0.045    -0.027 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.027    u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]_0[2]
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.834    -0.855    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X8Y51          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.120    -0.226    u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.hsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_rect/vga_out\\.vsync_reg_srl3___u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.261ns  (logic 0.580ns (17.788%)  route 2.681ns (82.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           2.681    22.171    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124    22.295 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    22.295    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X14Y60         FDRE (Setup_fdre_C_D)        0.077    23.710    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.710    
                         arrival time                         -22.295    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.251ns  (logic 0.580ns (17.842%)  route 2.671ns (82.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    19.490 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           2.671    22.161    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.124    22.285 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000    22.285    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2_n_0
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X14Y60         FDRE (Setup_fdre_C_D)        0.081    23.714    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                         -22.285    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.796ns  (logic 0.580ns (20.746%)  route 2.216ns (79.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           2.216    21.706    u_top_vga/u_draw_player_ctl/right
    SLICE_X13Y60         LUT6 (Prop_lut6_I1_O)        0.124    21.830 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    21.830    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    23.442    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    23.840    
                         clock uncertainty           -0.207    23.633    
    SLICE_X13Y60         FDRE (Setup_fdre_C_D)        0.031    23.664    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.664    
                         arrival time                         -21.830    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.776%)  route 1.638ns (78.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 23.429 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           1.638    21.128    u_top_vga/u_mouse_to_gpio/right
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.425    23.429    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/C
                         clock pessimism              0.398    23.827    
                         clock uncertainty           -0.207    23.620    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)       -0.081    23.539    u_top_vga/u_mouse_to_gpio/gpio_right_output_reg
  -------------------------------------------------------------------
                         required time                         23.539    
                         arrival time                         -21.128    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.082ns  (logic 0.456ns (21.899%)  route 1.626ns (78.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 23.429 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    19.034    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    19.490 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.626    21.116    u_top_vga/u_mouse_to_gpio/left
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.425    23.429    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/C
                         clock pessimism              0.398    23.827    
                         clock uncertainty           -0.207    23.620    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)       -0.067    23.553    u_top_vga/u_mouse_to_gpio/gpio_left_output_reg
  -------------------------------------------------------------------
                         required time                         23.553    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                  2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.234%)  route 0.632ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.632     0.149    u_top_vga/u_mouse_to_gpio/left
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.820    -0.869    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_left_output_reg/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.107    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.070    -0.037    u_top_vga/u_mouse_to_gpio/gpio_left_output_reg
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.757%)  route 0.653ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           0.653     0.170    u_top_vga/u_mouse_to_gpio/right
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.820    -0.869    u_top_vga/u_mouse_to_gpio/clk40MHz
    SLICE_X31Y68         FDCE                                         r  u_top_vga/u_mouse_to_gpio/gpio_right_output_reg/C
                         clock pessimism              0.555    -0.314    
                         clock uncertainty            0.207    -0.107    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.066    -0.041    u_top_vga/u_mouse_to_gpio/gpio_right_output_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.522%)  route 0.767ns (80.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.767     0.284    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.329    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_2_n_0
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.121     0.025    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.116%)  route 0.768ns (76.884%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           0.593     0.110    u_top_vga/u_draw_player_ctl/right
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.155 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.175     0.330    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X13Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.375 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.375    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.092    -0.004    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.231ns (21.088%)  route 0.864ns (78.912%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           0.593     0.110    u_top_vga/u_draw_player_ctl/right
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.155 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.271     0.426    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_2__0_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.471 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.471    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.207    -0.096    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120     0.024    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.447    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 2.871ns (33.162%)  route 5.787ns (66.838%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.497 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.996     7.493    u_top_vga/u_draw_player_ctl/in36[5]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.306     7.799 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]_i_1/O
                         net (fo=1, routed)           0.859     8.658    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[5]
    SLICE_X13Y62         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 2.899ns (34.272%)  route 5.560ns (65.728%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.530 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[2]
                         net (fo=1, routed)           1.135     7.665    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.301     7.966 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.493     8.459    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 2.988ns (35.962%)  route 5.321ns (64.038%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.614 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.822     7.436    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.306     7.742 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.567     8.309    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 2.981ns (36.522%)  route 5.181ns (63.478%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.606 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.595     7.201    u_top_vga/u_draw_player_ctl/in36[11]
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.307     7.508 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.655     8.163    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.053ns  (logic 2.782ns (34.550%)  route 5.270ns (65.450%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.413 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.960     7.373    u_top_vga/u_draw_player_ctl/in36[6]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.301     7.674 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     8.053    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 2.864ns (35.813%)  route 5.133ns (64.187%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.489 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.568     7.057    u_top_vga/u_draw_player_ctl/in36[7]
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.307     7.364 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.634     7.998    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X10Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 2.873ns (36.298%)  route 5.042ns (63.702%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.291 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.291    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.510 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.611     7.121    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.295     7.416 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.500     7.916    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 2.659ns (33.759%)  route 5.218ns (66.241%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.284 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.300     6.584    u_top_vga/u_draw_player_ctl/in36[3]
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.307     6.891 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_1/O
                         net (fo=1, routed)           0.986     7.877    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[3]
    SLICE_X13Y62         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.642ns  (logic 2.756ns (36.068%)  route 4.885ns (63.932%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          2.911     4.372    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.496 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9/O
                         net (fo=12, routed)          1.021     5.517    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_9_n_0
    SLICE_X12Y60         LUT6 (Prop_lut6_I0_O)        0.124     5.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     5.641    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.174 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.174    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.393 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.954     7.347    u_top_vga/u_draw_player_ctl/in36[4]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.295     7.642 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.642    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 2.426ns (31.812%)  route 5.201ns (68.188%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA3_IBUF_inst/O
                         net (fo=5, routed)           3.748     5.201    u_top_vga/u_draw_player_ctl/JA3_IBUF
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     5.325 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     5.325    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_4_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.872 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.982     6.854    u_top_vga/u_draw_player_ctl/in35[2]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.302     7.156 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.471     7.627    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X15Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 0.449ns (21.187%)  route 1.671ns (78.813%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.346     1.576    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.621 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     1.621    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_7_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.691 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.325     2.015    u_top_vga/u_draw_player_ctl/in36[4]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.105     2.120 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.120    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 0.541ns (24.334%)  route 1.683ns (75.666%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.342     1.572    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.726    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.779 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[0]
                         net (fo=1, routed)           0.182     1.960    u_top_vga/u_draw_player_ctl/in36[8]
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.105     2.065 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.159     2.224    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 0.449ns (20.178%)  route 1.777ns (79.822%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.342     1.572    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.681 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.207     1.888    u_top_vga/u_draw_player_ctl/in36[7]
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.111     1.999 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_1/O
                         net (fo=1, routed)           0.228     2.226    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[7]
    SLICE_X10Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 0.447ns (20.008%)  route 1.788ns (79.992%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.344     1.574    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.619 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     1.619    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_5_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.684 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.328     2.011    u_top_vga/u_draw_player_ctl/in36[6]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.108     2.119 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.235    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 0.447ns (19.685%)  route 1.825ns (80.315%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.578     1.807    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.852    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_6_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.917 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[2]
                         net (fo=1, routed)           0.102     2.019    u_top_vga/u_draw_player_ctl/in36[2]
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.108     2.127 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.145     2.272    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X15Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 0.581ns (24.806%)  route 1.762ns (75.194%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.342     1.572    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.726    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.816 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.238     2.054    u_top_vga/u_draw_player_ctl/in36[9]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.108     2.162 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]_i_1/O
                         net (fo=1, routed)           0.181     2.343    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[9]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 0.586ns (24.985%)  route 1.760ns (75.015%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.342     1.572    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.726    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     1.818 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[3]
                         net (fo=1, routed)           0.199     2.016    u_top_vga/u_draw_player_ctl/in36[11]
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.111     2.127 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_1/O
                         net (fo=1, routed)           0.219     2.346    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[11]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 0.448ns (18.640%)  route 1.957ns (81.360%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.344     1.574    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.619 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     1.619    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_6_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.685 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.330     2.014    u_top_vga/u_draw_player_ctl/in36[5]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.108     2.122 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]_i_1/O
                         net (fo=1, routed)           0.282     2.405    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[5]
    SLICE_X13Y62         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 0.448ns (18.312%)  route 1.999ns (81.688%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.648     1.877    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.922 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.922    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_7_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.988 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[3]_i_3/O[1]
                         net (fo=1, routed)           0.162     2.150    u_top_vga/u_draw_player_ctl/in36[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I5_O)        0.108     2.258 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.190     2.448    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X10Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA2
                            (input port)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 0.557ns (22.533%)  route 1.916ns (77.467%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA2 (IN)
                         net (fo=0)                   0.000     0.000    JA2
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA2_IBUF_inst/O
                         net (fo=17, routed)          1.342     1.572    u_top_vga/u_draw_player_ctl/JA2_IBUF
    SLICE_X12Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.617 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.617    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_4_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.726 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.726    u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[7]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.792 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[11]_i_4/O[2]
                         net (fo=1, routed)           0.417     2.209    u_top_vga/u_draw_player_ctl/in36[10]
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.108     2.317 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.156     2.473    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 3.978ns (49.274%)  route 4.095ns (50.726%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.547    -0.965    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.095     3.586    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.108 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.108    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 3.975ns (50.668%)  route 3.870ns (49.332%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.547    -0.965    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X35Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.509 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           3.870     3.361    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     6.879 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.879    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 1.963ns (29.005%)  route 4.805ns (70.995%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.635 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.635    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.958 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     4.552    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.306     4.858 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.944     5.802    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 1.839ns (27.173%)  route 4.929ns (72.827%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.833 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.961     4.794    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.307     5.101 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.701     5.802    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X11Y56         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.723ns  (logic 1.956ns (29.095%)  route 4.767ns (70.905%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.635 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.635    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.950 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.686     4.635    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.307     4.942 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.814     5.757    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.541ns  (logic 1.846ns (28.224%)  route 4.695ns (71.776%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.841 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.848     4.689    u_top_vga/u_draw_player_ctl/in33[5]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.306     4.995 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.580     5.575    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.476ns  (logic 1.848ns (28.535%)  route 4.628ns (71.465%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.635 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.635    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.854 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.748     4.602    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.295     4.897 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.614     5.510    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 1.619ns (25.125%)  route 4.825ns (74.875%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     3.613 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.755     4.367    u_top_vga/u_draw_player_ctl/in33[3]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.307     4.674 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.803     5.478    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.423ns  (logic 1.757ns (27.356%)  route 4.666ns (72.644%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.757 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.591     4.348    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.301     4.649 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           0.808     5.457    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 1.874ns (29.692%)  route 4.437ns (70.308%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          1.940     1.430    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y59         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     2.881    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     3.005 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     3.005    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.518 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.518    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.635 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.635    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.874 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.839     4.712    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.301     5.013 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.332     5.346    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.247ns  (logic 0.359ns (28.795%)  route 0.888ns (71.205%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.484     0.001    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.046 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     0.046    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.111 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.288     0.398    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.108     0.506 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.116     0.622    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 0.361ns (26.721%)  route 0.990ns (73.279%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.482    -0.001    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.044 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5/O
                         net (fo=1, routed)           0.000     0.044    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_5_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.108 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.235     0.342    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.111     0.453 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.273     0.727    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.361ns (25.851%)  route 1.035ns (74.149%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.570     0.087    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.132 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     0.132    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_8_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.202 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.268     0.470    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.105     0.575 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.198     0.772    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.359ns (25.317%)  route 1.059ns (74.683%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.574     0.091    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.136 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.136    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.201 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.205     0.406    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.108     0.514 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           0.280     0.794    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.419ns  (logic 0.363ns (25.577%)  route 1.056ns (74.423%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           0.764     0.281    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.326 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.326    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.396 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/O[0]
                         net (fo=1, routed)           0.136     0.532    u_top_vga/u_draw_player_ctl/in32[0]
    SLICE_X12Y55         LUT6 (Prop_lut6_I2_O)        0.107     0.639 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]_i_1/O
                         net (fo=1, routed)           0.156     0.795    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[0]
    SLICE_X13Y55         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.460ns  (logic 0.399ns (27.329%)  route 1.061ns (72.671%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=6, routed)           0.764     0.281    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.326 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     0.326    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_8_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.432 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_3/O[1]
                         net (fo=1, routed)           0.120     0.552    u_top_vga/u_draw_player_ctl/in32[1]
    SLICE_X10Y55         LUT6 (Prop_lut6_I5_O)        0.107     0.659 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]_i_1/O
                         net (fo=1, routed)           0.177     0.836    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[1]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 0.360ns (24.633%)  route 1.101ns (75.367%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.581     0.098    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.143 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_7/O
                         net (fo=1, routed)           0.000     0.143    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_7_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.209 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.197     0.406    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.108     0.514 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.323     0.837    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.359ns (23.898%)  route 1.143ns (76.102%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.654     0.171    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.216 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.216    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_5_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.281 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.266     0.546    u_top_vga/u_draw_player_ctl/in33[2]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.108     0.654 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]_i_1/O
                         net (fo=1, routed)           0.224     0.878    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[2]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.510ns  (logic 0.361ns (23.908%)  route 1.149ns (76.092%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.572     0.089    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.134 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.134    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_4_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.198 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.348     0.545    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.111     0.656 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.229     0.886    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X11Y56         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 0.361ns (23.344%)  route 1.185ns (76.656%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X31Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=15, routed)          0.743     0.260    u_top_vga/u_draw_player_ctl/left
    SLICE_X14Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     0.305    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_7_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.375 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.161     0.536    u_top_vga/u_draw_player_ctl/in33[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I1_O)        0.105     0.641 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.281     0.922    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 2.211ns (26.783%)  route 6.044ns (73.217%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.132 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.455 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.594     6.049    u_top_vga/u_draw_player_ctl/in33[9]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.306     6.355 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]_i_1/O
                         net (fo=1, routed)           0.944     7.299    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[9]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 2.087ns (25.281%)  route 6.168ns (74.719%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.330 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.961     6.291    u_top_vga/u_draw_player_ctl/in33[7]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.307     6.598 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_1/O
                         net (fo=1, routed)           0.701     7.299    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[7]
    SLICE_X11Y56         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 2.204ns (26.844%)  route 6.006ns (73.156%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.132 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.447 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.686     6.133    u_top_vga/u_draw_player_ctl/in33[11]
    SLICE_X14Y58         LUT6 (Prop_lut6_I1_O)        0.307     6.440 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.814     7.254    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 2.094ns (26.083%)  route 5.934ns (73.917%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.338 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.848     6.186    u_top_vga/u_draw_player_ctl/in33[5]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.306     6.492 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]_i_1/O
                         net (fo=1, routed)           0.580     7.072    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[5]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 2.096ns (26.319%)  route 5.868ns (73.681%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.132 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.351 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.748     6.099    u_top_vga/u_draw_player_ctl/in33[8]
    SLICE_X9Y57          LUT6 (Prop_lut6_I1_O)        0.295     6.394 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]_i_1/O
                         net (fo=1, routed)           0.614     7.008    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[8]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 1.867ns (23.539%)  route 6.064ns (76.461%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.110 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.755     5.865    u_top_vga/u_draw_player_ctl/in33[3]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.307     6.172 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_1/O
                         net (fo=1, routed)           0.803     6.975    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[3]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 2.005ns (25.347%)  route 5.905ns (74.653%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.254 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.591     5.846    u_top_vga/u_draw_player_ctl/in33[6]
    SLICE_X10Y55         LUT6 (Prop_lut6_I1_O)        0.301     6.147 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]_i_1/O
                         net (fo=1, routed)           0.808     6.954    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[6]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 2.122ns (27.208%)  route 5.677ns (72.792%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.132 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.132    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.371 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.839     6.210    u_top_vga/u_draw_player_ctl/in33[10]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.301     6.511 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]_i_1/O
                         net (fo=1, routed)           0.332     6.843    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[10]
    SLICE_X10Y58         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 1.979ns (25.428%)  route 5.804ns (74.572%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.556    -0.956    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/Q
                         net (fo=34, routed)          1.781     1.281    u_top_vga/u_draw_player_ctl/Q[7]
    SLICE_X14Y59         LUT4 (Prop_lut4_I3_O)        0.124     1.405 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7/O
                         net (fo=14, routed)          0.683     2.088    u_top_vga/u_draw_player_ctl/FSM_sequential_state[2]_i_7_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     2.212 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10/O
                         net (fo=1, routed)           0.715     2.927    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.051 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9/O
                         net (fo=12, routed)          1.327     4.378    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_9_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.502 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     4.502    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_7_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.015 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.015    u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.234 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.502     5.736    u_top_vga/u_draw_player_ctl/in33[4]
    SLICE_X12Y55         LUT6 (Prop_lut6_I1_O)        0.295     6.031 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]_i_1/O
                         net (fo=1, routed)           0.795     6.827    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[4]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.718ns  (logic 0.467ns (65.002%)  route 0.251ns (34.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.435    -1.561    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[4]/Q
                         net (fo=11, routed)          0.251    -0.942    u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]_0[1]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.100    -0.842 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.842    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[4]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.955ns  (logic 0.467ns (48.876%)  route 0.488ns (51.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.435    -1.561    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[6]/Q
                         net (fo=13, routed)          0.172    -1.022    u_top_vga/u_draw_player_ctl/xpos_player2_reg[9]_0[3]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.100    -0.922 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]_i_1/O
                         net (fo=1, routed)           0.317    -0.605    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[6]
    SLICE_X14Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.161ns  (logic 0.467ns (40.238%)  route 0.694ns (59.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.437    -1.559    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.192 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/Q
                         net (fo=9, routed)           0.358    -0.834    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[0]
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.100    -0.734 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]_i_1/O
                         net (fo=1, routed)           0.335    -0.398    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[0]
    SLICE_X13Y62         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.243ns  (logic 0.518ns (41.670%)  route 0.725ns (58.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=56, routed)          0.303    -0.836    u_top_vga/u_draw_player_ctl/state__0[1]
    SLICE_X13Y60         LUT6 (Prop_lut6_I3_O)        0.100    -0.736 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]_i_1/O
                         net (fo=1, routed)           0.422    -0.315    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[1]
    SLICE_X10Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.296ns  (logic 0.518ns (39.961%)  route 0.778ns (60.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.418    -1.140 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.383    -0.757    u_top_vga/u_draw_player_ctl/state__0[2]
    SLICE_X14Y60         LUT6 (Prop_lut6_I3_O)        0.100    -0.657 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]_i_1/O
                         net (fo=1, routed)           0.395    -0.262    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[2]
    SLICE_X15Y60         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.518ns (37.855%)  route 0.850ns (62.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.435    -1.561    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[8]/Q
                         net (fo=9, routed)           0.442    -0.700    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[8]
    SLICE_X12Y63         LUT6 (Prop_lut6_I0_O)        0.100    -0.600 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]_i_1/O
                         net (fo=1, routed)           0.408    -0.192    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[8]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.467ns (33.853%)  route 0.913ns (66.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.440    -1.556    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.367    -1.189 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/Q
                         net (fo=35, routed)          0.509    -0.680    u_top_vga/u_draw_player_ctl/Q[0]
    SLICE_X12Y55         LUT6 (Prop_lut6_I5_O)        0.100    -0.580 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]_i_1/O
                         net (fo=1, routed)           0.403    -0.176    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[0]
    SLICE_X13Y55         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.394ns  (logic 0.518ns (37.162%)  route 0.876ns (62.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.435    -1.561    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.418    -1.143 r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[10]/Q
                         net (fo=7, routed)           0.473    -0.670    u_top_vga/u_draw_player_ctl/xpos_player_ctl2[10]
    SLICE_X12Y63         LUT6 (Prop_lut6_I1_O)        0.100    -0.570 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]_i_1/O
                         net (fo=1, routed)           0.403    -0.167    u_top_vga/u_draw_player_ctl/xpos_nxt2__0[10]
    SLICE_X13Y63         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.426ns  (logic 0.518ns (36.334%)  route 0.908ns (63.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.441    -1.555    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/Q
                         net (fo=31, routed)          0.462    -0.675    u_top_vga/u_draw_player_ctl/Q[1]
    SLICE_X10Y55         LUT6 (Prop_lut6_I2_O)        0.100    -0.575 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]_i_1/O
                         net (fo=1, routed)           0.446    -0.129    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[1]
    SLICE_X9Y55          LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.518ns (34.462%)  route 0.985ns (65.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.438    -1.558    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y60         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.418    -1.140 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[2]/Q
                         net (fo=57, routed)          0.319    -0.821    u_top_vga/u_draw_player_ctl/state__0[2]
    SLICE_X14Y58         LUT6 (Prop_lut6_I4_O)        0.100    -0.721 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]_i_1/O
                         net (fo=1, routed)           0.666    -0.055    u_top_vga/u_draw_player_ctl/xpos_nxt1__0[11]
    SLICE_X12Y57         LDCE                                         r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.565ns (15.154%)  route 8.764ns (84.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.621    10.329    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428    -1.568    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.329ns  (logic 1.565ns (15.154%)  route 8.764ns (84.846%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.621    10.329    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.428    -1.568    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.239ns  (logic 1.565ns (15.288%)  route 8.673ns (84.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.530    10.239    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.239ns  (logic 1.565ns (15.288%)  route 8.673ns (84.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.530    10.239    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.049ns  (logic 1.565ns (15.576%)  route 8.484ns (84.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341    10.049    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.049ns  (logic 1.565ns (15.576%)  route 8.484ns (84.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341    10.049    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.049ns  (logic 1.565ns (15.576%)  route 8.484ns (84.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341    10.049    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.049ns  (logic 1.565ns (15.576%)  route 8.484ns (84.424%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.143     9.584    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.708 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.341    10.049    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.427    -1.569    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.555ns  (logic 1.565ns (16.382%)  route 7.990ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         6.990     8.432    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X35Y65         LUT1 (Prop_lut1_I0_O)        0.124     8.556 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.999     9.555    u_top_vga/u_mouse_ctl/u_draw_rect_ctl/p_0_in
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.425    -1.571    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.472ns  (logic 1.441ns (15.217%)  route 8.030ns (84.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=248, routed)         8.030     9.472    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X37Y68         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.425    -1.571    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y68         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.220ns (13.438%)  route 1.418ns (86.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.418     1.638    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X33Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.648ns  (logic 0.217ns (13.140%)  route 1.432ns (86.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.432     1.648    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X30Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X30Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.783ns  (logic 0.262ns (14.675%)  route 1.521ns (85.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.521     1.738    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.262ns (14.667%)  route 1.522ns (85.333%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.522     1.739    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.265ns (14.608%)  route 1.550ns (85.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.550     1.770    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.265ns (14.608%)  route 1.550ns (85.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.550     1.770    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.262ns (13.866%)  route 1.625ns (86.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.625     1.842    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.262ns (13.866%)  route 1.625ns (86.134%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.625     1.842    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X31Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.887 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X31Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.821    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X31Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.265ns (13.741%)  route 1.664ns (86.259%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.664     1.884    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.929 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.265ns (13.714%)  route 1.668ns (86.286%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.668     1.888    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X32Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           266 Endpoints
Min Delay           266 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.110ns  (logic 1.565ns (12.926%)  route 10.545ns (87.074%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.752    12.110    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X35Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.434    -1.561    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.877ns  (logic 1.565ns (13.179%)  route 10.312ns (86.821%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.519    11.877    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.437    -1.558    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.789ns  (logic 1.565ns (13.278%)  route 10.224ns (86.722%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.431    11.789    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X35Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.437    -1.558    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X35Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.647ns  (logic 1.565ns (13.440%)  route 10.082ns (86.560%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.289    11.647    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.447    -1.548    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X48Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.350ns  (logic 1.565ns (13.791%)  route 9.784ns (86.209%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.992    11.350    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X36Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 1.565ns (13.833%)  route 9.750ns (86.167%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.957    11.316    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X36Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.440    -1.555    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.259ns  (logic 1.565ns (13.902%)  route 9.694ns (86.098%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.901    11.259    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.444    -1.551    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y37         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.238ns  (logic 1.565ns (13.929%)  route 9.673ns (86.071%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.880    11.238    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X36Y28         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.213ns  (logic 1.565ns (13.960%)  route 9.647ns (86.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.854    11.213    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X44Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.440    -1.555    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X44Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.055ns  (logic 1.565ns (14.159%)  route 9.490ns (85.841%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=248, routed)         7.793     9.234    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.358 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          1.697    11.055    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X39Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         1.437    -1.558    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X39Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.178ns (56.850%)  route 0.135ns (43.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/G
    SLICE_X10Y58         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[2]/Q
                         net (fo=1, routed)           0.135     0.313    u_top_vga/u_draw_player_ctl/xpos_nxt1[2]
    SLICE_X11Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y58         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[2]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.178ns (56.850%)  route 0.135ns (43.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/G
    SLICE_X12Y57         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[4]/Q
                         net (fo=1, routed)           0.135     0.313    u_top_vga/u_draw_player_ctl/xpos_nxt1[4]
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[4]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[1]/Q
                         net (fo=1, routed)           0.161     0.319    u_top_vga/u_draw_player_ctl/xpos_nxt1[1]
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[1]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.158ns (48.308%)  route 0.169ns (51.692%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[3]/Q
                         net (fo=1, routed)           0.169     0.327    u_top_vga/u_draw_player_ctl/xpos_nxt1[3]
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[3]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[5]/Q
                         net (fo=1, routed)           0.170     0.328    u_top_vga/u_draw_player_ctl/xpos_nxt1[5]
    SLICE_X9Y56          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X9Y56          FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[5]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/G
    SLICE_X15Y60         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[2]/Q
                         net (fo=1, routed)           0.112     0.332    u_top_vga/u_draw_player_ctl/xpos_nxt2[2]
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X15Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[2]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.158ns (43.716%)  route 0.203ns (56.284%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[6]/Q
                         net (fo=1, routed)           0.203     0.361    u_top_vga/u_draw_player_ctl/xpos_nxt1[6]
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y55         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[6]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.220ns (60.583%)  route 0.143ns (39.417%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/G
    SLICE_X13Y62         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  u_top_vga/u_draw_player_ctl/xpos_nxt2_reg[0]/Q
                         net (fo=1, routed)           0.143     0.363    u_top_vga/u_draw_player_ctl/xpos_nxt2[0]
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.831    -0.858    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player2_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.158ns (42.683%)  route 0.212ns (57.317%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/G
    SLICE_X13Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[0]/Q
                         net (fo=1, routed)           0.212     0.370    u_top_vga/u_draw_player_ctl/xpos_nxt1[0]
    SLICE_X13Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.833    -0.856    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X13Y56         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[0]/C

Slack:                    inf
  Source:                 u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.158ns (42.683%)  route 0.212ns (57.317%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         LDCE                         0.000     0.000 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/G
    SLICE_X11Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_top_vga/u_draw_player_ctl/xpos_nxt1_reg[7]/Q
                         net (fo=1, routed)           0.212     0.370    u_top_vga/u_draw_player_ctl/xpos_nxt1[7]
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=248, routed)         0.832    -0.857    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y57         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player1_reg[7]/C





