library ieee; 
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TestBench is 
end TestBench;

architecture tb of TestBench is
	signal input1:std_logic_vector(3 downto 0);
	signal inpu2:std_logic_vector(3 downto 0);
	signal cin: std_logic;
	signal carry: std_logic;
	signal output: std_logic_vector(3 downto 0);
	
	component FourbitFullAdd is
		port ( a, b : in std_logic_vector (3 downto 0);
			cin: in std_logic;
			sum : out std_logic_vector (3 downto 0);
			carry: out std_logic);
	end component;
	
begin 
	dut_instance: FourbitFullAdd
	port map(a => input1, b=>input2, cin => cin, sum =>output, carry=>carry);
	
	process
	begin 
	
	cin <= '0';
	for i in 0 to 15 loop
		a <= std_logic_vector(to_unsigned(i, x'length));
		for j in 0 to 15 loop
			b <= std_logic_vector(to_unsigned(i, x'length));
			wait for 5 ns;
		end loop;
	end loop;
	cin <= '1';
	for i in 0 to 15 loop
		a <= std_logic_vector(to_unsigned(i, x'length));
		for j in 0 to 15 loop
			b <= std_logic_vector(to_unsigned(i, x'length));
			wait for 5 ns;
		end loop;
	end loop;

	end process;
end tb;
	