// Seed: 3170757174
module module_0;
  tri1 id_2;
  tri  id_3 = 1 == id_2;
  wire id_4;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
  tri1 id_5 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output wor   id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_3 modCall_1 ();
  wire id_2;
endmodule
module module_3;
  initial
    @(1) begin : LABEL_0
      id_1 = 1;
      if (1) id_1 = #id_2{id_2{id_1 * (id_2)}};
    end
  wire id_4;
endmodule
