INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'cleit' on host 'desktop-5mp17pp' (Windows NT_amd64 version 6.2) on Tue Aug 25 16:52:17 -0300 2020
INFO: [HLS 200-10] In directory 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-2508/HLS-interrupt'
INFO: [HLS 200-10] Opening project 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-2508/HLS-interrupt/CMFinterrupt'.
INFO: [HLS 200-10] Adding design file 'CMFinterrupt.c' to the project
INFO: [HLS 200-10] Adding design file 'CMFinterrupt.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-2508/HLS-interrupt/CMFinterrupt/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFinterrupt.c' ... 
WARNING: [HLS 200-40] In file included from CMFinterrupt.c:1:
CMFinterrupt.c:15:9: warning: expression result unused [-Wunused-value]
        *Saida++;
        ^~~~~~~~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 101.375 ; gain = 16.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 101.375 ; gain = 16.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 102.109 ; gain = 17.500
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'CMFinterrupt' (CMFinterrupt.c:4) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 102.363 ; gain = 17.754
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 122.926 ; gain = 38.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 122.926 ; gain = 38.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMFinterrupt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMFinterrupt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.147 seconds; current allocated memory: 74.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 74.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMFinterrupt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFinterrupt/Sinc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFinterrupt/Saida' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMFinterrupt' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'clk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'CMFinterrupt/Saida' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMFinterrupt'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 74.302 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 122.926 ; gain = 38.316
INFO: [SYSC 207-301] Generating SystemC RTL for CMFinterrupt.
INFO: [VHDL 208-304] Generating VHDL RTL for CMFinterrupt.
INFO: [VLOG 209-307] Generating Verilog RTL for CMFinterrupt.
INFO: [HLS 200-112] Total elapsed time: 44.547 seconds; peak allocated memory: 74.302 MB.
