# Verilog-Files  

 # ðŸ”— *Visit:* [Verilog Files Notion Page](https://adithyarprabhu.notion.site/verilog-files?pvs=4)  

![Verilog-Files](https://socialify.git.ci/adithya-r-prabhu/verilog-files/image?custom_description=Vivado+project+files++Verilog+practise&description=1&font=Jost&language=1&logo=https%3A%2F%2Fwww.mvd-training.com%2Fimg%2Fpicto%2Fpicto_fpgavhdl_vivado.png&name=1&owner=1&pattern=Circuit+Board&theme=Light)  

ðŸ“Œ **Description:**  
This repository contains **Vivado project files** and **Verilog practice code** for FPGA-based designs. It serves as a resource for learning and experimenting with Verilog and hardware description languages.  

![Project Screenshot](https://github.com/user-attachments/assets/67dd7fdc-2214-4765-9f27-023f51bd13db)  

---

