





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » FPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-282484.html">
    <link rel="next" href="x86-284016.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-282484.html">Previous</a></li>


          

<li><a href="x86-245307.html">Up</a></li>


          

<li><a href="x86-284016.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <ul>
                <li><a href="index.html">Instruction set</a></li>
                <li><a href="x86-175915.html">Registers</a></li>
                <li><a href="x86-190707.html">Protection, privilege</a></li>
                <li><a href="x86-224627.html">Exceptions</a></li>
                <li><a href="x86-225699.html">Addressing modes</a></li>
                <li><a href="x86-229455.html">Opcodes</a></li>
                
              </ul>
              <li>FPU</li>
              <ul>
                <li><a href="x86-245307.html">Instruction set</a></li>
                <li><a href="x86-307843.html">Registers, data types</a></li>
                
              </ul>
              <li>MMX</li>
              <ul>
                <li><a href="x86-318646.html">Instruction set</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">FRSTOR          Restore saved state                  Exceptions: None</span></span><br /><span class="line">                                                     C3 C2 C1 C0: * * * *</span><br /><span class="line"><span class="ngb">FRSTOR</span> source</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   FPU state ← source</span><br /><span class="line"></span><br /><span class="line">    FRSTOR reloads the FPU state (environment and register stack) from</span><br /><span class="line">    the memory area defined by the source operand. This data should have</span><br /><span class="line">    been written by a previous FSAVE or FNSAVE instruction.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Note</span></span><br /><span class="line">    FRSTOR should be executed in the same operating mode as the</span><br /><span class="line">    corresponding FSAVE or FNSAVE. FRSTOR should be preceded with an</span><br /><span class="line">    FWAIT instruction to ensure that the storage operation is complete.</span><br /><span class="line">    If the state image contains an unmasked exception, loading it will</span><br /><span class="line">    produce an FP error condition.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    DB /4       FRSTOR m94b     ; 16-bit code segment</span><br /><span class="line">    DB /4       FRSTOR m108b    ; 32-bit code segment</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Timing</span></span><br /><span class="line">    Variations/</span><br /><span class="line">    operand       8087         287        387      486     Pentium</span><br /><span class="line">    frstor  mem  (197-207)+EA 197-207     308    131/120   75-95/70 NP</span><br /><span class="line">    frstorw mem    -            -         308    131/120   75-95/70 NP</span><br /><span class="line">    frstord mem    -            -         308    131/120   75-95/70 NP</span><br /><span class="line"></span><br /><span class="line">                  Cycles for real mode/protected mode</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-284016.html">FSAVE</a>
            
          </li>
        
          <li>
            
              <a href="x86-291419.html">FSTENV</a>
            
          </li>
        
          <li>
            
              <a href="x86-275332.html">FLDENV</a>
            
          </li>
        
          <li>
            
              <a href="x86-300510.html">FWAIT</a>
            
          </li>
        
          <li>
            
              <a href="x86-310852.html">FPU registers</a>
            
          </li>
        
          <li>
            
              <a href="x86-315779.html">CC</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

