set tool_name "Questa Intel FPGA (Verilog)"
set corner_file_list {
    {{"Slow Model"} {PBL.vo PBL_v.sdo}}
}
