
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _76_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _76_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _76_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.32    0.54 ^ _76_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[6] (net)
                  0.06    0.00    0.54 ^ _60_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.60 v _60_/X (sky130_fd_sc_hd__xor2_1)
                                         _06_ (net)
                  0.03    0.00    0.60 v _76_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _76_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _70_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
     6    0.02    0.06    0.36    0.58 v _70_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[0] (net)
                  0.06    0.00    0.58 v _47_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.04    0.62 ^ _47_/Y (sky130_fd_sc_hd__inv_2)
                                         _00_ (net)
                  0.02    0.00    0.62 ^ _70_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _70_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _78_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _78_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _78_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.33    0.55 ^ _78_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[8] (net)
                  0.06    0.00    0.55 ^ _66_/A (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.06    0.61 v _66_/X (sky130_fd_sc_hd__xor2_1)
                                         _08_ (net)
                  0.03    0.00    0.61 v _78_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _78_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _73_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _73_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _73_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.31    0.53 ^ _73_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[3] (net)
                  0.05    0.00    0.53 ^ _54_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.04    0.57 v _54_/Y (sky130_fd_sc_hd__nor2_2)
                                         _23_ (net)
                  0.02    0.00    0.57 v _55_/B (sky130_fd_sc_hd__nor2_2)
     2    0.00    0.06    0.06    0.63 ^ _55_/Y (sky130_fd_sc_hd__nor2_2)
                                         _03_ (net)
                  0.06    0.00    0.63 ^ _73_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _73_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _72_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _72_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _72_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.07    0.34    0.56 ^ _72_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[2] (net)
                  0.07    0.00    0.56 ^ _50_/B1 (sky130_fd_sc_hd__a21oi_4)
     1    0.00    0.03    0.03    0.59 v _50_/Y (sky130_fd_sc_hd__a21oi_4)
                                         _20_ (net)
                  0.03    0.00    0.59 v _51_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.64 ^ _51_/Y (sky130_fd_sc_hd__nor2_2)
                                         _02_ (net)
                  0.05    0.00    0.64 ^ _72_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _72_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _75_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _75_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _75_/CLK (sky130_fd_sc_hd__dfxtp_2)
     5    0.01    0.07    0.33    0.55 ^ _75_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         display_inst.clk_div[5] (net)
                  0.07    0.00    0.55 ^ _58_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.03    0.58 v _58_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _25_ (net)
                  0.02    0.00    0.58 v _59_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.06    0.64 ^ _59_/Y (sky130_fd_sc_hd__nor2_1)
                                         _05_ (net)
                  0.06    0.00    0.64 ^ _75_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _75_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _71_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
     4    0.02    0.08    0.36    0.58 ^ _71_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[1] (net)
                  0.08    0.00    0.58 ^ _48_/B (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.03    0.06    0.64 v _48_/X (sky130_fd_sc_hd__xor2_2)
                                         _01_ (net)
                  0.03    0.00    0.64 v _71_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _71_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _74_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _74_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _74_/CLK (sky130_fd_sc_hd__dfxtp_4)
     5    0.02    0.07    0.36    0.58 ^ _74_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         display_inst.clk_div[4] (net)
                  0.07    0.00    0.58 ^ _56_/A (sky130_fd_sc_hd__xor2_2)
     2    0.00    0.03    0.06    0.64 v _56_/X (sky130_fd_sc_hd__xor2_2)
                                         _04_ (net)
                  0.03    0.00    0.64 v _74_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.64   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.01    0.03    0.11    0.22 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.22 ^ _74_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.00    0.22   clock reconvergence pessimism
                         -0.04    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _77_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.53 ^ _77_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         display_inst.clk_div[7] (net)
                  0.05    0.00    0.53 ^ _63_/B1 (sky130_fd_sc_hd__a41o_1)
     1    0.00    0.03    0.08    0.60 ^ _63_/X (sky130_fd_sc_hd__a41o_1)
                                         _28_ (net)
                  0.03    0.00    0.60 ^ _64_/B (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.11    0.71 ^ _64_/X (sky130_fd_sc_hd__and2b_1)
                                         _29_ (net)
                  0.04    0.00    0.71 ^ _65_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.78 ^ _65_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.03    0.00    0.78 ^ _77_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.01    0.03    0.11    0.22 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.22 ^ _77_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.22   clock reconvergence pessimism
                         -0.03    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



worst slack corner Typical: 0.4213
