Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 28 16:33:34 2025
| Host         : Kamsi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CLA_4bits_timing_summary_routed.rpt -pb CLA_4bits_timing_summary_routed.pb -rpx CLA_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_4bits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    reg1/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    reg1/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    reg1/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    reg1/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    reg1/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    reg1/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    reg1/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    reg1/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    reg1/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    reg1/Q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.986ns (60.688%)  route 2.582ns (39.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635     5.156    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  reg1/Q_reg[1]/Q
                         net (fo=1, routed)           2.582     8.194    Q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.724 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.724    Q[1]
    E19                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.957ns (65.662%)  route 2.069ns (34.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635     5.156    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  reg1/Q_reg[2]/Q
                         net (fo=1, routed)           2.069     7.682    Q_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.182 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.182    Q[2]
    U19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.972ns  (logic 4.100ns (68.644%)  route 1.873ns (31.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635     5.156    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  reg1/Q_reg[4]/Q
                         net (fo=1, routed)           1.873     7.448    Q_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    11.128 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.128    Q[4]
    W18                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.961ns (67.836%)  route 1.878ns (32.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635     5.156    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  reg1/Q_reg[0]/Q
                         net (fo=1, routed)           1.878     7.490    Q_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.995 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.995    Q[0]
    U16                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.834ns  (logic 3.965ns (67.966%)  route 1.869ns (32.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.635     5.156    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  reg1/Q_reg[3]/Q
                         net (fo=1, routed)           1.869     7.481    Q_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.990 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.990    Q[3]
    V19                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg1/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.347ns (75.886%)  route 0.428ns (24.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.476    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reg1/Q_reg[0]/Q
                         net (fo=1, routed)           0.428     2.045    Q_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.251 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.251    Q[0]
    U16                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.351ns (75.993%)  route 0.427ns (24.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.476    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reg1/Q_reg[3]/Q
                         net (fo=1, routed)           0.427     2.044    Q_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.254 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.254    Q[3]
    V19                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.391ns (76.608%)  route 0.425ns (23.392%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.476    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  reg1/Q_reg[4]/Q
                         net (fo=1, routed)           0.425     2.029    Q_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     3.291 r  Q_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.291    Q[4]
    W18                                                               r  Q[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.343ns (72.704%)  route 0.504ns (27.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.476    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reg1/Q_reg[2]/Q
                         net (fo=1, routed)           0.504     2.121    Q_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.324 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.324    Q[2]
    U19                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg1/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.372ns (66.150%)  route 0.702ns (33.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.593     1.476    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  reg1/Q_reg[1]/Q
                         net (fo=1, routed)           0.702     2.319    Q_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.550 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    Q[1]
    E19                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            reg1/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.687ns  (logic 1.730ns (25.878%)  route 4.957ns (74.122%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=4, routed)           3.830     5.284    reg1/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     5.408 r  reg1/Q[4]_i_2/O
                         net (fo=2, routed)           1.127     6.535    reg1/Q[4]_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.152     6.687 r  reg1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.687    reg1/result[4]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            reg1/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 1.702ns (25.566%)  route 4.957ns (74.434%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=4, routed)           3.830     5.284    reg1/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.124     5.408 r  reg1/Q[4]_i_2/O
                         net (fo=2, routed)           1.127     6.535    reg1/Q[4]_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.659 r  reg1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.659    reg1/result[3]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            reg1/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.702ns (26.455%)  route 4.733ns (73.545%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=4, routed)           4.063     5.517    reg1/Cin_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.124     5.641 r  reg1/Q[2]_i_2/O
                         net (fo=1, routed)           0.670     6.311    reg1/Q[2]_i_2_n_0
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.435 r  reg1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.435    reg1/result[2]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            reg1/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.028ns  (logic 1.574ns (26.121%)  route 4.453ns (73.879%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=4, routed)           3.830     5.284    reg1/Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I0_O)        0.120     5.404 r  reg1/Q[1]_i_1/O
                         net (fo=1, routed)           0.623     6.028    reg1/result[1]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            reg1/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.013ns  (logic 1.606ns (26.719%)  route 4.406ns (73.281%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=4, routed)           4.063     5.517    reg1/Cin_IBUF
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.152     5.669 r  reg1/Q[0]_i_1/O
                         net (fo=1, routed)           0.344     6.013    reg1/result[0]
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 1.441ns (54.230%)  route 1.216ns (45.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enable_IBUF_inst/O
                         net (fo=5, routed)           1.216     2.658    reg1/E[0]
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.468ns  (logic 1.441ns (58.388%)  route 1.027ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enable_IBUF_inst/O
                         net (fo=5, routed)           1.027     2.468    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.468ns  (logic 1.441ns (58.388%)  route 1.027ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enable_IBUF_inst/O
                         net (fo=5, routed)           1.027     2.468    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.468ns  (logic 1.441ns (58.388%)  route 1.027ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enable_IBUF_inst/O
                         net (fo=5, routed)           1.027     2.468    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.468ns  (logic 1.441ns (58.388%)  route 1.027ns (41.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enable_IBUF_inst/O
                         net (fo=5, routed)           1.027     2.468    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.516     4.857    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.763%)  route 0.393ns (65.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enable_IBUF_inst/O
                         net (fo=5, routed)           0.393     0.603    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.763%)  route 0.393ns (65.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enable_IBUF_inst/O
                         net (fo=5, routed)           0.393     0.603    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.763%)  route 0.393ns (65.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enable_IBUF_inst/O
                         net (fo=5, routed)           0.393     0.603    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.210ns (34.763%)  route 0.393ns (65.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enable_IBUF_inst/O
                         net (fo=5, routed)           0.393     0.603    reg1/E[0]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            reg1/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.274ns (43.575%)  route 0.355ns (56.425%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.355     0.585    reg1/A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I4_O)        0.045     0.630 r  reg1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.630    reg1/result[2]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            reg1/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.210ns (31.603%)  route 0.453ns (68.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  enable_IBUF_inst/O
                         net (fo=5, routed)           0.453     0.663    reg1/E[0]
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            reg1/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.272ns (39.719%)  route 0.413ns (60.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.413     0.640    reg1/B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045     0.685 r  reg1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.685    reg1/result[3]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[3]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            reg1/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.276ns (40.069%)  route 0.413ns (59.931%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.413     0.640    reg1/B_IBUF[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.049     0.689 r  reg1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.689    reg1/result[4]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[4]/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            reg1/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.263ns (31.106%)  route 0.582ns (68.894%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.466     0.687    reg1/A_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.042     0.729 r  reg1/Q[0]_i_1/O
                         net (fo=1, routed)           0.117     0.845    reg1/result[0]
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  reg1/Q_reg[0]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            reg1/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.274ns (29.728%)  route 0.649ns (70.272%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.439     0.669    reg1/A_IBUF[1]
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.045     0.714 r  reg1/Q[1]_i_1/O
                         net (fo=1, routed)           0.209     0.923    reg1/result[1]
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.864     1.991    reg1/clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  reg1/Q_reg[1]/C





