

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_ints.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 interrupts definition.  
<a href="#details">More...</a></p>

<p><a href="lm3s__ints_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a430fa0c657a0d4550c893bf9a4f32e85">FAULT_NMI</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the fault assignments.  <a href="#a430fa0c657a0d4550c893bf9a4f32e85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad222a320629f296a52af3b09a49c590e"></a><!-- doxytag: member="lm3s_ints.h::FAULT_HARD" ref="ad222a320629f296a52af3b09a49c590e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad222a320629f296a52af3b09a49c590e">FAULT_HARD</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50e6a1690bac07a5eeb247a96052c880"></a><!-- doxytag: member="lm3s_ints.h::FAULT_MPU" ref="a50e6a1690bac07a5eeb247a96052c880" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a50e6a1690bac07a5eeb247a96052c880">FAULT_MPU</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a1eb1756e8cb3daef28e32700dc1af8"></a><!-- doxytag: member="lm3s_ints.h::FAULT_BUS" ref="a7a1eb1756e8cb3daef28e32700dc1af8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a7a1eb1756e8cb3daef28e32700dc1af8">FAULT_BUS</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c057879273f43117ddfab32e2d38362"></a><!-- doxytag: member="lm3s_ints.h::FAULT_USAGE" ref="a5c057879273f43117ddfab32e2d38362" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a5c057879273f43117ddfab32e2d38362">FAULT_USAGE</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Usage fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebd3a741809d75b39132c46c9923fc28"></a><!-- doxytag: member="lm3s_ints.h::FAULT_SVCALL" ref="aebd3a741809d75b39132c46c9923fc28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#aebd3a741809d75b39132c46c9923fc28">FAULT_SVCALL</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCall. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48e2e37b2403ccb0ee54921c28cc9920"></a><!-- doxytag: member="lm3s_ints.h::FAULT_DEBUG" ref="a48e2e37b2403ccb0ee54921c28cc9920" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a48e2e37b2403ccb0ee54921c28cc9920">FAULT_DEBUG</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug monitor. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae25ed9ac134da15fc8622911d0ac1905"></a><!-- doxytag: member="lm3s_ints.h::FAULT_PENDSV" ref="ae25ed9ac134da15fc8622911d0ac1905" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ae25ed9ac134da15fc8622911d0ac1905">FAULT_PENDSV</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e5182e81ff1f65efe91eb68228944df"></a><!-- doxytag: member="lm3s_ints.h::FAULT_SYSTICK" ref="a1e5182e81ff1f65efe91eb68228944df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a1e5182e81ff1f65efe91eb68228944df">FAULT_SYSTICK</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Tick. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad72442fa06c40a9d4acdc8cae1fc0afa">INT_GPIOA</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments.  <a href="#ad72442fa06c40a9d4acdc8cae1fc0afa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2f947613eb89f5e4422394bbd2e3d3e"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOB" ref="ac2f947613eb89f5e4422394bbd2e3d3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ac2f947613eb89f5e4422394bbd2e3d3e">INT_GPIOB</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae29c67b4f9cf92ec46662c0a33402c18"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOC" ref="ae29c67b4f9cf92ec46662c0a33402c18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ae29c67b4f9cf92ec46662c0a33402c18">INT_GPIOC</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port C. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a708d729eaa329508a526eda9f0f9ff9a"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOD" ref="a708d729eaa329508a526eda9f0f9ff9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a708d729eaa329508a526eda9f0f9ff9a">INT_GPIOD</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port D. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac10ee2090b1b30389cac5de13305c7d1"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOE" ref="ac10ee2090b1b30389cac5de13305c7d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ac10ee2090b1b30389cac5de13305c7d1">INT_GPIOE</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port E. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8625252972b3e98e500d36c67df3dbd2"></a><!-- doxytag: member="lm3s_ints.h::INT_UART0" ref="a8625252972b3e98e500d36c67df3dbd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a8625252972b3e98e500d36c67df3dbd2">INT_UART0</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Rx and Tx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a1299f9cf5ab82dea36f0208f331693"></a><!-- doxytag: member="lm3s_ints.h::INT_UART1" ref="a3a1299f9cf5ab82dea36f0208f331693" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a3a1299f9cf5ab82dea36f0208f331693">INT_UART1</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Rx and Tx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22a15edd5e103756c6b58b75a9984c82"></a><!-- doxytag: member="lm3s_ints.h::INT_SSI0" ref="a22a15edd5e103756c6b58b75a9984c82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a22a15edd5e103756c6b58b75a9984c82">INT_SSI0</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Rx and Tx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8d36157a2bd1719f0a7e1e978a7e66b"></a><!-- doxytag: member="lm3s_ints.h::INT_I2C0" ref="ab8d36157a2bd1719f0a7e1e978a7e66b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ab8d36157a2bd1719f0a7e1e978a7e66b">INT_I2C0</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0 Master and Slave. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a939ce41a9c8da70a9277174a8e42ab96"></a><!-- doxytag: member="lm3s_ints.h::INT_PWM_FAULT" ref="a939ce41a9c8da70a9277174a8e42ab96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a939ce41a9c8da70a9277174a8e42ab96">INT_PWM_FAULT</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b0dbf984b8a18c94515850ecd76f7b5"></a><!-- doxytag: member="lm3s_ints.h::INT_PWM0" ref="a7b0dbf984b8a18c94515850ecd76f7b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a7b0dbf984b8a18c94515850ecd76f7b5">INT_PWM0</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Generator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add877db9c674d7ba15452b51164059e5"></a><!-- doxytag: member="lm3s_ints.h::INT_PWM1" ref="add877db9c674d7ba15452b51164059e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#add877db9c674d7ba15452b51164059e5">INT_PWM1</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Generator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae064ac37fd33922f99a5f9f397a06a1b"></a><!-- doxytag: member="lm3s_ints.h::INT_PWM2" ref="ae064ac37fd33922f99a5f9f397a06a1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ae064ac37fd33922f99a5f9f397a06a1b">INT_PWM2</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Generator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad01481fd619dfda17b5d64320bf12fb8"></a><!-- doxytag: member="lm3s_ints.h::INT_QEI0" ref="ad01481fd619dfda17b5d64320bf12fb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad01481fd619dfda17b5d64320bf12fb8">INT_QEI0</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a404bc65be24b64584754161dacb74591"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC0" ref="a404bc65be24b64584754161dacb74591" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a404bc65be24b64584754161dacb74591">INT_ADC0</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sequence 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8752f2b82ec4ff81c3516069c4c82626"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC1" ref="a8752f2b82ec4ff81c3516069c4c82626" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a8752f2b82ec4ff81c3516069c4c82626">INT_ADC1</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sequence 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16af031e0f5d57940a53fc16814a11d2"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC2" ref="a16af031e0f5d57940a53fc16814a11d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a16af031e0f5d57940a53fc16814a11d2">INT_ADC2</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sequence 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26a20abd20d2f3f02ae1ca4c66c2be28"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC3" ref="a26a20abd20d2f3f02ae1ca4c66c2be28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a26a20abd20d2f3f02ae1ca4c66c2be28">INT_ADC3</a>&#160;&#160;&#160;33</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Sequence 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b7279a13b0eb0baed090192b496eb3b"></a><!-- doxytag: member="lm3s_ints.h::INT_WATCHDOG" ref="a6b7279a13b0eb0baed090192b496eb3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a6b7279a13b0eb0baed090192b496eb3b">INT_WATCHDOG</a>&#160;&#160;&#160;34</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6443091601a7d739bf5366c7a691556d"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER0A" ref="a6443091601a7d739bf5366c7a691556d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a6443091601a7d739bf5366c7a691556d">INT_TIMER0A</a>&#160;&#160;&#160;35</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 0 subtimer A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c406959d5937cb163e6e06c66c1010d"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER0B" ref="a1c406959d5937cb163e6e06c66c1010d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a1c406959d5937cb163e6e06c66c1010d">INT_TIMER0B</a>&#160;&#160;&#160;36</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 0 subtimer B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6892773550bab5f40261dc94d9a2f4fd"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER1A" ref="a6892773550bab5f40261dc94d9a2f4fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a6892773550bab5f40261dc94d9a2f4fd">INT_TIMER1A</a>&#160;&#160;&#160;37</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 1 subtimer A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae483c54ef42c869e1d4c3e3a3ef0254f"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER1B" ref="ae483c54ef42c869e1d4c3e3a3ef0254f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ae483c54ef42c869e1d4c3e3a3ef0254f">INT_TIMER1B</a>&#160;&#160;&#160;38</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 1 subtimer B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac80f255247c61c3faa6e90e681460a60"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER2A" ref="ac80f255247c61c3faa6e90e681460a60" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ac80f255247c61c3faa6e90e681460a60">INT_TIMER2A</a>&#160;&#160;&#160;39</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 2 subtimer A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200a0dcdce671a07ef974508784b1a0c"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER2B" ref="a200a0dcdce671a07ef974508784b1a0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a200a0dcdce671a07ef974508784b1a0c">INT_TIMER2B</a>&#160;&#160;&#160;40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 2 subtimer B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a43f9a76931993264022ed2257670a6"></a><!-- doxytag: member="lm3s_ints.h::INT_COMP0" ref="a9a43f9a76931993264022ed2257670a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a9a43f9a76931993264022ed2257670a6">INT_COMP0</a>&#160;&#160;&#160;41</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24fce4d702e7416dac69a5ceb31b8e06"></a><!-- doxytag: member="lm3s_ints.h::INT_COMP1" ref="a24fce4d702e7416dac69a5ceb31b8e06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a24fce4d702e7416dac69a5ceb31b8e06">INT_COMP1</a>&#160;&#160;&#160;42</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77997ca24110d1b54474ae0691b15b3d"></a><!-- doxytag: member="lm3s_ints.h::INT_COMP2" ref="a77997ca24110d1b54474ae0691b15b3d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a77997ca24110d1b54474ae0691b15b3d">INT_COMP2</a>&#160;&#160;&#160;43</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5092b94a3089191f11d735a5c9219007"></a><!-- doxytag: member="lm3s_ints.h::INT_SYSCTL" ref="a5092b94a3089191f11d735a5c9219007" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a5092b94a3089191f11d735a5c9219007">INT_SYSCTL</a>&#160;&#160;&#160;44</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control (PLL, OSC, BO) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a757c4f6c62c9dc236389ac3a6854eca0"></a><!-- doxytag: member="lm3s_ints.h::INT_FLASH" ref="a757c4f6c62c9dc236389ac3a6854eca0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a757c4f6c62c9dc236389ac3a6854eca0">INT_FLASH</a>&#160;&#160;&#160;45</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f9e698317aaf05a5c2acfa2d8874b8e"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOF" ref="a7f9e698317aaf05a5c2acfa2d8874b8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a7f9e698317aaf05a5c2acfa2d8874b8e">INT_GPIOF</a>&#160;&#160;&#160;46</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port F. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7db8c056c4069c3060ceccb1b3103ee5"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOG" ref="a7db8c056c4069c3060ceccb1b3103ee5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a7db8c056c4069c3060ceccb1b3103ee5">INT_GPIOG</a>&#160;&#160;&#160;47</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port G. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9faeade35a0b3ca68eaa3604cacbb2a5"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOH" ref="a9faeade35a0b3ca68eaa3604cacbb2a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a9faeade35a0b3ca68eaa3604cacbb2a5">INT_GPIOH</a>&#160;&#160;&#160;48</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port H. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66ddb73580d979be7865458da725c987"></a><!-- doxytag: member="lm3s_ints.h::INT_UART2" ref="a66ddb73580d979be7865458da725c987" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a66ddb73580d979be7865458da725c987">INT_UART2</a>&#160;&#160;&#160;49</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Rx and Tx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46f9755bea2b9bd2776a402619999cec"></a><!-- doxytag: member="lm3s_ints.h::INT_SSI1" ref="a46f9755bea2b9bd2776a402619999cec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a46f9755bea2b9bd2776a402619999cec">INT_SSI1</a>&#160;&#160;&#160;50</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Rx and Tx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7712a06407ec6ab1289db8498d551a1"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER3A" ref="ab7712a06407ec6ab1289db8498d551a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ab7712a06407ec6ab1289db8498d551a1">INT_TIMER3A</a>&#160;&#160;&#160;51</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 3 subtimer A. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab28b598b534846cb2aa89ddd9f2efbb4"></a><!-- doxytag: member="lm3s_ints.h::INT_TIMER3B" ref="ab28b598b534846cb2aa89ddd9f2efbb4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ab28b598b534846cb2aa89ddd9f2efbb4">INT_TIMER3B</a>&#160;&#160;&#160;52</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> 3 subtimer B. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546f5903e255834503221055b40ced94"></a><!-- doxytag: member="lm3s_ints.h::INT_I2C1" ref="a546f5903e255834503221055b40ced94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a546f5903e255834503221055b40ced94">INT_I2C1</a>&#160;&#160;&#160;53</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 Master and Slave. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88c88d1a9754104471b09d65b6a30cfb"></a><!-- doxytag: member="lm3s_ints.h::INT_QEI1" ref="a88c88d1a9754104471b09d65b6a30cfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a88c88d1a9754104471b09d65b6a30cfb">INT_QEI1</a>&#160;&#160;&#160;54</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a558b59c0e287d09cbce813511d625359"></a><!-- doxytag: member="lm3s_ints.h::INT_CAN0" ref="a558b59c0e287d09cbce813511d625359" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a558b59c0e287d09cbce813511d625359">INT_CAN0</a>&#160;&#160;&#160;55</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b7634967149dfab6ff07e49a487a0f1"></a><!-- doxytag: member="lm3s_ints.h::INT_CAN1" ref="a3b7634967149dfab6ff07e49a487a0f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a3b7634967149dfab6ff07e49a487a0f1">INT_CAN1</a>&#160;&#160;&#160;56</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5aa3cfaaa597b3093eab5ea629329ecc"></a><!-- doxytag: member="lm3s_ints.h::INT_CAN2" ref="a5aa3cfaaa597b3093eab5ea629329ecc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a5aa3cfaaa597b3093eab5ea629329ecc">INT_CAN2</a>&#160;&#160;&#160;57</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab99aa97c8ad89076111d5aa08f690a2d"></a><!-- doxytag: member="lm3s_ints.h::INT_ETH" ref="ab99aa97c8ad89076111d5aa08f690a2d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ab99aa97c8ad89076111d5aa08f690a2d">INT_ETH</a>&#160;&#160;&#160;58</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad84becf4052b5a1a34e01a879a21683b"></a><!-- doxytag: member="lm3s_ints.h::INT_HIBERNATE" ref="ad84becf4052b5a1a34e01a879a21683b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad84becf4052b5a1a34e01a879a21683b">INT_HIBERNATE</a>&#160;&#160;&#160;59</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7d5642aa894a9fe1b11a0340ac29503"></a><!-- doxytag: member="lm3s_ints.h::INT_USB0" ref="af7d5642aa894a9fe1b11a0340ac29503" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#af7d5642aa894a9fe1b11a0340ac29503">INT_USB0</a>&#160;&#160;&#160;60</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USB 0 Controller. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80d676b75b5dc294ec2922bdcb8f1f74"></a><!-- doxytag: member="lm3s_ints.h::INT_PWM3" ref="a80d676b75b5dc294ec2922bdcb8f1f74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a80d676b75b5dc294ec2922bdcb8f1f74">INT_PWM3</a>&#160;&#160;&#160;61</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Generator 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5918bef59f0da17bcbe7a6dd3e7d361c"></a><!-- doxytag: member="lm3s_ints.h::INT_UDMA" ref="a5918bef59f0da17bcbe7a6dd3e7d361c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a5918bef59f0da17bcbe7a6dd3e7d361c">INT_UDMA</a>&#160;&#160;&#160;62</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">uDMA controller <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a574a6d4707e6abdfbfb07fe8531031"></a><!-- doxytag: member="lm3s_ints.h::INT_UDMAERR" ref="a5a574a6d4707e6abdfbfb07fe8531031" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a5a574a6d4707e6abdfbfb07fe8531031">INT_UDMAERR</a>&#160;&#160;&#160;63</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">uDMA Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a429b7d95ee06daaab88afa3dd67d0729"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC1SS0" ref="a429b7d95ee06daaab88afa3dd67d0729" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a429b7d95ee06daaab88afa3dd67d0729">INT_ADC1SS0</a>&#160;&#160;&#160;64</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Sequence 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dba741666cd3b9e54831c9b51dabba2"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC1SS1" ref="a9dba741666cd3b9e54831c9b51dabba2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a9dba741666cd3b9e54831c9b51dabba2">INT_ADC1SS1</a>&#160;&#160;&#160;65</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Sequence 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9b736e13f50c586e1f41c6f9b6abfca"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC1SS2" ref="aa9b736e13f50c586e1f41c6f9b6abfca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#aa9b736e13f50c586e1f41c6f9b6abfca">INT_ADC1SS2</a>&#160;&#160;&#160;66</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Sequence 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc76f33789e18b36c392a8e9f4182519"></a><!-- doxytag: member="lm3s_ints.h::INT_ADC1SS3" ref="abc76f33789e18b36c392a8e9f4182519" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#abc76f33789e18b36c392a8e9f4182519">INT_ADC1SS3</a>&#160;&#160;&#160;67</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC1 Sequence 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c91b90d28723008beecc5736604b4c5"></a><!-- doxytag: member="lm3s_ints.h::INT_I2S0" ref="a3c91b90d28723008beecc5736604b4c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a3c91b90d28723008beecc5736604b4c5">INT_I2S0</a>&#160;&#160;&#160;68</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1babe2e216584c7427848948a06bd93"></a><!-- doxytag: member="lm3s_ints.h::INT_EPI0" ref="ad1babe2e216584c7427848948a06bd93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad1babe2e216584c7427848948a06bd93">INT_EPI0</a>&#160;&#160;&#160;69</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06f32fea7c3845c93cecd3d23771c605"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOJ" ref="a06f32fea7c3845c93cecd3d23771c605" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a06f32fea7c3845c93cecd3d23771c605">INT_GPIOJ</a>&#160;&#160;&#160;70</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port J. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b9ae71d2ea53a231841b41414acf1ec"></a><!-- doxytag: member="lm3s_ints.h::NUM_INTERRUPTS" ref="a8b9ae71d2ea53a231841b41414acf1ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#a8b9ae71d2ea53a231841b41414acf1ec">NUM_INTERRUPTS</a>&#160;&#160;&#160;71</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the total number of interrupts. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0a9734579ab6ac9baa33177ea0abbcd"></a><!-- doxytag: member="lm3s_ints.h::NUM_PRIORITY" ref="ac0a9734579ab6ac9baa33177ea0abbcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ac0a9734579ab6ac9baa33177ea0abbcd">NUM_PRIORITY</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the total number of priority levels. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5e95f2da4f71bec5b4b70a87f65ee1f"></a><!-- doxytag: member="lm3s_ints.h::NUM_PRIORITY_BITS" ref="ad5e95f2da4f71bec5b4b70a87f65ee1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__ints_8h.html#ad5e95f2da4f71bec5b4b70a87f65ee1f">NUM_PRIORITY_BITS</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the total number of priority levels. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 interrupts definition. </p>

<p>Definition in file <a class="el" href="lm3s__ints_8h_source.html">lm3s_ints.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a430fa0c657a0d4550c893bf9a4f32e85"></a><!-- doxytag: member="lm3s_ints.h::FAULT_NMI" ref="a430fa0c657a0d4550c893bf9a4f32e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FAULT_NMI&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the fault assignments. </p>
<p>NMI fault </p>

<p>Definition at line <a class="el" href="lm3s__ints_8h_source.html#l00043">43</a> of file <a class="el" href="lm3s__ints_8h_source.html">lm3s_ints.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad72442fa06c40a9d4acdc8cae1fc0afa"></a><!-- doxytag: member="lm3s_ints.h::INT_GPIOA" ref="ad72442fa06c40a9d4acdc8cae1fc0afa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_GPIOA&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the interrupt assignments. </p>
<p>GPIO Port A </p>

<p>Definition at line <a class="el" href="lm3s__ints_8h_source.html#l00058">58</a> of file <a class="el" href="lm3s__ints_8h_source.html">lm3s_ints.h</a>.</p>

</div>
</div>
</div>


