
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidparse_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019b0 <.init>:
  4019b0:	stp	x29, x30, [sp, #-16]!
  4019b4:	mov	x29, sp
  4019b8:	bl	401ef0 <ferror@plt+0x60>
  4019bc:	ldp	x29, x30, [sp], #16
  4019c0:	ret

Disassembly of section .plt:

00000000004019d0 <memcpy@plt-0x20>:
  4019d0:	stp	x16, x30, [sp, #-16]!
  4019d4:	adrp	x16, 415000 <ferror@plt+0x13170>
  4019d8:	ldr	x17, [x16, #4088]
  4019dc:	add	x16, x16, #0xff8
  4019e0:	br	x17
  4019e4:	nop
  4019e8:	nop
  4019ec:	nop

00000000004019f0 <memcpy@plt>:
  4019f0:	adrp	x16, 416000 <ferror@plt+0x14170>
  4019f4:	ldr	x17, [x16]
  4019f8:	add	x16, x16, #0x0
  4019fc:	br	x17

0000000000401a00 <_exit@plt>:
  401a00:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a04:	ldr	x17, [x16, #8]
  401a08:	add	x16, x16, #0x8
  401a0c:	br	x17

0000000000401a10 <strtoul@plt>:
  401a10:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a14:	ldr	x17, [x16, #16]
  401a18:	add	x16, x16, #0x10
  401a1c:	br	x17

0000000000401a20 <strlen@plt>:
  401a20:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a24:	ldr	x17, [x16, #24]
  401a28:	add	x16, x16, #0x18
  401a2c:	br	x17

0000000000401a30 <fputs@plt>:
  401a30:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a34:	ldr	x17, [x16, #32]
  401a38:	add	x16, x16, #0x20
  401a3c:	br	x17

0000000000401a40 <exit@plt>:
  401a40:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a44:	ldr	x17, [x16, #40]
  401a48:	add	x16, x16, #0x28
  401a4c:	br	x17

0000000000401a50 <dup@plt>:
  401a50:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a54:	ldr	x17, [x16, #48]
  401a58:	add	x16, x16, #0x30
  401a5c:	br	x17

0000000000401a60 <scols_line_refer_data@plt>:
  401a60:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a64:	ldr	x17, [x16, #56]
  401a68:	add	x16, x16, #0x38
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a74:	ldr	x17, [x16, #64]
  401a78:	add	x16, x16, #0x40
  401a7c:	br	x17

0000000000401a80 <strtoll@plt>:
  401a80:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a84:	ldr	x17, [x16, #72]
  401a88:	add	x16, x16, #0x48
  401a8c:	br	x17

0000000000401a90 <scols_table_set_name@plt>:
  401a90:	adrp	x16, 416000 <ferror@plt+0x14170>
  401a94:	ldr	x17, [x16, #80]
  401a98:	add	x16, x16, #0x50
  401a9c:	br	x17

0000000000401aa0 <strtod@plt>:
  401aa0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401aa4:	ldr	x17, [x16, #88]
  401aa8:	add	x16, x16, #0x58
  401aac:	br	x17

0000000000401ab0 <scols_table_enable_noheadings@plt>:
  401ab0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ab4:	ldr	x17, [x16, #96]
  401ab8:	add	x16, x16, #0x60
  401abc:	br	x17

0000000000401ac0 <scols_table_new_column@plt>:
  401ac0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ac4:	ldr	x17, [x16, #104]
  401ac8:	add	x16, x16, #0x68
  401acc:	br	x17

0000000000401ad0 <localtime_r@plt>:
  401ad0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ad4:	ldr	x17, [x16, #112]
  401ad8:	add	x16, x16, #0x70
  401adc:	br	x17

0000000000401ae0 <strftime@plt>:
  401ae0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ae4:	ldr	x17, [x16, #120]
  401ae8:	add	x16, x16, #0x78
  401aec:	br	x17

0000000000401af0 <__cxa_atexit@plt>:
  401af0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401af4:	ldr	x17, [x16, #128]
  401af8:	add	x16, x16, #0x80
  401afc:	br	x17

0000000000401b00 <fputc@plt>:
  401b00:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b04:	ldr	x17, [x16, #136]
  401b08:	add	x16, x16, #0x88
  401b0c:	br	x17

0000000000401b10 <scols_table_enable_raw@plt>:
  401b10:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b14:	ldr	x17, [x16, #144]
  401b18:	add	x16, x16, #0x90
  401b1c:	br	x17

0000000000401b20 <strptime@plt>:
  401b20:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b24:	ldr	x17, [x16, #152]
  401b28:	add	x16, x16, #0x98
  401b2c:	br	x17

0000000000401b30 <snprintf@plt>:
  401b30:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b34:	ldr	x17, [x16, #160]
  401b38:	add	x16, x16, #0xa0
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b44:	ldr	x17, [x16, #168]
  401b48:	add	x16, x16, #0xa8
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b54:	ldr	x17, [x16, #176]
  401b58:	add	x16, x16, #0xb0
  401b5c:	br	x17

0000000000401b60 <time@plt>:
  401b60:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b64:	ldr	x17, [x16, #184]
  401b68:	add	x16, x16, #0xb8
  401b6c:	br	x17

0000000000401b70 <malloc@plt>:
  401b70:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b74:	ldr	x17, [x16, #192]
  401b78:	add	x16, x16, #0xc0
  401b7c:	br	x17

0000000000401b80 <strncmp@plt>:
  401b80:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b84:	ldr	x17, [x16, #200]
  401b88:	add	x16, x16, #0xc8
  401b8c:	br	x17

0000000000401b90 <bindtextdomain@plt>:
  401b90:	adrp	x16, 416000 <ferror@plt+0x14170>
  401b94:	ldr	x17, [x16, #208]
  401b98:	add	x16, x16, #0xd0
  401b9c:	br	x17

0000000000401ba0 <__libc_start_main@plt>:
  401ba0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ba4:	ldr	x17, [x16, #216]
  401ba8:	add	x16, x16, #0xd8
  401bac:	br	x17

0000000000401bb0 <fgetc@plt>:
  401bb0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401bb4:	ldr	x17, [x16, #224]
  401bb8:	add	x16, x16, #0xe0
  401bbc:	br	x17

0000000000401bc0 <gettimeofday@plt>:
  401bc0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401bc4:	ldr	x17, [x16, #232]
  401bc8:	add	x16, x16, #0xe8
  401bcc:	br	x17

0000000000401bd0 <gmtime_r@plt>:
  401bd0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401bd4:	ldr	x17, [x16, #240]
  401bd8:	add	x16, x16, #0xf0
  401bdc:	br	x17

0000000000401be0 <scols_new_table@plt>:
  401be0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401be4:	ldr	x17, [x16, #248]
  401be8:	add	x16, x16, #0xf8
  401bec:	br	x17

0000000000401bf0 <uuid_variant@plt>:
  401bf0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401bf4:	ldr	x17, [x16, #256]
  401bf8:	add	x16, x16, #0x100
  401bfc:	br	x17

0000000000401c00 <strdup@plt>:
  401c00:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c04:	ldr	x17, [x16, #264]
  401c08:	add	x16, x16, #0x108
  401c0c:	br	x17

0000000000401c10 <scols_table_new_line@plt>:
  401c10:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c14:	ldr	x17, [x16, #272]
  401c18:	add	x16, x16, #0x110
  401c1c:	br	x17

0000000000401c20 <scols_unref_table@plt>:
  401c20:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c24:	ldr	x17, [x16, #280]
  401c28:	add	x16, x16, #0x118
  401c2c:	br	x17

0000000000401c30 <close@plt>:
  401c30:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c34:	ldr	x17, [x16, #288]
  401c38:	add	x16, x16, #0x120
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c44:	ldr	x17, [x16, #296]
  401c48:	add	x16, x16, #0x128
  401c4c:	br	x17

0000000000401c50 <mktime@plt>:
  401c50:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c54:	ldr	x17, [x16, #304]
  401c58:	add	x16, x16, #0x130
  401c5c:	br	x17

0000000000401c60 <strtoumax@plt>:
  401c60:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c64:	ldr	x17, [x16, #312]
  401c68:	add	x16, x16, #0x138
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c74:	ldr	x17, [x16, #320]
  401c78:	add	x16, x16, #0x140
  401c7c:	br	x17

0000000000401c80 <feof@plt>:
  401c80:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c84:	ldr	x17, [x16, #328]
  401c88:	add	x16, x16, #0x148
  401c8c:	br	x17

0000000000401c90 <puts@plt>:
  401c90:	adrp	x16, 416000 <ferror@plt+0x14170>
  401c94:	ldr	x17, [x16, #336]
  401c98:	add	x16, x16, #0x150
  401c9c:	br	x17

0000000000401ca0 <textdomain@plt>:
  401ca0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ca4:	ldr	x17, [x16, #344]
  401ca8:	add	x16, x16, #0x158
  401cac:	br	x17

0000000000401cb0 <getopt_long@plt>:
  401cb0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401cb4:	ldr	x17, [x16, #352]
  401cb8:	add	x16, x16, #0x160
  401cbc:	br	x17

0000000000401cc0 <strcmp@plt>:
  401cc0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401cc4:	ldr	x17, [x16, #360]
  401cc8:	add	x16, x16, #0x168
  401ccc:	br	x17

0000000000401cd0 <warn@plt>:
  401cd0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401cd4:	ldr	x17, [x16, #368]
  401cd8:	add	x16, x16, #0x170
  401cdc:	br	x17

0000000000401ce0 <__ctype_b_loc@plt>:
  401ce0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401ce4:	ldr	x17, [x16, #376]
  401ce8:	add	x16, x16, #0x178
  401cec:	br	x17

0000000000401cf0 <strtol@plt>:
  401cf0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401cf4:	ldr	x17, [x16, #384]
  401cf8:	add	x16, x16, #0x180
  401cfc:	br	x17

0000000000401d00 <free@plt>:
  401d00:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d04:	ldr	x17, [x16, #392]
  401d08:	add	x16, x16, #0x188
  401d0c:	br	x17

0000000000401d10 <scols_table_enable_json@plt>:
  401d10:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d14:	ldr	x17, [x16, #400]
  401d18:	add	x16, x16, #0x190
  401d1c:	br	x17

0000000000401d20 <strncasecmp@plt>:
  401d20:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d24:	ldr	x17, [x16, #408]
  401d28:	add	x16, x16, #0x198
  401d2c:	br	x17

0000000000401d30 <vasprintf@plt>:
  401d30:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d34:	ldr	x17, [x16, #416]
  401d38:	add	x16, x16, #0x1a0
  401d3c:	br	x17

0000000000401d40 <strndup@plt>:
  401d40:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d44:	ldr	x17, [x16, #424]
  401d48:	add	x16, x16, #0x1a8
  401d4c:	br	x17

0000000000401d50 <strspn@plt>:
  401d50:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d54:	ldr	x17, [x16, #432]
  401d58:	add	x16, x16, #0x1b0
  401d5c:	br	x17

0000000000401d60 <strchr@plt>:
  401d60:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d64:	ldr	x17, [x16, #440]
  401d68:	add	x16, x16, #0x1b8
  401d6c:	br	x17

0000000000401d70 <uuid_time@plt>:
  401d70:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d74:	ldr	x17, [x16, #448]
  401d78:	add	x16, x16, #0x1c0
  401d7c:	br	x17

0000000000401d80 <uuid_type@plt>:
  401d80:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d84:	ldr	x17, [x16, #456]
  401d88:	add	x16, x16, #0x1c8
  401d8c:	br	x17

0000000000401d90 <__isoc99_scanf@plt>:
  401d90:	adrp	x16, 416000 <ferror@plt+0x14170>
  401d94:	ldr	x17, [x16, #464]
  401d98:	add	x16, x16, #0x1d0
  401d9c:	br	x17

0000000000401da0 <fflush@plt>:
  401da0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401da4:	ldr	x17, [x16, #472]
  401da8:	add	x16, x16, #0x1d8
  401dac:	br	x17

0000000000401db0 <scols_print_table@plt>:
  401db0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401db4:	ldr	x17, [x16, #480]
  401db8:	add	x16, x16, #0x1e0
  401dbc:	br	x17

0000000000401dc0 <warnx@plt>:
  401dc0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401dc4:	ldr	x17, [x16, #488]
  401dc8:	add	x16, x16, #0x1e8
  401dcc:	br	x17

0000000000401dd0 <uuid_parse@plt>:
  401dd0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401dd4:	ldr	x17, [x16, #496]
  401dd8:	add	x16, x16, #0x1f0
  401ddc:	br	x17

0000000000401de0 <memchr@plt>:
  401de0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401de4:	ldr	x17, [x16, #504]
  401de8:	add	x16, x16, #0x1f8
  401dec:	br	x17

0000000000401df0 <dcgettext@plt>:
  401df0:	adrp	x16, 416000 <ferror@plt+0x14170>
  401df4:	ldr	x17, [x16, #512]
  401df8:	add	x16, x16, #0x200
  401dfc:	br	x17

0000000000401e00 <errx@plt>:
  401e00:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e04:	ldr	x17, [x16, #520]
  401e08:	add	x16, x16, #0x208
  401e0c:	br	x17

0000000000401e10 <strcspn@plt>:
  401e10:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e14:	ldr	x17, [x16, #528]
  401e18:	add	x16, x16, #0x210
  401e1c:	br	x17

0000000000401e20 <printf@plt>:
  401e20:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e24:	ldr	x17, [x16, #536]
  401e28:	add	x16, x16, #0x218
  401e2c:	br	x17

0000000000401e30 <__assert_fail@plt>:
  401e30:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e34:	ldr	x17, [x16, #544]
  401e38:	add	x16, x16, #0x220
  401e3c:	br	x17

0000000000401e40 <__errno_location@plt>:
  401e40:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e44:	ldr	x17, [x16, #552]
  401e48:	add	x16, x16, #0x228
  401e4c:	br	x17

0000000000401e50 <fprintf@plt>:
  401e50:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e54:	ldr	x17, [x16, #560]
  401e58:	add	x16, x16, #0x230
  401e5c:	br	x17

0000000000401e60 <scols_init_debug@plt>:
  401e60:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e64:	ldr	x17, [x16, #568]
  401e68:	add	x16, x16, #0x238
  401e6c:	br	x17

0000000000401e70 <err@plt>:
  401e70:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e74:	ldr	x17, [x16, #576]
  401e78:	add	x16, x16, #0x240
  401e7c:	br	x17

0000000000401e80 <setlocale@plt>:
  401e80:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e84:	ldr	x17, [x16, #584]
  401e88:	add	x16, x16, #0x248
  401e8c:	br	x17

0000000000401e90 <ferror@plt>:
  401e90:	adrp	x16, 416000 <ferror@plt+0x14170>
  401e94:	ldr	x17, [x16, #592]
  401e98:	add	x16, x16, #0x250
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x1fac
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x4e68
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x4ee8
  401ee8:	bl	401ba0 <__libc_start_main@plt>
  401eec:	bl	401c70 <abort@plt>
  401ef0:	adrp	x0, 415000 <ferror@plt+0x13170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <ferror@plt+0x70>
  401efc:	b	401c40 <__gmon_start__@plt>
  401f00:	ret
  401f04:	nop
  401f08:	adrp	x0, 416000 <ferror@plt+0x14170>
  401f0c:	add	x0, x0, #0x270
  401f10:	adrp	x1, 416000 <ferror@plt+0x14170>
  401f14:	add	x1, x1, #0x270
  401f18:	cmp	x1, x0
  401f1c:	b.eq	401f34 <ferror@plt+0xa4>  // b.none
  401f20:	adrp	x1, 404000 <ferror@plt+0x2170>
  401f24:	ldr	x1, [x1, #3864]
  401f28:	cbz	x1, 401f34 <ferror@plt+0xa4>
  401f2c:	mov	x16, x1
  401f30:	br	x16
  401f34:	ret
  401f38:	adrp	x0, 416000 <ferror@plt+0x14170>
  401f3c:	add	x0, x0, #0x270
  401f40:	adrp	x1, 416000 <ferror@plt+0x14170>
  401f44:	add	x1, x1, #0x270
  401f48:	sub	x1, x1, x0
  401f4c:	lsr	x2, x1, #63
  401f50:	add	x1, x2, x1, asr #3
  401f54:	cmp	xzr, x1, asr #1
  401f58:	asr	x1, x1, #1
  401f5c:	b.eq	401f74 <ferror@plt+0xe4>  // b.none
  401f60:	adrp	x2, 404000 <ferror@plt+0x2170>
  401f64:	ldr	x2, [x2, #3872]
  401f68:	cbz	x2, 401f74 <ferror@plt+0xe4>
  401f6c:	mov	x16, x2
  401f70:	br	x16
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-32]!
  401f7c:	mov	x29, sp
  401f80:	str	x19, [sp, #16]
  401f84:	adrp	x19, 416000 <ferror@plt+0x14170>
  401f88:	ldrb	w0, [x19, #672]
  401f8c:	cbnz	w0, 401f9c <ferror@plt+0x10c>
  401f90:	bl	401f08 <ferror@plt+0x78>
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	strb	w0, [x19, #672]
  401f9c:	ldr	x19, [sp, #16]
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	b	401f38 <ferror@plt+0xa8>
  401fac:	sub	sp, sp, #0x90
  401fb0:	stp	x20, x19, [sp, #128]
  401fb4:	mov	x19, x1
  401fb8:	adrp	x1, 405000 <ferror@plt+0x3170>
  401fbc:	mov	w20, w0
  401fc0:	add	x1, x1, #0x1b4
  401fc4:	mov	w0, #0x6                   	// #6
  401fc8:	stp	x29, x30, [sp, #48]
  401fcc:	str	x27, [sp, #64]
  401fd0:	stp	x26, x25, [sp, #80]
  401fd4:	stp	x24, x23, [sp, #96]
  401fd8:	stp	x22, x21, [sp, #112]
  401fdc:	add	x29, sp, #0x30
  401fe0:	bl	401e80 <setlocale@plt>
  401fe4:	adrp	x21, 405000 <ferror@plt+0x3170>
  401fe8:	add	x21, x21, #0x14b
  401fec:	adrp	x1, 405000 <ferror@plt+0x3170>
  401ff0:	add	x1, x1, #0x156
  401ff4:	mov	x0, x21
  401ff8:	bl	401b90 <bindtextdomain@plt>
  401ffc:	mov	x0, x21
  402000:	bl	401ca0 <textdomain@plt>
  402004:	adrp	x0, 402000 <ferror@plt+0x170>
  402008:	add	x0, x0, #0x6c4
  40200c:	bl	404ef0 <ferror@plt+0x3060>
  402010:	adrp	x2, 405000 <ferror@plt+0x3170>
  402014:	adrp	x3, 404000 <ferror@plt+0x2170>
  402018:	add	x2, x2, #0x168
  40201c:	add	x3, x3, #0xf50
  402020:	mov	w0, w20
  402024:	mov	x1, x19
  402028:	mov	x4, xzr
  40202c:	bl	401cb0 <getopt_long@plt>
  402030:	cmn	w0, #0x1
  402034:	b.eq	402114 <ferror@plt+0x284>  // b.none
  402038:	adrp	x22, 405000 <ferror@plt+0x3170>
  40203c:	adrp	x23, 404000 <ferror@plt+0x2170>
  402040:	adrp	x26, 405000 <ferror@plt+0x3170>
  402044:	mov	x21, xzr
  402048:	mov	w27, wzr
  40204c:	mov	w24, wzr
  402050:	add	x22, x22, #0x168
  402054:	add	x23, x23, #0xf50
  402058:	adrp	x25, 416000 <ferror@plt+0x14170>
  40205c:	add	x26, x26, #0x34
  402060:	cmp	w0, #0x4a
  402064:	mov	w8, w27
  402068:	b.ge	402088 <ferror@plt+0x1f8>  // b.tcont
  40206c:	mov	w27, w8
  402070:	cmp	w0, #0x6d
  402074:	b.gt	4020ac <ferror@plt+0x21c>
  402078:	cmp	w0, #0x4a
  40207c:	b.ne	4022d4 <ferror@plt+0x444>  // b.any
  402080:	orr	w24, w24, #0x1
  402084:	b	4020f0 <ferror@plt+0x260>
  402088:	mov	w10, #0x4a                  	// #74
  40208c:	mov	x9, x26
  402090:	cmp	w10, w0
  402094:	b.eq	4020c4 <ferror@plt+0x234>  // b.none
  402098:	ldr	w10, [x9], #4
  40209c:	cbz	w10, 40206c <ferror@plt+0x1dc>
  4020a0:	cmp	w10, w0
  4020a4:	b.le	402090 <ferror@plt+0x200>
  4020a8:	b	40206c <ferror@plt+0x1dc>
  4020ac:	cmp	w0, #0x6e
  4020b0:	b.eq	4020dc <ferror@plt+0x24c>  // b.none
  4020b4:	cmp	w0, #0x6f
  4020b8:	b.ne	4020e4 <ferror@plt+0x254>  // b.any
  4020bc:	ldr	x21, [x25, #632]
  4020c0:	b	4020f0 <ferror@plt+0x260>
  4020c4:	mov	w27, w0
  4020c8:	cbz	w8, 402070 <ferror@plt+0x1e0>
  4020cc:	cmp	w8, w0
  4020d0:	mov	w27, w0
  4020d4:	b.eq	402070 <ferror@plt+0x1e0>  // b.none
  4020d8:	b	402334 <ferror@plt+0x4a4>
  4020dc:	orr	w24, w24, #0x2
  4020e0:	b	4020f0 <ferror@plt+0x260>
  4020e4:	cmp	w0, #0x72
  4020e8:	b.ne	40240c <ferror@plt+0x57c>  // b.any
  4020ec:	orr	w24, w24, #0x4
  4020f0:	mov	w0, w20
  4020f4:	mov	x1, x19
  4020f8:	mov	x2, x22
  4020fc:	mov	x3, x23
  402100:	mov	x4, xzr
  402104:	bl	401cb0 <getopt_long@plt>
  402108:	cmn	w0, #0x1
  40210c:	b.ne	402060 <ferror@plt+0x1d0>  // b.any
  402110:	b	40211c <ferror@plt+0x28c>
  402114:	mov	w24, wzr
  402118:	mov	x21, xzr
  40211c:	adrp	x23, 416000 <ferror@plt+0x14170>
  402120:	adrp	x8, 416000 <ferror@plt+0x14170>
  402124:	ldr	x10, [x23, #712]
  402128:	adrp	x11, 404000 <ferror@plt+0x2170>
  40212c:	ldrsw	x22, [x8, #640]
  402130:	ldr	q0, [x11, #3888]
  402134:	adrp	x9, 416000 <ferror@plt+0x14170>
  402138:	add	x9, x9, #0x2a8
  40213c:	lsl	x8, x10, #2
  402140:	add	x10, x10, #0x4
  402144:	str	x10, [x23, #712]
  402148:	str	q0, [x9, x8]
  40214c:	cbz	x21, 402178 <ferror@plt+0x2e8>
  402150:	adrp	x1, 416000 <ferror@plt+0x14170>
  402154:	adrp	x3, 416000 <ferror@plt+0x14170>
  402158:	adrp	x4, 402000 <ferror@plt+0x170>
  40215c:	add	x1, x1, #0x2a8
  402160:	add	x3, x3, #0x2c8
  402164:	add	x4, x4, #0x610
  402168:	mov	w2, #0x8                   	// #8
  40216c:	mov	x0, x21
  402170:	bl	403b0c <ferror@plt+0x1c7c>
  402174:	tbnz	w0, #31, 4022b0 <ferror@plt+0x420>
  402178:	mov	w0, wzr
  40217c:	bl	401e60 <scols_init_debug@plt>
  402180:	bl	401be0 <scols_new_table@plt>
  402184:	cbz	x0, 402444 <ferror@plt+0x5b4>
  402188:	mov	x21, x0
  40218c:	tbz	w24, #0, 4021ac <ferror@plt+0x31c>
  402190:	mov	w1, #0x1                   	// #1
  402194:	mov	x0, x21
  402198:	bl	401d10 <scols_table_enable_json@plt>
  40219c:	adrp	x1, 405000 <ferror@plt+0x3170>
  4021a0:	add	x1, x1, #0x43d
  4021a4:	mov	x0, x21
  4021a8:	bl	401a90 <scols_table_set_name@plt>
  4021ac:	and	w24, w24, #0xff
  4021b0:	ubfx	w1, w24, #1, #1
  4021b4:	mov	x0, x21
  4021b8:	bl	401ab0 <scols_table_enable_noheadings@plt>
  4021bc:	ubfx	w1, w24, #2, #1
  4021c0:	mov	x0, x21
  4021c4:	bl	401b10 <scols_table_enable_raw@plt>
  4021c8:	ldr	x8, [x23, #712]
  4021cc:	cbz	x8, 402220 <ferror@plt+0x390>
  4021d0:	adrp	x26, 405000 <ferror@plt+0x3170>
  4021d4:	mov	x24, xzr
  4021d8:	mov	x25, xzr
  4021dc:	add	x26, x26, #0xb0
  4021e0:	mov	x27, #0x100000000           	// #4294967296
  4021e4:	asr	x0, x24, #32
  4021e8:	bl	402b00 <ferror@plt+0xc70>
  4021ec:	sxtw	x8, w0
  4021f0:	add	x8, x26, x8, lsl #5
  4021f4:	ldr	x1, [x8]
  4021f8:	ldr	d0, [x8, #8]
  4021fc:	ldr	w2, [x8, #16]
  402200:	mov	x0, x21
  402204:	bl	401ac0 <scols_table_new_column@plt>
  402208:	cbz	x0, 402318 <ferror@plt+0x488>
  40220c:	ldr	x8, [x23, #712]
  402210:	add	x25, x25, #0x1
  402214:	add	x24, x24, x27
  402218:	cmp	x25, x8
  40221c:	b.cc	4021e4 <ferror@plt+0x354>  // b.lo, b.ul, b.last
  402220:	sxtw	x8, w20
  402224:	sub	x20, x8, x22
  402228:	cbz	w20, 402264 <ferror@plt+0x3d4>
  40222c:	mov	x23, xzr
  402230:	add	x19, x19, x22, lsl #3
  402234:	ldr	x1, [x19, x23, lsl #3]
  402238:	mov	x0, x21
  40223c:	bl	4027d0 <ferror@plt+0x940>
  402240:	add	x23, x23, #0x1
  402244:	cmp	x23, x20
  402248:	b.cc	402234 <ferror@plt+0x3a4>  // b.lo, b.ul, b.last
  40224c:	mov	x0, x21
  402250:	bl	401db0 <scols_print_table@plt>
  402254:	mov	x0, x21
  402258:	bl	401c20 <scols_unref_table@plt>
  40225c:	mov	w0, wzr
  402260:	b	4022b4 <ferror@plt+0x424>
  402264:	adrp	x0, 405000 <ferror@plt+0x3170>
  402268:	add	x0, x0, #0x466
  40226c:	add	x1, sp, #0x8
  402270:	bl	401d90 <__isoc99_scanf@plt>
  402274:	cbz	w0, 40224c <ferror@plt+0x3bc>
  402278:	adrp	x19, 405000 <ferror@plt+0x3170>
  40227c:	adrp	x20, 416000 <ferror@plt+0x14170>
  402280:	add	x19, x19, #0x466
  402284:	ldr	x0, [x20, #656]
  402288:	bl	401c80 <feof@plt>
  40228c:	cbnz	w0, 40224c <ferror@plt+0x3bc>
  402290:	add	x1, sp, #0x8
  402294:	mov	x0, x21
  402298:	bl	4027d0 <ferror@plt+0x940>
  40229c:	add	x1, sp, #0x8
  4022a0:	mov	x0, x19
  4022a4:	bl	401d90 <__isoc99_scanf@plt>
  4022a8:	cbnz	w0, 402284 <ferror@plt+0x3f4>
  4022ac:	b	40224c <ferror@plt+0x3bc>
  4022b0:	mov	w0, #0x1                   	// #1
  4022b4:	ldp	x20, x19, [sp, #128]
  4022b8:	ldp	x22, x21, [sp, #112]
  4022bc:	ldp	x24, x23, [sp, #96]
  4022c0:	ldp	x26, x25, [sp, #80]
  4022c4:	ldr	x27, [sp, #64]
  4022c8:	ldp	x29, x30, [sp, #48]
  4022cc:	add	sp, sp, #0x90
  4022d0:	ret
  4022d4:	cmp	w0, #0x56
  4022d8:	b.ne	40230c <ferror@plt+0x47c>  // b.any
  4022dc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4022e0:	add	x1, x1, #0x170
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	bl	401df0 <dcgettext@plt>
  4022f0:	adrp	x8, 416000 <ferror@plt+0x14170>
  4022f4:	ldr	x1, [x8, #664]
  4022f8:	adrp	x2, 405000 <ferror@plt+0x3170>
  4022fc:	add	x2, x2, #0x17c
  402300:	bl	401e20 <printf@plt>
  402304:	mov	w0, wzr
  402308:	bl	401a40 <exit@plt>
  40230c:	cmp	w0, #0x68
  402310:	b.ne	40240c <ferror@plt+0x57c>  // b.any
  402314:	bl	402450 <ferror@plt+0x5c0>
  402318:	adrp	x1, 405000 <ferror@plt+0x3170>
  40231c:	add	x1, x1, #0x443
  402320:	mov	w2, #0x5                   	// #5
  402324:	bl	401df0 <dcgettext@plt>
  402328:	mov	x1, x0
  40232c:	mov	w0, #0x1                   	// #1
  402330:	bl	401e70 <err@plt>
  402334:	adrp	x21, 416000 <ferror@plt+0x14170>
  402338:	ldr	x19, [x21, #624]
  40233c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402340:	add	x1, x1, #0x1c1
  402344:	mov	w2, #0x5                   	// #5
  402348:	mov	x0, xzr
  40234c:	bl	401df0 <dcgettext@plt>
  402350:	adrp	x8, 416000 <ferror@plt+0x14170>
  402354:	ldr	x2, [x8, #664]
  402358:	mov	x1, x0
  40235c:	mov	x0, x19
  402360:	bl	401e50 <fprintf@plt>
  402364:	adrp	x22, 405000 <ferror@plt+0x3170>
  402368:	adrp	x24, 405000 <ferror@plt+0x3170>
  40236c:	adrp	x19, 405000 <ferror@plt+0x3170>
  402370:	adrp	x25, 404000 <ferror@plt+0x2170>
  402374:	adrp	x20, 405000 <ferror@plt+0x3170>
  402378:	add	x22, x22, #0x30
  40237c:	mov	w23, #0x1                   	// #1
  402380:	add	x24, x24, #0x130
  402384:	add	x19, x19, #0x1e3
  402388:	add	x25, x25, #0xf70
  40238c:	add	x20, x20, #0x1e9
  402390:	ldr	w2, [x22]
  402394:	cbz	w2, 4023fc <ferror@plt+0x56c>
  402398:	cmp	w2, #0x4a
  40239c:	mov	x8, x24
  4023a0:	b.eq	4023c0 <ferror@plt+0x530>  // b.none
  4023a4:	mov	x9, x25
  4023a8:	ldr	x8, [x9]
  4023ac:	cbz	x8, 4023d4 <ferror@plt+0x544>
  4023b0:	ldr	w10, [x9, #24]
  4023b4:	add	x9, x9, #0x20
  4023b8:	cmp	w10, w2
  4023bc:	b.ne	4023a8 <ferror@plt+0x518>  // b.any
  4023c0:	ldr	x0, [x21, #624]
  4023c4:	mov	x1, x19
  4023c8:	mov	x2, x8
  4023cc:	bl	401e50 <fprintf@plt>
  4023d0:	b	4023ec <ferror@plt+0x55c>
  4023d4:	sub	w8, w2, #0x21
  4023d8:	cmp	w8, #0x5d
  4023dc:	b.hi	4023ec <ferror@plt+0x55c>  // b.pmore
  4023e0:	ldr	x0, [x21, #624]
  4023e4:	mov	x1, x20
  4023e8:	bl	401e50 <fprintf@plt>
  4023ec:	add	x23, x23, #0x1
  4023f0:	cmp	x23, #0x10
  4023f4:	add	x22, x22, #0x4
  4023f8:	b.ne	402390 <ferror@plt+0x500>  // b.any
  4023fc:	ldr	x1, [x21, #624]
  402400:	mov	w0, #0xa                   	// #10
  402404:	bl	401b00 <fputc@plt>
  402408:	b	40243c <ferror@plt+0x5ac>
  40240c:	adrp	x8, 416000 <ferror@plt+0x14170>
  402410:	ldr	x19, [x8, #624]
  402414:	adrp	x1, 405000 <ferror@plt+0x3170>
  402418:	add	x1, x1, #0x18e
  40241c:	mov	w2, #0x5                   	// #5
  402420:	mov	x0, xzr
  402424:	bl	401df0 <dcgettext@plt>
  402428:	adrp	x8, 416000 <ferror@plt+0x14170>
  40242c:	ldr	x2, [x8, #664]
  402430:	mov	x1, x0
  402434:	mov	x0, x19
  402438:	bl	401e50 <fprintf@plt>
  40243c:	mov	w0, #0x1                   	// #1
  402440:	bl	401a40 <exit@plt>
  402444:	adrp	x1, 405000 <ferror@plt+0x3170>
  402448:	add	x1, x1, #0x41d
  40244c:	b	402320 <ferror@plt+0x490>
  402450:	stp	x29, x30, [sp, #-64]!
  402454:	adrp	x1, 405000 <ferror@plt+0x3170>
  402458:	add	x1, x1, #0x1ee
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	stp	x24, x23, [sp, #16]
  402468:	stp	x22, x21, [sp, #32]
  40246c:	stp	x20, x19, [sp, #48]
  402470:	mov	x29, sp
  402474:	bl	401df0 <dcgettext@plt>
  402478:	adrp	x22, 416000 <ferror@plt+0x14170>
  40247c:	ldr	x1, [x22, #648]
  402480:	bl	401a30 <fputs@plt>
  402484:	ldr	x19, [x22, #648]
  402488:	adrp	x1, 405000 <ferror@plt+0x3170>
  40248c:	add	x1, x1, #0x1f7
  402490:	mov	w2, #0x5                   	// #5
  402494:	mov	x0, xzr
  402498:	bl	401df0 <dcgettext@plt>
  40249c:	adrp	x8, 416000 <ferror@plt+0x14170>
  4024a0:	ldr	x2, [x8, #664]
  4024a4:	mov	x1, x0
  4024a8:	mov	x0, x19
  4024ac:	bl	401e50 <fprintf@plt>
  4024b0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4024b4:	add	x1, x1, #0x211
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	mov	x0, xzr
  4024c0:	bl	401df0 <dcgettext@plt>
  4024c4:	ldr	x1, [x22, #648]
  4024c8:	bl	401a30 <fputs@plt>
  4024cc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4024d0:	add	x1, x1, #0x21c
  4024d4:	mov	w2, #0x5                   	// #5
  4024d8:	mov	x0, xzr
  4024dc:	bl	401df0 <dcgettext@plt>
  4024e0:	bl	401c90 <puts@plt>
  4024e4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4024e8:	add	x1, x1, #0x24b
  4024ec:	mov	w2, #0x5                   	// #5
  4024f0:	mov	x0, xzr
  4024f4:	bl	401df0 <dcgettext@plt>
  4024f8:	bl	401c90 <puts@plt>
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3170>
  402500:	add	x1, x1, #0x278
  402504:	mov	w2, #0x5                   	// #5
  402508:	mov	x0, xzr
  40250c:	bl	401df0 <dcgettext@plt>
  402510:	bl	401c90 <puts@plt>
  402514:	adrp	x1, 405000 <ferror@plt+0x3170>
  402518:	add	x1, x1, #0x2af
  40251c:	mov	w2, #0x5                   	// #5
  402520:	mov	x0, xzr
  402524:	bl	401df0 <dcgettext@plt>
  402528:	bl	401c90 <puts@plt>
  40252c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402530:	add	x1, x1, #0x2fe
  402534:	mov	w2, #0x5                   	// #5
  402538:	mov	x0, xzr
  40253c:	bl	401df0 <dcgettext@plt>
  402540:	adrp	x1, 405000 <ferror@plt+0x3170>
  402544:	mov	x19, x0
  402548:	add	x1, x1, #0x31f
  40254c:	mov	w2, #0x5                   	// #5
  402550:	mov	x0, xzr
  402554:	bl	401df0 <dcgettext@plt>
  402558:	mov	x4, x0
  40255c:	adrp	x0, 405000 <ferror@plt+0x3170>
  402560:	adrp	x1, 405000 <ferror@plt+0x3170>
  402564:	adrp	x3, 405000 <ferror@plt+0x3170>
  402568:	add	x0, x0, #0x2e1
  40256c:	add	x1, x1, #0x2f2
  402570:	add	x3, x3, #0x310
  402574:	mov	x2, x19
  402578:	bl	401e20 <printf@plt>
  40257c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402580:	add	x1, x1, #0x32f
  402584:	mov	w2, #0x5                   	// #5
  402588:	mov	x0, xzr
  40258c:	bl	401df0 <dcgettext@plt>
  402590:	ldr	x1, [x22, #648]
  402594:	bl	401a30 <fputs@plt>
  402598:	adrp	x24, 405000 <ferror@plt+0x3170>
  40259c:	adrp	x19, 405000 <ferror@plt+0x3170>
  4025a0:	mov	x23, xzr
  4025a4:	add	x24, x24, #0xb0
  4025a8:	add	x19, x19, #0x34b
  4025ac:	add	x8, x24, x23
  4025b0:	ldr	x1, [x8, #24]
  4025b4:	ldr	x20, [x22, #648]
  4025b8:	ldr	x21, [x8]
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	mov	x0, xzr
  4025c4:	bl	401df0 <dcgettext@plt>
  4025c8:	mov	x3, x0
  4025cc:	mov	x0, x20
  4025d0:	mov	x1, x19
  4025d4:	mov	x2, x21
  4025d8:	bl	401e50 <fprintf@plt>
  4025dc:	add	x23, x23, #0x20
  4025e0:	cmp	x23, #0x80
  4025e4:	b.ne	4025ac <ferror@plt+0x71c>  // b.any
  4025e8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4025ec:	add	x1, x1, #0x355
  4025f0:	mov	w2, #0x5                   	// #5
  4025f4:	mov	x0, xzr
  4025f8:	bl	401df0 <dcgettext@plt>
  4025fc:	adrp	x1, 405000 <ferror@plt+0x3170>
  402600:	add	x1, x1, #0x370
  402604:	bl	401e20 <printf@plt>
  402608:	mov	w0, wzr
  40260c:	bl	401a40 <exit@plt>
  402610:	stp	x29, x30, [sp, #-64]!
  402614:	str	x23, [sp, #16]
  402618:	stp	x22, x21, [sp, #32]
  40261c:	stp	x20, x19, [sp, #48]
  402620:	mov	x29, sp
  402624:	cbz	x0, 4026a4 <ferror@plt+0x814>
  402628:	adrp	x23, 405000 <ferror@plt+0x3170>
  40262c:	mov	x21, x1
  402630:	mov	x19, x0
  402634:	mov	x20, xzr
  402638:	add	x23, x23, #0xb0
  40263c:	ldr	x22, [x23]
  402640:	mov	x0, x19
  402644:	mov	x2, x21
  402648:	mov	x1, x22
  40264c:	bl	401d20 <strncasecmp@plt>
  402650:	cbnz	w0, 40265c <ferror@plt+0x7cc>
  402654:	ldrb	w8, [x22, x21]
  402658:	cbz	w8, 40268c <ferror@plt+0x7fc>
  40265c:	add	x20, x20, #0x1
  402660:	cmp	x20, #0x4
  402664:	add	x23, x23, #0x20
  402668:	b.ne	40263c <ferror@plt+0x7ac>  // b.any
  40266c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402670:	add	x1, x1, #0x40a
  402674:	mov	w2, #0x5                   	// #5
  402678:	mov	x0, xzr
  40267c:	bl	401df0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	401dc0 <warnx@plt>
  402688:	mov	w20, #0xffffffff            	// #-1
  40268c:	mov	w0, w20
  402690:	ldp	x20, x19, [sp, #48]
  402694:	ldp	x22, x21, [sp, #32]
  402698:	ldr	x23, [sp, #16]
  40269c:	ldp	x29, x30, [sp], #64
  4026a0:	ret
  4026a4:	adrp	x0, 405000 <ferror@plt+0x3170>
  4026a8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4026ac:	adrp	x3, 405000 <ferror@plt+0x3170>
  4026b0:	add	x0, x0, #0x3b3
  4026b4:	add	x1, x1, #0x3c7
  4026b8:	add	x3, x3, #0x3de
  4026bc:	mov	w2, #0x76                  	// #118
  4026c0:	bl	401e30 <__assert_fail@plt>
  4026c4:	stp	x29, x30, [sp, #-32]!
  4026c8:	adrp	x8, 416000 <ferror@plt+0x14170>
  4026cc:	stp	x20, x19, [sp, #16]
  4026d0:	ldr	x20, [x8, #648]
  4026d4:	mov	x29, sp
  4026d8:	bl	401e40 <__errno_location@plt>
  4026dc:	mov	x19, x0
  4026e0:	str	wzr, [x0]
  4026e4:	mov	x0, x20
  4026e8:	bl	401e90 <ferror@plt>
  4026ec:	cbnz	w0, 40278c <ferror@plt+0x8fc>
  4026f0:	mov	x0, x20
  4026f4:	bl	401da0 <fflush@plt>
  4026f8:	cbz	w0, 40274c <ferror@plt+0x8bc>
  4026fc:	ldr	w20, [x19]
  402700:	cmp	w20, #0x9
  402704:	b.eq	402710 <ferror@plt+0x880>  // b.none
  402708:	cmp	w20, #0x20
  40270c:	b.ne	4027a4 <ferror@plt+0x914>  // b.any
  402710:	adrp	x8, 416000 <ferror@plt+0x14170>
  402714:	ldr	x20, [x8, #624]
  402718:	str	wzr, [x19]
  40271c:	mov	x0, x20
  402720:	bl	401e90 <ferror@plt>
  402724:	cbnz	w0, 4027c8 <ferror@plt+0x938>
  402728:	mov	x0, x20
  40272c:	bl	401da0 <fflush@plt>
  402730:	cbz	w0, 40276c <ferror@plt+0x8dc>
  402734:	ldr	w8, [x19]
  402738:	cmp	w8, #0x9
  40273c:	b.ne	4027c8 <ferror@plt+0x938>  // b.any
  402740:	ldp	x20, x19, [sp, #16]
  402744:	ldp	x29, x30, [sp], #32
  402748:	ret
  40274c:	mov	x0, x20
  402750:	bl	401b50 <fileno@plt>
  402754:	tbnz	w0, #31, 4026fc <ferror@plt+0x86c>
  402758:	bl	401a50 <dup@plt>
  40275c:	tbnz	w0, #31, 4026fc <ferror@plt+0x86c>
  402760:	bl	401c30 <close@plt>
  402764:	cbnz	w0, 4026fc <ferror@plt+0x86c>
  402768:	b	402710 <ferror@plt+0x880>
  40276c:	mov	x0, x20
  402770:	bl	401b50 <fileno@plt>
  402774:	tbnz	w0, #31, 402734 <ferror@plt+0x8a4>
  402778:	bl	401a50 <dup@plt>
  40277c:	tbnz	w0, #31, 402734 <ferror@plt+0x8a4>
  402780:	bl	401c30 <close@plt>
  402784:	cbnz	w0, 402734 <ferror@plt+0x8a4>
  402788:	b	402740 <ferror@plt+0x8b0>
  40278c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402790:	add	x1, x1, #0x1b5
  402794:	mov	w2, #0x5                   	// #5
  402798:	mov	x0, xzr
  40279c:	bl	401df0 <dcgettext@plt>
  4027a0:	b	4027bc <ferror@plt+0x92c>
  4027a4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4027a8:	add	x1, x1, #0x1b5
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401df0 <dcgettext@plt>
  4027b8:	cbnz	w20, 4027c4 <ferror@plt+0x934>
  4027bc:	bl	401dc0 <warnx@plt>
  4027c0:	b	4027c8 <ferror@plt+0x938>
  4027c4:	bl	401cd0 <warn@plt>
  4027c8:	mov	w0, #0x1                   	// #1
  4027cc:	bl	401a00 <_exit@plt>
  4027d0:	sub	sp, sp, #0xc0
  4027d4:	stp	x29, x30, [sp, #96]
  4027d8:	stp	x28, x27, [sp, #112]
  4027dc:	stp	x26, x25, [sp, #128]
  4027e0:	stp	x24, x23, [sp, #144]
  4027e4:	stp	x22, x21, [sp, #160]
  4027e8:	stp	x20, x19, [sp, #176]
  4027ec:	add	x29, sp, #0x60
  4027f0:	cbz	x0, 402ab0 <ferror@plt+0xc20>
  4027f4:	mov	x19, x1
  4027f8:	cbz	x1, 402ad0 <ferror@plt+0xc40>
  4027fc:	mov	x1, xzr
  402800:	bl	401c10 <scols_table_new_line@plt>
  402804:	adrp	x28, 416000 <ferror@plt+0x14170>
  402808:	str	x0, [x28, #720]
  40280c:	cbz	x0, 402af0 <ferror@plt+0xc60>
  402810:	sub	x1, x29, #0x10
  402814:	mov	x0, x19
  402818:	bl	401dd0 <uuid_parse@plt>
  40281c:	cbz	w0, 402830 <ferror@plt+0x9a0>
  402820:	mov	w20, #0xffffffff            	// #-1
  402824:	mov	w23, #0x1                   	// #1
  402828:	mov	w21, #0xffffffff            	// #-1
  40282c:	b	40284c <ferror@plt+0x9bc>
  402830:	sub	x0, x29, #0x10
  402834:	bl	401bf0 <uuid_variant@plt>
  402838:	mov	w20, w0
  40283c:	sub	x0, x29, #0x10
  402840:	bl	401d80 <uuid_type@plt>
  402844:	mov	w21, w0
  402848:	mov	w23, wzr
  40284c:	adrp	x25, 416000 <ferror@plt+0x14170>
  402850:	ldr	x8, [x25, #712]
  402854:	cbz	x8, 402a3c <ferror@plt+0xbac>
  402858:	cmp	w20, #0x1
  40285c:	mov	w8, w21
  402860:	str	x8, [sp, #8]
  402864:	cset	w8, eq  // eq = none
  402868:	cmp	w21, #0x1
  40286c:	adrp	x26, 404000 <ferror@plt+0x2170>
  402870:	adrp	x27, 405000 <ferror@plt+0x3170>
  402874:	cset	w9, eq  // eq = none
  402878:	mov	x22, xzr
  40287c:	add	x26, x26, #0xf40
  402880:	add	x27, x27, #0x52a
  402884:	and	w24, w8, w9
  402888:	mov	x0, x22
  40288c:	bl	402b00 <ferror@plt+0xc70>
  402890:	cmp	w0, #0x3
  402894:	b.hi	402a5c <ferror@plt+0xbcc>  // b.pmore
  402898:	mov	w8, w0
  40289c:	adr	x9, 4028ac <ferror@plt+0xa1c>
  4028a0:	ldrb	w10, [x26, x8]
  4028a4:	add	x9, x9, x10, lsl #2
  4028a8:	br	x9
  4028ac:	mov	x0, x19
  4028b0:	b	40295c <ferror@plt+0xacc>
  4028b4:	cbnz	w23, 402948 <ferror@plt+0xab8>
  4028b8:	cmp	w21, #0x5
  4028bc:	b.hi	402a28 <ferror@plt+0xb98>  // b.pmore
  4028c0:	ldr	x10, [sp, #8]
  4028c4:	adrp	x11, 404000 <ferror@plt+0x2170>
  4028c8:	add	x11, x11, #0xf44
  4028cc:	adr	x8, 4028dc <ferror@plt+0xa4c>
  4028d0:	ldrb	w9, [x11, x10]
  4028d4:	add	x8, x8, x9, lsl #2
  4028d8:	br	x8
  4028dc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4028e0:	mov	x0, x19
  4028e4:	add	x1, x1, #0x54a
  4028e8:	bl	401d50 <strspn@plt>
  4028ec:	mov	w2, #0x5                   	// #5
  4028f0:	cmp	x0, #0x24
  4028f4:	b.ne	402a2c <ferror@plt+0xb9c>  // b.any
  4028f8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4028fc:	mov	x0, xzr
  402900:	add	x1, x1, #0x54d
  402904:	b	402954 <ferror@plt+0xac4>
  402908:	cbnz	w23, 402948 <ferror@plt+0xab8>
  40290c:	cbz	w24, 402978 <ferror@plt+0xae8>
  402910:	sub	x0, x29, #0x10
  402914:	sub	x1, x29, #0x20
  402918:	bl	401d70 <uuid_time@plt>
  40291c:	sub	x0, x29, #0x20
  402920:	add	x2, sp, #0x14
  402924:	mov	w1, #0x17                  	// #23
  402928:	mov	w3, #0x2a                  	// #42
  40292c:	bl	404a40 <ferror@plt+0x2bb0>
  402930:	add	x0, sp, #0x14
  402934:	bl	401c00 <strdup@plt>
  402938:	cbz	x0, 402a60 <ferror@plt+0xbd0>
  40293c:	mov	x2, x0
  402940:	b	402968 <ferror@plt+0xad8>
  402944:	cbz	w23, 40298c <ferror@plt+0xafc>
  402948:	mov	w2, #0x5                   	// #5
  40294c:	mov	x0, xzr
  402950:	mov	x1, x27
  402954:	bl	401df0 <dcgettext@plt>
  402958:	cbz	x0, 402a90 <ferror@plt+0xc00>
  40295c:	bl	401c00 <strdup@plt>
  402960:	mov	x2, x0
  402964:	cbz	x0, 402a60 <ferror@plt+0xbd0>
  402968:	ldr	x0, [x28, #720]
  40296c:	mov	x1, x22
  402970:	bl	401a60 <scols_line_refer_data@plt>
  402974:	cbnz	w0, 402a70 <ferror@plt+0xbe0>
  402978:	ldr	x8, [x25, #712]
  40297c:	add	x22, x22, #0x1
  402980:	cmp	x22, x8
  402984:	b.cc	402888 <ferror@plt+0x9f8>  // b.lo, b.ul, b.last
  402988:	b	402a3c <ferror@plt+0xbac>
  40298c:	cmp	w20, #0x2
  402990:	b.eq	4029b8 <ferror@plt+0xb28>  // b.none
  402994:	cmp	w20, #0x1
  402998:	b.eq	4029ac <ferror@plt+0xb1c>  // b.none
  40299c:	cbnz	w20, 4029c4 <ferror@plt+0xb34>
  4029a0:	adrp	x0, 405000 <ferror@plt+0x3170>
  4029a4:	add	x0, x0, #0x532
  4029a8:	b	40295c <ferror@plt+0xacc>
  4029ac:	adrp	x0, 405000 <ferror@plt+0x3170>
  4029b0:	add	x0, x0, #0x536
  4029b4:	b	40295c <ferror@plt+0xacc>
  4029b8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4029bc:	add	x0, x0, #0x53a
  4029c0:	b	40295c <ferror@plt+0xacc>
  4029c4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	mov	x0, xzr
  4029d0:	add	x1, x1, #0x544
  4029d4:	b	402954 <ferror@plt+0xac4>
  4029d8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4029dc:	mov	w2, #0x5                   	// #5
  4029e0:	mov	x0, xzr
  4029e4:	add	x1, x1, #0x56f
  4029e8:	b	402954 <ferror@plt+0xac4>
  4029ec:	adrp	x1, 405000 <ferror@plt+0x3170>
  4029f0:	mov	w2, #0x5                   	// #5
  4029f4:	mov	x0, xzr
  4029f8:	add	x1, x1, #0x559
  4029fc:	b	402954 <ferror@plt+0xac4>
  402a00:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	mov	x0, xzr
  402a0c:	add	x1, x1, #0x564
  402a10:	b	402954 <ferror@plt+0xac4>
  402a14:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	mov	x0, xzr
  402a20:	add	x1, x1, #0x576
  402a24:	b	402954 <ferror@plt+0xac4>
  402a28:	mov	w2, #0x5                   	// #5
  402a2c:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a30:	mov	x0, xzr
  402a34:	add	x1, x1, #0x551
  402a38:	b	402954 <ferror@plt+0xac4>
  402a3c:	ldp	x20, x19, [sp, #176]
  402a40:	ldp	x22, x21, [sp, #160]
  402a44:	ldp	x24, x23, [sp, #144]
  402a48:	ldp	x26, x25, [sp, #128]
  402a4c:	ldp	x28, x27, [sp, #112]
  402a50:	ldp	x29, x30, [sp, #96]
  402a54:	add	sp, sp, #0xc0
  402a58:	ret
  402a5c:	bl	401c70 <abort@plt>
  402a60:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a64:	add	x1, x1, #0x5ce
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	bl	401e70 <err@plt>
  402a70:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a74:	add	x1, x1, #0x581
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	mov	x0, xzr
  402a80:	bl	401df0 <dcgettext@plt>
  402a84:	mov	x1, x0
  402a88:	mov	w0, #0x1                   	// #1
  402a8c:	bl	401e00 <errx@plt>
  402a90:	adrp	x0, 405000 <ferror@plt+0x3170>
  402a94:	adrp	x1, 405000 <ferror@plt+0x3170>
  402a98:	adrp	x3, 405000 <ferror@plt+0x3170>
  402a9c:	add	x0, x0, #0x59b
  402aa0:	add	x1, x1, #0x59f
  402aa4:	add	x3, x3, #0x5b2
  402aa8:	mov	w2, #0x4a                  	// #74
  402aac:	bl	401e30 <__assert_fail@plt>
  402ab0:	adrp	x0, 405000 <ferror@plt+0x3170>
  402ab4:	adrp	x1, 405000 <ferror@plt+0x3170>
  402ab8:	adrp	x3, 405000 <ferror@plt+0x3170>
  402abc:	add	x0, x0, #0x4c3
  402ac0:	add	x1, x1, #0x3c7
  402ac4:	add	x3, x3, #0x4c6
  402ac8:	mov	w2, #0x95                  	// #149
  402acc:	bl	401e30 <__assert_fail@plt>
  402ad0:	adrp	x0, 405000 <ferror@plt+0x3170>
  402ad4:	adrp	x1, 405000 <ferror@plt+0x3170>
  402ad8:	adrp	x3, 405000 <ferror@plt+0x3170>
  402adc:	add	x0, x0, #0x506
  402ae0:	add	x1, x1, #0x3c7
  402ae4:	add	x3, x3, #0x4c6
  402ae8:	mov	w2, #0x96                  	// #150
  402aec:	bl	401e30 <__assert_fail@plt>
  402af0:	adrp	x1, 405000 <ferror@plt+0x3170>
  402af4:	add	x1, x1, #0x50b
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	b	402a80 <ferror@plt+0xbf0>
  402b00:	stp	x29, x30, [sp, #-16]!
  402b04:	adrp	x8, 416000 <ferror@plt+0x14170>
  402b08:	ldr	x8, [x8, #712]
  402b0c:	mov	x29, sp
  402b10:	cmp	x8, x0
  402b14:	b.ls	402b34 <ferror@plt+0xca4>  // b.plast
  402b18:	adrp	x8, 416000 <ferror@plt+0x14170>
  402b1c:	add	x8, x8, #0x2a8
  402b20:	ldr	w0, [x8, x0, lsl #2]
  402b24:	cmp	w0, #0x4
  402b28:	b.ge	402b54 <ferror@plt+0xcc4>  // b.tcont
  402b2c:	ldp	x29, x30, [sp], #16
  402b30:	ret
  402b34:	adrp	x0, 405000 <ferror@plt+0x3170>
  402b38:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b3c:	adrp	x3, 405000 <ferror@plt+0x3170>
  402b40:	add	x0, x0, #0x474
  402b44:	add	x1, x1, #0x3c7
  402b48:	add	x3, x3, #0x483
  402b4c:	mov	w2, #0x83                  	// #131
  402b50:	bl	401e30 <__assert_fail@plt>
  402b54:	adrp	x0, 405000 <ferror@plt+0x3170>
  402b58:	adrp	x1, 405000 <ferror@plt+0x3170>
  402b5c:	adrp	x3, 405000 <ferror@plt+0x3170>
  402b60:	add	x0, x0, #0x49d
  402b64:	add	x1, x1, #0x3c7
  402b68:	add	x3, x3, #0x483
  402b6c:	mov	w2, #0x84                  	// #132
  402b70:	bl	401e30 <__assert_fail@plt>
  402b74:	adrp	x8, 416000 <ferror@plt+0x14170>
  402b78:	str	w0, [x8, #616]
  402b7c:	ret
  402b80:	sub	sp, sp, #0x70
  402b84:	stp	x29, x30, [sp, #16]
  402b88:	stp	x28, x27, [sp, #32]
  402b8c:	stp	x26, x25, [sp, #48]
  402b90:	stp	x24, x23, [sp, #64]
  402b94:	stp	x22, x21, [sp, #80]
  402b98:	stp	x20, x19, [sp, #96]
  402b9c:	add	x29, sp, #0x10
  402ba0:	str	xzr, [x1]
  402ba4:	cbz	x0, 402be8 <ferror@plt+0xd58>
  402ba8:	ldrb	w23, [x0]
  402bac:	mov	x20, x0
  402bb0:	cbz	x23, 402be8 <ferror@plt+0xd58>
  402bb4:	mov	x21, x2
  402bb8:	mov	x19, x1
  402bbc:	bl	401ce0 <__ctype_b_loc@plt>
  402bc0:	ldr	x8, [x0]
  402bc4:	mov	x22, x0
  402bc8:	ldrh	w9, [x8, x23, lsl #1]
  402bcc:	tbz	w9, #13, 402be0 <ferror@plt+0xd50>
  402bd0:	add	x9, x20, #0x1
  402bd4:	ldrb	w23, [x9], #1
  402bd8:	ldrh	w10, [x8, x23, lsl #1]
  402bdc:	tbnz	w10, #13, 402bd4 <ferror@plt+0xd44>
  402be0:	cmp	w23, #0x2d
  402be4:	b.ne	402c1c <ferror@plt+0xd8c>  // b.any
  402be8:	mov	w24, #0xffffffea            	// #-22
  402bec:	neg	w19, w24
  402bf0:	bl	401e40 <__errno_location@plt>
  402bf4:	str	w19, [x0]
  402bf8:	mov	w0, w24
  402bfc:	ldp	x20, x19, [sp, #96]
  402c00:	ldp	x22, x21, [sp, #80]
  402c04:	ldp	x24, x23, [sp, #64]
  402c08:	ldp	x26, x25, [sp, #48]
  402c0c:	ldp	x28, x27, [sp, #32]
  402c10:	ldp	x29, x30, [sp, #16]
  402c14:	add	sp, sp, #0x70
  402c18:	ret
  402c1c:	bl	401e40 <__errno_location@plt>
  402c20:	mov	x23, x0
  402c24:	str	wzr, [x0]
  402c28:	add	x1, sp, #0x8
  402c2c:	mov	x0, x20
  402c30:	mov	w2, wzr
  402c34:	str	xzr, [sp, #8]
  402c38:	bl	401c60 <strtoumax@plt>
  402c3c:	ldr	x25, [sp, #8]
  402c40:	ldr	w8, [x23]
  402c44:	cmp	x25, x20
  402c48:	b.eq	402dc8 <ferror@plt+0xf38>  // b.none
  402c4c:	add	x9, x0, #0x1
  402c50:	mov	x20, x0
  402c54:	cmp	x9, #0x1
  402c58:	b.hi	402c60 <ferror@plt+0xdd0>  // b.pmore
  402c5c:	cbnz	w8, 402dcc <ferror@plt+0xf3c>
  402c60:	cbz	x25, 402dd8 <ferror@plt+0xf48>
  402c64:	ldrb	w8, [x25]
  402c68:	cbz	w8, 402dd8 <ferror@plt+0xf48>
  402c6c:	mov	w27, wzr
  402c70:	mov	x28, xzr
  402c74:	mov	w8, #0x400                 	// #1024
  402c78:	str	x8, [sp]
  402c7c:	ldrb	w8, [x25, #1]
  402c80:	cmp	w8, #0x61
  402c84:	b.le	402cb0 <ferror@plt+0xe20>
  402c88:	cmp	w8, #0x62
  402c8c:	b.eq	402cb8 <ferror@plt+0xe28>  // b.none
  402c90:	cmp	w8, #0x69
  402c94:	b.ne	402cc8 <ferror@plt+0xe38>  // b.any
  402c98:	ldrb	w8, [x25, #2]
  402c9c:	orr	w8, w8, #0x20
  402ca0:	cmp	w8, #0x62
  402ca4:	b.ne	402cc8 <ferror@plt+0xe38>  // b.any
  402ca8:	ldrb	w8, [x25, #3]
  402cac:	b	402cc4 <ferror@plt+0xe34>
  402cb0:	cmp	w8, #0x42
  402cb4:	b.ne	402cc4 <ferror@plt+0xe34>  // b.any
  402cb8:	ldrb	w8, [x25, #2]
  402cbc:	cbnz	w8, 402cc8 <ferror@plt+0xe38>
  402cc0:	b	402de8 <ferror@plt+0xf58>
  402cc4:	cbz	w8, 402df0 <ferror@plt+0xf60>
  402cc8:	bl	401b40 <localeconv@plt>
  402ccc:	cbz	x0, 402cec <ferror@plt+0xe5c>
  402cd0:	ldr	x24, [x0]
  402cd4:	cbz	x24, 402cf8 <ferror@plt+0xe68>
  402cd8:	mov	x0, x24
  402cdc:	bl	401a20 <strlen@plt>
  402ce0:	mov	x26, x0
  402ce4:	mov	w8, #0x1                   	// #1
  402ce8:	b	402d00 <ferror@plt+0xe70>
  402cec:	mov	w8, wzr
  402cf0:	mov	x24, xzr
  402cf4:	b	402cfc <ferror@plt+0xe6c>
  402cf8:	mov	w8, wzr
  402cfc:	mov	x26, xzr
  402d00:	cbnz	x28, 402be8 <ferror@plt+0xd58>
  402d04:	ldrb	w9, [x25]
  402d08:	eor	w8, w8, #0x1
  402d0c:	cmp	w9, #0x0
  402d10:	cset	w9, eq  // eq = none
  402d14:	orr	w8, w8, w9
  402d18:	tbnz	w8, #0, 402be8 <ferror@plt+0xd58>
  402d1c:	mov	x0, x24
  402d20:	mov	x1, x25
  402d24:	mov	x2, x26
  402d28:	bl	401b80 <strncmp@plt>
  402d2c:	cbnz	w0, 402be8 <ferror@plt+0xd58>
  402d30:	add	x24, x25, x26
  402d34:	ldrb	w8, [x24]
  402d38:	cmp	w8, #0x30
  402d3c:	b.ne	402d50 <ferror@plt+0xec0>  // b.any
  402d40:	ldrb	w8, [x24, #1]!
  402d44:	add	w27, w27, #0x1
  402d48:	cmp	w8, #0x30
  402d4c:	b.eq	402d40 <ferror@plt+0xeb0>  // b.none
  402d50:	ldr	x9, [x22]
  402d54:	sxtb	x8, w8
  402d58:	ldrh	w8, [x9, x8, lsl #1]
  402d5c:	tbnz	w8, #11, 402d70 <ferror@plt+0xee0>
  402d60:	mov	x28, xzr
  402d64:	str	x24, [sp, #8]
  402d68:	mov	x25, x24
  402d6c:	b	402c7c <ferror@plt+0xdec>
  402d70:	add	x1, sp, #0x8
  402d74:	mov	x0, x24
  402d78:	mov	w2, wzr
  402d7c:	str	wzr, [x23]
  402d80:	str	xzr, [sp, #8]
  402d84:	bl	401c60 <strtoumax@plt>
  402d88:	ldr	x25, [sp, #8]
  402d8c:	ldr	w8, [x23]
  402d90:	cmp	x25, x24
  402d94:	b.eq	402dc8 <ferror@plt+0xf38>  // b.none
  402d98:	add	x9, x0, #0x1
  402d9c:	cmp	x9, #0x1
  402da0:	b.hi	402da8 <ferror@plt+0xf18>  // b.pmore
  402da4:	cbnz	w8, 402dcc <ferror@plt+0xf3c>
  402da8:	mov	x28, xzr
  402dac:	cbz	x0, 402c7c <ferror@plt+0xdec>
  402db0:	cbz	x25, 402be8 <ferror@plt+0xd58>
  402db4:	ldrb	w8, [x25]
  402db8:	mov	w24, #0xffffffea            	// #-22
  402dbc:	mov	x28, x0
  402dc0:	cbnz	w8, 402c7c <ferror@plt+0xdec>
  402dc4:	b	402bec <ferror@plt+0xd5c>
  402dc8:	cbz	w8, 402be8 <ferror@plt+0xd58>
  402dcc:	neg	w24, w8
  402dd0:	tbz	w24, #31, 402bf8 <ferror@plt+0xd68>
  402dd4:	b	402bec <ferror@plt+0xd5c>
  402dd8:	mov	w24, wzr
  402ddc:	str	x20, [x19]
  402de0:	tbz	w24, #31, 402bf8 <ferror@plt+0xd68>
  402de4:	b	402bec <ferror@plt+0xd5c>
  402de8:	mov	w8, #0x3e8                 	// #1000
  402dec:	str	x8, [sp]
  402df0:	ldrsb	w23, [x25]
  402df4:	adrp	x22, 405000 <ferror@plt+0x3170>
  402df8:	add	x22, x22, #0x5fc
  402dfc:	mov	w2, #0x9                   	// #9
  402e00:	mov	x0, x22
  402e04:	mov	w1, w23
  402e08:	bl	401de0 <memchr@plt>
  402e0c:	cbnz	x0, 402e2c <ferror@plt+0xf9c>
  402e10:	adrp	x22, 405000 <ferror@plt+0x3170>
  402e14:	add	x22, x22, #0x605
  402e18:	mov	w2, #0x9                   	// #9
  402e1c:	mov	x0, x22
  402e20:	mov	w1, w23
  402e24:	bl	401de0 <memchr@plt>
  402e28:	cbz	x0, 402be8 <ferror@plt+0xd58>
  402e2c:	ldr	x11, [sp]
  402e30:	sub	w8, w0, w22
  402e34:	adds	w8, w8, #0x1
  402e38:	b.cs	402e5c <ferror@plt+0xfcc>  // b.hs, b.nlast
  402e3c:	mvn	w9, w0
  402e40:	add	w9, w9, w22
  402e44:	umulh	x10, x11, x20
  402e48:	cmp	xzr, x10
  402e4c:	b.ne	402e64 <ferror@plt+0xfd4>  // b.any
  402e50:	adds	w9, w9, #0x1
  402e54:	mul	x20, x20, x11
  402e58:	b.cc	402e44 <ferror@plt+0xfb4>  // b.lo, b.ul, b.last
  402e5c:	mov	w24, wzr
  402e60:	b	402e68 <ferror@plt+0xfd8>
  402e64:	mov	w24, #0xffffffde            	// #-34
  402e68:	cbz	x21, 402e70 <ferror@plt+0xfe0>
  402e6c:	str	w8, [x21]
  402e70:	cbz	x28, 402ddc <ferror@plt+0xf4c>
  402e74:	cbz	w8, 402ddc <ferror@plt+0xf4c>
  402e78:	mvn	w8, w0
  402e7c:	add	w9, w8, w22
  402e80:	mov	w8, #0x1                   	// #1
  402e84:	umulh	x10, x11, x8
  402e88:	cmp	xzr, x10
  402e8c:	b.ne	402e9c <ferror@plt+0x100c>  // b.any
  402e90:	adds	w9, w9, #0x1
  402e94:	mul	x8, x8, x11
  402e98:	b.cc	402e84 <ferror@plt+0xff4>  // b.lo, b.ul, b.last
  402e9c:	mov	w9, #0xa                   	// #10
  402ea0:	cmp	x28, #0xb
  402ea4:	b.cc	402eb8 <ferror@plt+0x1028>  // b.lo, b.ul, b.last
  402ea8:	add	x9, x9, x9, lsl #2
  402eac:	lsl	x9, x9, #1
  402eb0:	cmp	x9, x28
  402eb4:	b.cc	402ea8 <ferror@plt+0x1018>  // b.lo, b.ul, b.last
  402eb8:	cmp	w27, #0x1
  402ebc:	b.lt	402ed0 <ferror@plt+0x1040>  // b.tstop
  402ec0:	add	x9, x9, x9, lsl #2
  402ec4:	subs	w27, w27, #0x1
  402ec8:	lsl	x9, x9, #1
  402ecc:	b.ne	402ec0 <ferror@plt+0x1030>  // b.any
  402ed0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402ed4:	mov	w12, #0x1                   	// #1
  402ed8:	movk	x10, #0xcccd
  402edc:	mov	w11, #0xa                   	// #10
  402ee0:	umulh	x13, x28, x10
  402ee4:	lsr	x13, x13, #3
  402ee8:	add	x14, x12, x12, lsl #2
  402eec:	msub	x15, x13, x11, x28
  402ef0:	lsl	x14, x14, #1
  402ef4:	cbz	x15, 402f08 <ferror@plt+0x1078>
  402ef8:	udiv	x12, x9, x12
  402efc:	udiv	x12, x12, x15
  402f00:	udiv	x12, x8, x12
  402f04:	add	x20, x12, x20
  402f08:	cmp	x28, #0x9
  402f0c:	mov	x28, x13
  402f10:	mov	x12, x14
  402f14:	b.hi	402ee0 <ferror@plt+0x1050>  // b.pmore
  402f18:	b	402ddc <ferror@plt+0xf4c>
  402f1c:	mov	x2, xzr
  402f20:	b	402b80 <ferror@plt+0xcf0>
  402f24:	stp	x29, x30, [sp, #-48]!
  402f28:	stp	x20, x19, [sp, #32]
  402f2c:	mov	x20, x1
  402f30:	mov	x19, x0
  402f34:	str	x21, [sp, #16]
  402f38:	mov	x29, sp
  402f3c:	cbz	x0, 402f70 <ferror@plt+0x10e0>
  402f40:	ldrb	w21, [x19]
  402f44:	mov	x8, x19
  402f48:	cbz	w21, 402f74 <ferror@plt+0x10e4>
  402f4c:	bl	401ce0 <__ctype_b_loc@plt>
  402f50:	ldr	x9, [x0]
  402f54:	mov	x8, x19
  402f58:	and	x10, x21, #0xff
  402f5c:	ldrh	w10, [x9, x10, lsl #1]
  402f60:	tbz	w10, #11, 402f74 <ferror@plt+0x10e4>
  402f64:	ldrb	w21, [x8, #1]!
  402f68:	cbnz	w21, 402f58 <ferror@plt+0x10c8>
  402f6c:	b	402f74 <ferror@plt+0x10e4>
  402f70:	mov	x8, xzr
  402f74:	cbz	x20, 402f7c <ferror@plt+0x10ec>
  402f78:	str	x8, [x20]
  402f7c:	cmp	x8, x19
  402f80:	b.ls	402f94 <ferror@plt+0x1104>  // b.plast
  402f84:	ldrb	w8, [x8]
  402f88:	cmp	w8, #0x0
  402f8c:	cset	w0, eq  // eq = none
  402f90:	b	402f98 <ferror@plt+0x1108>
  402f94:	mov	w0, wzr
  402f98:	ldp	x20, x19, [sp, #32]
  402f9c:	ldr	x21, [sp, #16]
  402fa0:	ldp	x29, x30, [sp], #48
  402fa4:	ret
  402fa8:	stp	x29, x30, [sp, #-48]!
  402fac:	stp	x20, x19, [sp, #32]
  402fb0:	mov	x20, x1
  402fb4:	mov	x19, x0
  402fb8:	str	x21, [sp, #16]
  402fbc:	mov	x29, sp
  402fc0:	cbz	x0, 402ff4 <ferror@plt+0x1164>
  402fc4:	ldrb	w21, [x19]
  402fc8:	mov	x8, x19
  402fcc:	cbz	w21, 402ff8 <ferror@plt+0x1168>
  402fd0:	bl	401ce0 <__ctype_b_loc@plt>
  402fd4:	ldr	x9, [x0]
  402fd8:	mov	x8, x19
  402fdc:	and	x10, x21, #0xff
  402fe0:	ldrh	w10, [x9, x10, lsl #1]
  402fe4:	tbz	w10, #12, 402ff8 <ferror@plt+0x1168>
  402fe8:	ldrb	w21, [x8, #1]!
  402fec:	cbnz	w21, 402fdc <ferror@plt+0x114c>
  402ff0:	b	402ff8 <ferror@plt+0x1168>
  402ff4:	mov	x8, xzr
  402ff8:	cbz	x20, 403000 <ferror@plt+0x1170>
  402ffc:	str	x8, [x20]
  403000:	cmp	x8, x19
  403004:	b.ls	403018 <ferror@plt+0x1188>  // b.plast
  403008:	ldrb	w8, [x8]
  40300c:	cmp	w8, #0x0
  403010:	cset	w0, eq  // eq = none
  403014:	b	40301c <ferror@plt+0x118c>
  403018:	mov	w0, wzr
  40301c:	ldp	x20, x19, [sp, #32]
  403020:	ldr	x21, [sp, #16]
  403024:	ldp	x29, x30, [sp], #48
  403028:	ret
  40302c:	sub	sp, sp, #0x110
  403030:	stp	x29, x30, [sp, #208]
  403034:	add	x29, sp, #0xd0
  403038:	mov	x8, #0xffffffffffffffd0    	// #-48
  40303c:	mov	x9, sp
  403040:	sub	x10, x29, #0x50
  403044:	stp	x28, x23, [sp, #224]
  403048:	stp	x22, x21, [sp, #240]
  40304c:	stp	x20, x19, [sp, #256]
  403050:	mov	x20, x1
  403054:	mov	x19, x0
  403058:	movk	x8, #0xff80, lsl #32
  40305c:	add	x11, x29, #0x40
  403060:	add	x9, x9, #0x80
  403064:	add	x22, x10, #0x30
  403068:	mov	w23, #0xffffffd0            	// #-48
  40306c:	stp	x2, x3, [x29, #-80]
  403070:	stp	x4, x5, [x29, #-64]
  403074:	stp	x6, x7, [x29, #-48]
  403078:	stp	q1, q2, [sp, #16]
  40307c:	stp	q3, q4, [sp, #48]
  403080:	str	q0, [sp]
  403084:	stp	q5, q6, [sp, #80]
  403088:	str	q7, [sp, #112]
  40308c:	stp	x9, x8, [x29, #-16]
  403090:	stp	x11, x22, [x29, #-32]
  403094:	tbnz	w23, #31, 4030a0 <ferror@plt+0x1210>
  403098:	mov	w8, w23
  40309c:	b	4030b8 <ferror@plt+0x1228>
  4030a0:	add	w8, w23, #0x8
  4030a4:	cmn	w23, #0x8
  4030a8:	stur	w8, [x29, #-8]
  4030ac:	b.gt	4030b8 <ferror@plt+0x1228>
  4030b0:	add	x9, x22, w23, sxtw
  4030b4:	b	4030c4 <ferror@plt+0x1234>
  4030b8:	ldur	x9, [x29, #-32]
  4030bc:	add	x10, x9, #0x8
  4030c0:	stur	x10, [x29, #-32]
  4030c4:	ldr	x1, [x9]
  4030c8:	cbz	x1, 403140 <ferror@plt+0x12b0>
  4030cc:	tbnz	w8, #31, 4030d8 <ferror@plt+0x1248>
  4030d0:	mov	w23, w8
  4030d4:	b	4030f0 <ferror@plt+0x1260>
  4030d8:	add	w23, w8, #0x8
  4030dc:	cmn	w8, #0x8
  4030e0:	stur	w23, [x29, #-8]
  4030e4:	b.gt	4030f0 <ferror@plt+0x1260>
  4030e8:	add	x8, x22, w8, sxtw
  4030ec:	b	4030fc <ferror@plt+0x126c>
  4030f0:	ldur	x8, [x29, #-32]
  4030f4:	add	x9, x8, #0x8
  4030f8:	stur	x9, [x29, #-32]
  4030fc:	ldr	x21, [x8]
  403100:	cbz	x21, 403140 <ferror@plt+0x12b0>
  403104:	mov	x0, x19
  403108:	bl	401cc0 <strcmp@plt>
  40310c:	cbz	w0, 403124 <ferror@plt+0x1294>
  403110:	mov	x0, x19
  403114:	mov	x1, x21
  403118:	bl	401cc0 <strcmp@plt>
  40311c:	cbnz	w0, 403094 <ferror@plt+0x1204>
  403120:	b	403128 <ferror@plt+0x1298>
  403124:	mov	w0, #0x1                   	// #1
  403128:	ldp	x20, x19, [sp, #256]
  40312c:	ldp	x22, x21, [sp, #240]
  403130:	ldp	x28, x23, [sp, #224]
  403134:	ldp	x29, x30, [sp, #208]
  403138:	add	sp, sp, #0x110
  40313c:	ret
  403140:	adrp	x8, 416000 <ferror@plt+0x14170>
  403144:	ldr	w0, [x8, #616]
  403148:	adrp	x1, 405000 <ferror@plt+0x3170>
  40314c:	add	x1, x1, #0x60e
  403150:	mov	x2, x20
  403154:	mov	x3, x19
  403158:	bl	401e00 <errx@plt>
  40315c:	cbz	x1, 403180 <ferror@plt+0x12f0>
  403160:	sxtb	w8, w2
  403164:	ldrsb	w9, [x0]
  403168:	cbz	w9, 403180 <ferror@plt+0x12f0>
  40316c:	cmp	w8, w9
  403170:	b.eq	403184 <ferror@plt+0x12f4>  // b.none
  403174:	sub	x1, x1, #0x1
  403178:	add	x0, x0, #0x1
  40317c:	cbnz	x1, 403164 <ferror@plt+0x12d4>
  403180:	mov	x0, xzr
  403184:	ret
  403188:	stp	x29, x30, [sp, #-32]!
  40318c:	stp	x20, x19, [sp, #16]
  403190:	mov	x29, sp
  403194:	mov	x20, x1
  403198:	mov	x19, x0
  40319c:	bl	4031dc <ferror@plt+0x134c>
  4031a0:	cmp	w0, w0, sxth
  4031a4:	b.ne	4031b4 <ferror@plt+0x1324>  // b.any
  4031a8:	ldp	x20, x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #32
  4031b0:	ret
  4031b4:	bl	401e40 <__errno_location@plt>
  4031b8:	mov	w8, #0x22                  	// #34
  4031bc:	str	w8, [x0]
  4031c0:	adrp	x8, 416000 <ferror@plt+0x14170>
  4031c4:	ldr	w0, [x8, #616]
  4031c8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4031cc:	add	x1, x1, #0x60e
  4031d0:	mov	x2, x20
  4031d4:	mov	x3, x19
  4031d8:	bl	401e70 <err@plt>
  4031dc:	stp	x29, x30, [sp, #-32]!
  4031e0:	stp	x20, x19, [sp, #16]
  4031e4:	mov	x29, sp
  4031e8:	mov	x20, x1
  4031ec:	mov	x19, x0
  4031f0:	bl	403294 <ferror@plt+0x1404>
  4031f4:	cmp	x0, w0, sxtw
  4031f8:	b.ne	403208 <ferror@plt+0x1378>  // b.any
  4031fc:	ldp	x20, x19, [sp, #16]
  403200:	ldp	x29, x30, [sp], #32
  403204:	ret
  403208:	bl	401e40 <__errno_location@plt>
  40320c:	mov	w8, #0x22                  	// #34
  403210:	str	w8, [x0]
  403214:	adrp	x8, 416000 <ferror@plt+0x14170>
  403218:	ldr	w0, [x8, #616]
  40321c:	adrp	x1, 405000 <ferror@plt+0x3170>
  403220:	add	x1, x1, #0x60e
  403224:	mov	x2, x20
  403228:	mov	x3, x19
  40322c:	bl	401e70 <err@plt>
  403230:	mov	w2, #0xa                   	// #10
  403234:	b	403238 <ferror@plt+0x13a8>
  403238:	stp	x29, x30, [sp, #-32]!
  40323c:	stp	x20, x19, [sp, #16]
  403240:	mov	x29, sp
  403244:	mov	x20, x1
  403248:	mov	x19, x0
  40324c:	bl	403350 <ferror@plt+0x14c0>
  403250:	cmp	w0, #0x10, lsl #12
  403254:	b.cs	403264 <ferror@plt+0x13d4>  // b.hs, b.nlast
  403258:	ldp	x20, x19, [sp, #16]
  40325c:	ldp	x29, x30, [sp], #32
  403260:	ret
  403264:	bl	401e40 <__errno_location@plt>
  403268:	mov	w8, #0x22                  	// #34
  40326c:	str	w8, [x0]
  403270:	adrp	x8, 416000 <ferror@plt+0x14170>
  403274:	ldr	w0, [x8, #616]
  403278:	adrp	x1, 405000 <ferror@plt+0x3170>
  40327c:	add	x1, x1, #0x60e
  403280:	mov	x2, x20
  403284:	mov	x3, x19
  403288:	bl	401e70 <err@plt>
  40328c:	mov	w2, #0x10                  	// #16
  403290:	b	403238 <ferror@plt+0x13a8>
  403294:	stp	x29, x30, [sp, #-48]!
  403298:	mov	x29, sp
  40329c:	str	x21, [sp, #16]
  4032a0:	stp	x20, x19, [sp, #32]
  4032a4:	mov	x20, x1
  4032a8:	mov	x19, x0
  4032ac:	str	xzr, [x29, #24]
  4032b0:	bl	401e40 <__errno_location@plt>
  4032b4:	str	wzr, [x0]
  4032b8:	cbz	x19, 403308 <ferror@plt+0x1478>
  4032bc:	ldrb	w8, [x19]
  4032c0:	cbz	w8, 403308 <ferror@plt+0x1478>
  4032c4:	mov	x21, x0
  4032c8:	add	x1, x29, #0x18
  4032cc:	mov	w2, #0xa                   	// #10
  4032d0:	mov	x0, x19
  4032d4:	bl	401a70 <strtoimax@plt>
  4032d8:	ldr	w8, [x21]
  4032dc:	cbnz	w8, 403324 <ferror@plt+0x1494>
  4032e0:	ldr	x8, [x29, #24]
  4032e4:	cmp	x8, x19
  4032e8:	b.eq	403308 <ferror@plt+0x1478>  // b.none
  4032ec:	cbz	x8, 4032f8 <ferror@plt+0x1468>
  4032f0:	ldrb	w8, [x8]
  4032f4:	cbnz	w8, 403308 <ferror@plt+0x1478>
  4032f8:	ldp	x20, x19, [sp, #32]
  4032fc:	ldr	x21, [sp, #16]
  403300:	ldp	x29, x30, [sp], #48
  403304:	ret
  403308:	adrp	x8, 416000 <ferror@plt+0x14170>
  40330c:	ldr	w0, [x8, #616]
  403310:	adrp	x1, 405000 <ferror@plt+0x3170>
  403314:	add	x1, x1, #0x60e
  403318:	mov	x2, x20
  40331c:	mov	x3, x19
  403320:	bl	401e00 <errx@plt>
  403324:	adrp	x9, 416000 <ferror@plt+0x14170>
  403328:	ldr	w0, [x9, #616]
  40332c:	cmp	w8, #0x22
  403330:	b.ne	403310 <ferror@plt+0x1480>  // b.any
  403334:	adrp	x1, 405000 <ferror@plt+0x3170>
  403338:	add	x1, x1, #0x60e
  40333c:	mov	x2, x20
  403340:	mov	x3, x19
  403344:	bl	401e70 <err@plt>
  403348:	mov	w2, #0xa                   	// #10
  40334c:	b	403350 <ferror@plt+0x14c0>
  403350:	stp	x29, x30, [sp, #-32]!
  403354:	stp	x20, x19, [sp, #16]
  403358:	mov	x29, sp
  40335c:	mov	x20, x1
  403360:	mov	x19, x0
  403364:	bl	4033b4 <ferror@plt+0x1524>
  403368:	lsr	x8, x0, #32
  40336c:	cbnz	x8, 40337c <ferror@plt+0x14ec>
  403370:	ldp	x20, x19, [sp, #16]
  403374:	ldp	x29, x30, [sp], #32
  403378:	ret
  40337c:	bl	401e40 <__errno_location@plt>
  403380:	mov	w8, #0x22                  	// #34
  403384:	str	w8, [x0]
  403388:	adrp	x8, 416000 <ferror@plt+0x14170>
  40338c:	ldr	w0, [x8, #616]
  403390:	adrp	x1, 405000 <ferror@plt+0x3170>
  403394:	add	x1, x1, #0x60e
  403398:	mov	x2, x20
  40339c:	mov	x3, x19
  4033a0:	bl	401e70 <err@plt>
  4033a4:	mov	w2, #0x10                  	// #16
  4033a8:	b	403350 <ferror@plt+0x14c0>
  4033ac:	mov	w2, #0xa                   	// #10
  4033b0:	b	4033b4 <ferror@plt+0x1524>
  4033b4:	sub	sp, sp, #0x40
  4033b8:	stp	x29, x30, [sp, #16]
  4033bc:	stp	x22, x21, [sp, #32]
  4033c0:	stp	x20, x19, [sp, #48]
  4033c4:	add	x29, sp, #0x10
  4033c8:	mov	w21, w2
  4033cc:	mov	x20, x1
  4033d0:	mov	x19, x0
  4033d4:	str	xzr, [sp, #8]
  4033d8:	bl	401e40 <__errno_location@plt>
  4033dc:	str	wzr, [x0]
  4033e0:	cbz	x19, 403434 <ferror@plt+0x15a4>
  4033e4:	ldrb	w8, [x19]
  4033e8:	cbz	w8, 403434 <ferror@plt+0x15a4>
  4033ec:	mov	x22, x0
  4033f0:	add	x1, sp, #0x8
  4033f4:	mov	x0, x19
  4033f8:	mov	w2, w21
  4033fc:	bl	401c60 <strtoumax@plt>
  403400:	ldr	w8, [x22]
  403404:	cbnz	w8, 403450 <ferror@plt+0x15c0>
  403408:	ldr	x8, [sp, #8]
  40340c:	cmp	x8, x19
  403410:	b.eq	403434 <ferror@plt+0x15a4>  // b.none
  403414:	cbz	x8, 403420 <ferror@plt+0x1590>
  403418:	ldrb	w8, [x8]
  40341c:	cbnz	w8, 403434 <ferror@plt+0x15a4>
  403420:	ldp	x20, x19, [sp, #48]
  403424:	ldp	x22, x21, [sp, #32]
  403428:	ldp	x29, x30, [sp, #16]
  40342c:	add	sp, sp, #0x40
  403430:	ret
  403434:	adrp	x8, 416000 <ferror@plt+0x14170>
  403438:	ldr	w0, [x8, #616]
  40343c:	adrp	x1, 405000 <ferror@plt+0x3170>
  403440:	add	x1, x1, #0x60e
  403444:	mov	x2, x20
  403448:	mov	x3, x19
  40344c:	bl	401e00 <errx@plt>
  403450:	adrp	x9, 416000 <ferror@plt+0x14170>
  403454:	ldr	w0, [x9, #616]
  403458:	cmp	w8, #0x22
  40345c:	b.ne	40343c <ferror@plt+0x15ac>  // b.any
  403460:	adrp	x1, 405000 <ferror@plt+0x3170>
  403464:	add	x1, x1, #0x60e
  403468:	mov	x2, x20
  40346c:	mov	x3, x19
  403470:	bl	401e70 <err@plt>
  403474:	mov	w2, #0x10                  	// #16
  403478:	b	4033b4 <ferror@plt+0x1524>
  40347c:	stp	x29, x30, [sp, #-48]!
  403480:	mov	x29, sp
  403484:	str	x21, [sp, #16]
  403488:	stp	x20, x19, [sp, #32]
  40348c:	mov	x20, x1
  403490:	mov	x19, x0
  403494:	str	xzr, [x29, #24]
  403498:	bl	401e40 <__errno_location@plt>
  40349c:	str	wzr, [x0]
  4034a0:	cbz	x19, 4034ec <ferror@plt+0x165c>
  4034a4:	ldrb	w8, [x19]
  4034a8:	cbz	w8, 4034ec <ferror@plt+0x165c>
  4034ac:	mov	x21, x0
  4034b0:	add	x1, x29, #0x18
  4034b4:	mov	x0, x19
  4034b8:	bl	401aa0 <strtod@plt>
  4034bc:	ldr	w8, [x21]
  4034c0:	cbnz	w8, 403508 <ferror@plt+0x1678>
  4034c4:	ldr	x8, [x29, #24]
  4034c8:	cmp	x8, x19
  4034cc:	b.eq	4034ec <ferror@plt+0x165c>  // b.none
  4034d0:	cbz	x8, 4034dc <ferror@plt+0x164c>
  4034d4:	ldrb	w8, [x8]
  4034d8:	cbnz	w8, 4034ec <ferror@plt+0x165c>
  4034dc:	ldp	x20, x19, [sp, #32]
  4034e0:	ldr	x21, [sp, #16]
  4034e4:	ldp	x29, x30, [sp], #48
  4034e8:	ret
  4034ec:	adrp	x8, 416000 <ferror@plt+0x14170>
  4034f0:	ldr	w0, [x8, #616]
  4034f4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4034f8:	add	x1, x1, #0x60e
  4034fc:	mov	x2, x20
  403500:	mov	x3, x19
  403504:	bl	401e00 <errx@plt>
  403508:	adrp	x9, 416000 <ferror@plt+0x14170>
  40350c:	ldr	w0, [x9, #616]
  403510:	cmp	w8, #0x22
  403514:	b.ne	4034f4 <ferror@plt+0x1664>  // b.any
  403518:	adrp	x1, 405000 <ferror@plt+0x3170>
  40351c:	add	x1, x1, #0x60e
  403520:	mov	x2, x20
  403524:	mov	x3, x19
  403528:	bl	401e70 <err@plt>
  40352c:	stp	x29, x30, [sp, #-48]!
  403530:	mov	x29, sp
  403534:	str	x21, [sp, #16]
  403538:	stp	x20, x19, [sp, #32]
  40353c:	mov	x20, x1
  403540:	mov	x19, x0
  403544:	str	xzr, [x29, #24]
  403548:	bl	401e40 <__errno_location@plt>
  40354c:	str	wzr, [x0]
  403550:	cbz	x19, 4035a0 <ferror@plt+0x1710>
  403554:	ldrb	w8, [x19]
  403558:	cbz	w8, 4035a0 <ferror@plt+0x1710>
  40355c:	mov	x21, x0
  403560:	add	x1, x29, #0x18
  403564:	mov	w2, #0xa                   	// #10
  403568:	mov	x0, x19
  40356c:	bl	401cf0 <strtol@plt>
  403570:	ldr	w8, [x21]
  403574:	cbnz	w8, 4035bc <ferror@plt+0x172c>
  403578:	ldr	x8, [x29, #24]
  40357c:	cmp	x8, x19
  403580:	b.eq	4035a0 <ferror@plt+0x1710>  // b.none
  403584:	cbz	x8, 403590 <ferror@plt+0x1700>
  403588:	ldrb	w8, [x8]
  40358c:	cbnz	w8, 4035a0 <ferror@plt+0x1710>
  403590:	ldp	x20, x19, [sp, #32]
  403594:	ldr	x21, [sp, #16]
  403598:	ldp	x29, x30, [sp], #48
  40359c:	ret
  4035a0:	adrp	x8, 416000 <ferror@plt+0x14170>
  4035a4:	ldr	w0, [x8, #616]
  4035a8:	adrp	x1, 405000 <ferror@plt+0x3170>
  4035ac:	add	x1, x1, #0x60e
  4035b0:	mov	x2, x20
  4035b4:	mov	x3, x19
  4035b8:	bl	401e00 <errx@plt>
  4035bc:	adrp	x9, 416000 <ferror@plt+0x14170>
  4035c0:	ldr	w0, [x9, #616]
  4035c4:	cmp	w8, #0x22
  4035c8:	b.ne	4035a8 <ferror@plt+0x1718>  // b.any
  4035cc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4035d0:	add	x1, x1, #0x60e
  4035d4:	mov	x2, x20
  4035d8:	mov	x3, x19
  4035dc:	bl	401e70 <err@plt>
  4035e0:	stp	x29, x30, [sp, #-48]!
  4035e4:	mov	x29, sp
  4035e8:	str	x21, [sp, #16]
  4035ec:	stp	x20, x19, [sp, #32]
  4035f0:	mov	x20, x1
  4035f4:	mov	x19, x0
  4035f8:	str	xzr, [x29, #24]
  4035fc:	bl	401e40 <__errno_location@plt>
  403600:	str	wzr, [x0]
  403604:	cbz	x19, 403654 <ferror@plt+0x17c4>
  403608:	ldrb	w8, [x19]
  40360c:	cbz	w8, 403654 <ferror@plt+0x17c4>
  403610:	mov	x21, x0
  403614:	add	x1, x29, #0x18
  403618:	mov	w2, #0xa                   	// #10
  40361c:	mov	x0, x19
  403620:	bl	401a10 <strtoul@plt>
  403624:	ldr	w8, [x21]
  403628:	cbnz	w8, 403670 <ferror@plt+0x17e0>
  40362c:	ldr	x8, [x29, #24]
  403630:	cmp	x8, x19
  403634:	b.eq	403654 <ferror@plt+0x17c4>  // b.none
  403638:	cbz	x8, 403644 <ferror@plt+0x17b4>
  40363c:	ldrb	w8, [x8]
  403640:	cbnz	w8, 403654 <ferror@plt+0x17c4>
  403644:	ldp	x20, x19, [sp, #32]
  403648:	ldr	x21, [sp, #16]
  40364c:	ldp	x29, x30, [sp], #48
  403650:	ret
  403654:	adrp	x8, 416000 <ferror@plt+0x14170>
  403658:	ldr	w0, [x8, #616]
  40365c:	adrp	x1, 405000 <ferror@plt+0x3170>
  403660:	add	x1, x1, #0x60e
  403664:	mov	x2, x20
  403668:	mov	x3, x19
  40366c:	bl	401e00 <errx@plt>
  403670:	adrp	x9, 416000 <ferror@plt+0x14170>
  403674:	ldr	w0, [x9, #616]
  403678:	cmp	w8, #0x22
  40367c:	b.ne	40365c <ferror@plt+0x17cc>  // b.any
  403680:	adrp	x1, 405000 <ferror@plt+0x3170>
  403684:	add	x1, x1, #0x60e
  403688:	mov	x2, x20
  40368c:	mov	x3, x19
  403690:	bl	401e70 <err@plt>
  403694:	sub	sp, sp, #0x30
  403698:	stp	x20, x19, [sp, #32]
  40369c:	mov	x20, x1
  4036a0:	add	x1, sp, #0x8
  4036a4:	mov	x2, xzr
  4036a8:	stp	x29, x30, [sp, #16]
  4036ac:	add	x29, sp, #0x10
  4036b0:	mov	x19, x0
  4036b4:	bl	402b80 <ferror@plt+0xcf0>
  4036b8:	cbnz	w0, 4036d0 <ferror@plt+0x1840>
  4036bc:	ldr	x0, [sp, #8]
  4036c0:	ldp	x20, x19, [sp, #32]
  4036c4:	ldp	x29, x30, [sp, #16]
  4036c8:	add	sp, sp, #0x30
  4036cc:	ret
  4036d0:	bl	401e40 <__errno_location@plt>
  4036d4:	adrp	x9, 416000 <ferror@plt+0x14170>
  4036d8:	ldr	w8, [x0]
  4036dc:	ldr	w0, [x9, #616]
  4036e0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4036e4:	add	x1, x1, #0x60e
  4036e8:	mov	x2, x20
  4036ec:	mov	x3, x19
  4036f0:	cbnz	w8, 4036f8 <ferror@plt+0x1868>
  4036f4:	bl	401e00 <errx@plt>
  4036f8:	bl	401e70 <err@plt>
  4036fc:	stp	x29, x30, [sp, #-32]!
  403700:	str	x19, [sp, #16]
  403704:	mov	x19, x1
  403708:	mov	x1, x2
  40370c:	mov	x29, sp
  403710:	bl	40347c <ferror@plt+0x15ec>
  403714:	adrp	x8, 405000 <ferror@plt+0x3170>
  403718:	ldr	d1, [x8, #1512]
  40371c:	fcvtzs	x8, d0
  403720:	scvtf	d2, x8
  403724:	fsub	d0, d0, d2
  403728:	fmul	d0, d0, d1
  40372c:	fcvtzs	x9, d0
  403730:	stp	x8, x9, [x19]
  403734:	ldr	x19, [sp, #16]
  403738:	ldp	x29, x30, [sp], #32
  40373c:	ret
  403740:	and	w8, w0, #0xf000
  403744:	sub	w8, w8, #0x1, lsl #12
  403748:	lsr	w9, w8, #12
  40374c:	cmp	w9, #0xb
  403750:	mov	w8, wzr
  403754:	b.hi	4037a8 <ferror@plt+0x1918>  // b.pmore
  403758:	adrp	x10, 405000 <ferror@plt+0x3170>
  40375c:	add	x10, x10, #0x5f0
  403760:	adr	x11, 403774 <ferror@plt+0x18e4>
  403764:	ldrb	w12, [x10, x9]
  403768:	add	x11, x11, x12, lsl #2
  40376c:	mov	w9, #0x64                  	// #100
  403770:	br	x11
  403774:	mov	w9, #0x70                  	// #112
  403778:	b	4037a0 <ferror@plt+0x1910>
  40377c:	mov	w9, #0x63                  	// #99
  403780:	b	4037a0 <ferror@plt+0x1910>
  403784:	mov	w9, #0x62                  	// #98
  403788:	b	4037a0 <ferror@plt+0x1910>
  40378c:	mov	w9, #0x6c                  	// #108
  403790:	b	4037a0 <ferror@plt+0x1910>
  403794:	mov	w9, #0x73                  	// #115
  403798:	b	4037a0 <ferror@plt+0x1910>
  40379c:	mov	w9, #0x2d                  	// #45
  4037a0:	mov	w8, #0x1                   	// #1
  4037a4:	strb	w9, [x1]
  4037a8:	tst	w0, #0x100
  4037ac:	mov	w9, #0x72                  	// #114
  4037b0:	mov	w10, #0x2d                  	// #45
  4037b4:	add	x11, x1, x8
  4037b8:	mov	w12, #0x77                  	// #119
  4037bc:	csel	w17, w10, w9, eq  // eq = none
  4037c0:	tst	w0, #0x80
  4037c4:	mov	w14, #0x53                  	// #83
  4037c8:	mov	w15, #0x73                  	// #115
  4037cc:	mov	w16, #0x78                  	// #120
  4037d0:	strb	w17, [x11]
  4037d4:	csel	w17, w10, w12, eq  // eq = none
  4037d8:	tst	w0, #0x40
  4037dc:	orr	x13, x8, #0x2
  4037e0:	strb	w17, [x11, #1]
  4037e4:	csel	w11, w15, w14, ne  // ne = any
  4037e8:	csel	w17, w16, w10, ne  // ne = any
  4037ec:	tst	w0, #0x800
  4037f0:	csel	w11, w17, w11, eq  // eq = none
  4037f4:	add	x13, x13, x1
  4037f8:	tst	w0, #0x20
  4037fc:	strb	w11, [x13]
  403800:	csel	w11, w10, w9, eq  // eq = none
  403804:	tst	w0, #0x10
  403808:	strb	w11, [x13, #1]
  40380c:	csel	w11, w10, w12, eq  // eq = none
  403810:	tst	w0, #0x8
  403814:	csel	w14, w15, w14, ne  // ne = any
  403818:	csel	w15, w16, w10, ne  // ne = any
  40381c:	tst	w0, #0x400
  403820:	orr	x8, x8, #0x6
  403824:	csel	w14, w15, w14, eq  // eq = none
  403828:	tst	w0, #0x4
  40382c:	add	x8, x8, x1
  403830:	csel	w9, w10, w9, eq  // eq = none
  403834:	tst	w0, #0x2
  403838:	mov	w17, #0x54                  	// #84
  40383c:	strb	w11, [x13, #2]
  403840:	mov	w11, #0x74                  	// #116
  403844:	strb	w14, [x13, #3]
  403848:	strb	w9, [x8]
  40384c:	csel	w9, w10, w12, eq  // eq = none
  403850:	tst	w0, #0x1
  403854:	strb	w9, [x8, #1]
  403858:	csel	w9, w11, w17, ne  // ne = any
  40385c:	csel	w10, w16, w10, ne  // ne = any
  403860:	tst	w0, #0x200
  403864:	csel	w9, w10, w9, eq  // eq = none
  403868:	mov	x0, x1
  40386c:	strb	w9, [x8, #2]
  403870:	strb	wzr, [x8, #3]
  403874:	ret
  403878:	sub	sp, sp, #0x50
  40387c:	add	x8, sp, #0x8
  403880:	stp	x29, x30, [sp, #48]
  403884:	stp	x20, x19, [sp, #64]
  403888:	add	x29, sp, #0x30
  40388c:	tbz	w0, #1, 40389c <ferror@plt+0x1a0c>
  403890:	orr	x8, x8, #0x1
  403894:	mov	w9, #0x20                  	// #32
  403898:	strb	w9, [sp, #8]
  40389c:	mov	x9, xzr
  4038a0:	add	x10, x9, #0xa
  4038a4:	lsr	x11, x1, x10
  4038a8:	cbz	x11, 4038c0 <ferror@plt+0x1a30>
  4038ac:	cmp	x10, #0x33
  4038b0:	mov	x9, x10
  4038b4:	b.cc	4038a0 <ferror@plt+0x1a10>  // b.lo, b.ul, b.last
  4038b8:	mov	w9, #0x3c                  	// #60
  4038bc:	b	4038c4 <ferror@plt+0x1a34>
  4038c0:	cbz	w9, 403978 <ferror@plt+0x1ae8>
  4038c4:	mov	w10, #0x6667                	// #26215
  4038c8:	movk	w10, #0x6666, lsl #16
  4038cc:	smull	x10, w9, w10
  4038d0:	adrp	x11, 405000 <ferror@plt+0x3170>
  4038d4:	lsr	x12, x10, #63
  4038d8:	asr	x10, x10, #34
  4038dc:	add	x11, x11, #0x617
  4038e0:	add	w10, w10, w12
  4038e4:	ldrb	w12, [x11, w10, sxtw]
  4038e8:	mov	x10, #0xffffffffffffffff    	// #-1
  4038ec:	lsl	x10, x10, x9
  4038f0:	mov	x11, x8
  4038f4:	lsr	x19, x1, x9
  4038f8:	bic	x10, x1, x10
  4038fc:	strb	w12, [x11], #1
  403900:	tbz	w0, #0, 40391c <ferror@plt+0x1a8c>
  403904:	add	w12, w9, #0x9
  403908:	cmp	w12, #0x13
  40390c:	b.cc	40391c <ferror@plt+0x1a8c>  // b.lo, b.ul, b.last
  403910:	mov	w11, #0x4269                	// #17001
  403914:	sturh	w11, [x8, #1]
  403918:	add	x11, x8, #0x3
  40391c:	strb	wzr, [x11]
  403920:	cbz	x10, 4039f0 <ferror@plt+0x1b60>
  403924:	sub	w8, w9, #0xa
  403928:	lsr	x8, x10, x8
  40392c:	tbnz	w0, #2, 403944 <ferror@plt+0x1ab4>
  403930:	sub	x9, x8, #0x3b6
  403934:	cmp	x9, #0x64
  403938:	b.cs	403988 <ferror@plt+0x1af8>  // b.hs, b.nlast
  40393c:	add	w19, w19, #0x1
  403940:	b	4039f0 <ferror@plt+0x1b60>
  403944:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403948:	add	x8, x8, #0x5
  40394c:	movk	x9, #0xcccd
  403950:	umulh	x10, x8, x9
  403954:	lsr	x20, x10, #3
  403958:	mul	x9, x20, x9
  40395c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403960:	ror	x9, x9, #1
  403964:	movk	x10, #0x1999, lsl #48
  403968:	cmp	x9, x10
  40396c:	b.ls	40398c <ferror@plt+0x1afc>  // b.plast
  403970:	cbnz	x20, 4039ac <ferror@plt+0x1b1c>
  403974:	b	4039f0 <ferror@plt+0x1b60>
  403978:	mov	w9, #0x42                  	// #66
  40397c:	strh	w9, [x8]
  403980:	mov	w19, w1
  403984:	b	4039f0 <ferror@plt+0x1b60>
  403988:	add	x8, x8, #0x32
  40398c:	mov	x9, #0xf5c3                	// #62915
  403990:	movk	x9, #0x5c28, lsl #16
  403994:	movk	x9, #0xc28f, lsl #32
  403998:	lsr	x8, x8, #2
  40399c:	movk	x9, #0x28f5, lsl #48
  4039a0:	umulh	x8, x8, x9
  4039a4:	lsr	x20, x8, #2
  4039a8:	cbz	x20, 4039f0 <ferror@plt+0x1b60>
  4039ac:	bl	401b40 <localeconv@plt>
  4039b0:	cbz	x0, 4039c4 <ferror@plt+0x1b34>
  4039b4:	ldr	x4, [x0]
  4039b8:	cbz	x4, 4039c4 <ferror@plt+0x1b34>
  4039bc:	ldrb	w8, [x4]
  4039c0:	cbnz	w8, 4039cc <ferror@plt+0x1b3c>
  4039c4:	adrp	x4, 405000 <ferror@plt+0x3170>
  4039c8:	add	x4, x4, #0x771
  4039cc:	adrp	x2, 405000 <ferror@plt+0x3170>
  4039d0:	add	x2, x2, #0x61f
  4039d4:	add	x0, sp, #0x10
  4039d8:	add	x6, sp, #0x8
  4039dc:	mov	w1, #0x20                  	// #32
  4039e0:	mov	w3, w19
  4039e4:	mov	x5, x20
  4039e8:	bl	401b30 <snprintf@plt>
  4039ec:	b	403a0c <ferror@plt+0x1b7c>
  4039f0:	adrp	x2, 405000 <ferror@plt+0x3170>
  4039f4:	add	x2, x2, #0x629
  4039f8:	add	x0, sp, #0x10
  4039fc:	add	x4, sp, #0x8
  403a00:	mov	w1, #0x20                  	// #32
  403a04:	mov	w3, w19
  403a08:	bl	401b30 <snprintf@plt>
  403a0c:	add	x0, sp, #0x10
  403a10:	bl	401c00 <strdup@plt>
  403a14:	ldp	x20, x19, [sp, #64]
  403a18:	ldp	x29, x30, [sp, #48]
  403a1c:	add	sp, sp, #0x50
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-64]!
  403a28:	stp	x24, x23, [sp, #16]
  403a2c:	stp	x22, x21, [sp, #32]
  403a30:	stp	x20, x19, [sp, #48]
  403a34:	mov	x29, sp
  403a38:	cbz	x0, 403aec <ferror@plt+0x1c5c>
  403a3c:	mov	x19, x3
  403a40:	mov	x9, x0
  403a44:	mov	w0, #0xffffffff            	// #-1
  403a48:	cbz	x3, 403af0 <ferror@plt+0x1c60>
  403a4c:	mov	x20, x2
  403a50:	cbz	x2, 403af0 <ferror@plt+0x1c60>
  403a54:	mov	x21, x1
  403a58:	cbz	x1, 403af0 <ferror@plt+0x1c60>
  403a5c:	ldrb	w10, [x9]
  403a60:	cbz	w10, 403af0 <ferror@plt+0x1c60>
  403a64:	mov	x23, xzr
  403a68:	mov	x8, xzr
  403a6c:	add	x22, x9, #0x1
  403a70:	cmp	x23, x20
  403a74:	b.cs	403b04 <ferror@plt+0x1c74>  // b.hs, b.nlast
  403a78:	and	w11, w10, #0xff
  403a7c:	ldrb	w10, [x22]
  403a80:	sub	x9, x22, #0x1
  403a84:	cmp	x8, #0x0
  403a88:	csel	x8, x9, x8, eq  // eq = none
  403a8c:	cmp	w11, #0x2c
  403a90:	csel	x9, x9, xzr, eq  // eq = none
  403a94:	cmp	w10, #0x0
  403a98:	csel	x24, x22, x9, eq  // eq = none
  403a9c:	cbz	x8, 403ad8 <ferror@plt+0x1c48>
  403aa0:	cbz	x24, 403ad8 <ferror@plt+0x1c48>
  403aa4:	subs	x1, x24, x8
  403aa8:	b.ls	403aec <ferror@plt+0x1c5c>  // b.plast
  403aac:	mov	x0, x8
  403ab0:	blr	x19
  403ab4:	cmn	w0, #0x1
  403ab8:	b.eq	403aec <ferror@plt+0x1c5c>  // b.none
  403abc:	str	w0, [x21, x23, lsl #2]
  403ac0:	ldrb	w8, [x24]
  403ac4:	add	x0, x23, #0x1
  403ac8:	cbz	w8, 403af0 <ferror@plt+0x1c60>
  403acc:	ldrb	w10, [x22]
  403ad0:	mov	x8, xzr
  403ad4:	b	403adc <ferror@plt+0x1c4c>
  403ad8:	mov	x0, x23
  403adc:	add	x22, x22, #0x1
  403ae0:	mov	x23, x0
  403ae4:	cbnz	w10, 403a70 <ferror@plt+0x1be0>
  403ae8:	b	403af0 <ferror@plt+0x1c60>
  403aec:	mov	w0, #0xffffffff            	// #-1
  403af0:	ldp	x20, x19, [sp, #48]
  403af4:	ldp	x22, x21, [sp, #32]
  403af8:	ldp	x24, x23, [sp, #16]
  403afc:	ldp	x29, x30, [sp], #64
  403b00:	ret
  403b04:	mov	w0, #0xfffffffe            	// #-2
  403b08:	b	403af0 <ferror@plt+0x1c60>
  403b0c:	stp	x29, x30, [sp, #-32]!
  403b10:	str	x19, [sp, #16]
  403b14:	mov	x29, sp
  403b18:	cbz	x0, 403b3c <ferror@plt+0x1cac>
  403b1c:	mov	x19, x3
  403b20:	mov	w8, #0xffffffff            	// #-1
  403b24:	cbz	x3, 403b40 <ferror@plt+0x1cb0>
  403b28:	ldrb	w9, [x0]
  403b2c:	cbz	w9, 403b40 <ferror@plt+0x1cb0>
  403b30:	ldr	x8, [x19]
  403b34:	cmp	x8, x2
  403b38:	b.ls	403b50 <ferror@plt+0x1cc0>  // b.plast
  403b3c:	mov	w8, #0xffffffff            	// #-1
  403b40:	ldr	x19, [sp, #16]
  403b44:	mov	w0, w8
  403b48:	ldp	x29, x30, [sp], #32
  403b4c:	ret
  403b50:	cmp	w9, #0x2b
  403b54:	b.ne	403b60 <ferror@plt+0x1cd0>  // b.any
  403b58:	add	x0, x0, #0x1
  403b5c:	b	403b68 <ferror@plt+0x1cd8>
  403b60:	mov	x8, xzr
  403b64:	str	xzr, [x19]
  403b68:	add	x1, x1, x8, lsl #2
  403b6c:	sub	x2, x2, x8
  403b70:	mov	x3, x4
  403b74:	bl	403a24 <ferror@plt+0x1b94>
  403b78:	mov	w8, w0
  403b7c:	cmp	w0, #0x1
  403b80:	b.lt	403b40 <ferror@plt+0x1cb0>  // b.tstop
  403b84:	ldr	x9, [x19]
  403b88:	add	x9, x9, w8, uxtw
  403b8c:	str	x9, [x19]
  403b90:	b	403b40 <ferror@plt+0x1cb0>
  403b94:	stp	x29, x30, [sp, #-64]!
  403b98:	mov	x8, x0
  403b9c:	mov	w0, #0xffffffea            	// #-22
  403ba0:	str	x23, [sp, #16]
  403ba4:	stp	x22, x21, [sp, #32]
  403ba8:	stp	x20, x19, [sp, #48]
  403bac:	mov	x29, sp
  403bb0:	cbz	x1, 403c50 <ferror@plt+0x1dc0>
  403bb4:	cbz	x8, 403c50 <ferror@plt+0x1dc0>
  403bb8:	mov	x19, x2
  403bbc:	cbz	x2, 403c50 <ferror@plt+0x1dc0>
  403bc0:	ldrb	w9, [x8]
  403bc4:	cbz	w9, 403c4c <ferror@plt+0x1dbc>
  403bc8:	mov	x20, x1
  403bcc:	mov	x0, xzr
  403bd0:	add	x21, x8, #0x1
  403bd4:	mov	w22, #0x1                   	// #1
  403bd8:	mov	x8, x21
  403bdc:	ldrb	w10, [x8], #-1
  403be0:	and	w9, w9, #0xff
  403be4:	cmp	x0, #0x0
  403be8:	csel	x0, x8, x0, eq  // eq = none
  403bec:	cmp	w9, #0x2c
  403bf0:	csel	x8, x8, xzr, eq  // eq = none
  403bf4:	cmp	w10, #0x0
  403bf8:	mov	w9, w10
  403bfc:	csel	x23, x21, x8, eq  // eq = none
  403c00:	cbz	x0, 403c44 <ferror@plt+0x1db4>
  403c04:	cbz	x23, 403c44 <ferror@plt+0x1db4>
  403c08:	subs	x1, x23, x0
  403c0c:	b.ls	403c64 <ferror@plt+0x1dd4>  // b.plast
  403c10:	blr	x19
  403c14:	tbnz	w0, #31, 403c50 <ferror@plt+0x1dc0>
  403c18:	mov	w8, w0
  403c1c:	lsr	x8, x8, #3
  403c20:	ldrb	w9, [x20, x8]
  403c24:	and	w10, w0, #0x7
  403c28:	lsl	w10, w22, w10
  403c2c:	orr	w9, w9, w10
  403c30:	strb	w9, [x20, x8]
  403c34:	ldrb	w8, [x23]
  403c38:	cbz	w8, 403c4c <ferror@plt+0x1dbc>
  403c3c:	ldrb	w9, [x21]
  403c40:	mov	x0, xzr
  403c44:	add	x21, x21, #0x1
  403c48:	cbnz	w9, 403bd8 <ferror@plt+0x1d48>
  403c4c:	mov	w0, wzr
  403c50:	ldp	x20, x19, [sp, #48]
  403c54:	ldp	x22, x21, [sp, #32]
  403c58:	ldr	x23, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	mov	w0, #0xffffffff            	// #-1
  403c68:	b	403c50 <ferror@plt+0x1dc0>
  403c6c:	stp	x29, x30, [sp, #-48]!
  403c70:	mov	x8, x0
  403c74:	mov	w0, #0xffffffea            	// #-22
  403c78:	stp	x22, x21, [sp, #16]
  403c7c:	stp	x20, x19, [sp, #32]
  403c80:	mov	x29, sp
  403c84:	cbz	x1, 403d10 <ferror@plt+0x1e80>
  403c88:	cbz	x8, 403d10 <ferror@plt+0x1e80>
  403c8c:	mov	x19, x2
  403c90:	cbz	x2, 403d10 <ferror@plt+0x1e80>
  403c94:	ldrb	w9, [x8]
  403c98:	cbz	w9, 403d0c <ferror@plt+0x1e7c>
  403c9c:	mov	x20, x1
  403ca0:	mov	x0, xzr
  403ca4:	add	x21, x8, #0x1
  403ca8:	mov	x8, x21
  403cac:	ldrb	w10, [x8], #-1
  403cb0:	and	w9, w9, #0xff
  403cb4:	cmp	x0, #0x0
  403cb8:	csel	x0, x8, x0, eq  // eq = none
  403cbc:	cmp	w9, #0x2c
  403cc0:	csel	x8, x8, xzr, eq  // eq = none
  403cc4:	cmp	w10, #0x0
  403cc8:	mov	w9, w10
  403ccc:	csel	x22, x21, x8, eq  // eq = none
  403cd0:	cbz	x0, 403d04 <ferror@plt+0x1e74>
  403cd4:	cbz	x22, 403d04 <ferror@plt+0x1e74>
  403cd8:	subs	x1, x22, x0
  403cdc:	b.ls	403d20 <ferror@plt+0x1e90>  // b.plast
  403ce0:	blr	x19
  403ce4:	tbnz	x0, #63, 403d10 <ferror@plt+0x1e80>
  403ce8:	ldr	x8, [x20]
  403cec:	orr	x8, x8, x0
  403cf0:	str	x8, [x20]
  403cf4:	ldrb	w8, [x22]
  403cf8:	cbz	w8, 403d0c <ferror@plt+0x1e7c>
  403cfc:	ldrb	w9, [x21]
  403d00:	mov	x0, xzr
  403d04:	add	x21, x21, #0x1
  403d08:	cbnz	w9, 403ca8 <ferror@plt+0x1e18>
  403d0c:	mov	w0, wzr
  403d10:	ldp	x20, x19, [sp, #32]
  403d14:	ldp	x22, x21, [sp, #16]
  403d18:	ldp	x29, x30, [sp], #48
  403d1c:	ret
  403d20:	mov	w0, #0xffffffff            	// #-1
  403d24:	b	403d10 <ferror@plt+0x1e80>
  403d28:	stp	x29, x30, [sp, #-64]!
  403d2c:	mov	x29, sp
  403d30:	str	x23, [sp, #16]
  403d34:	stp	x22, x21, [sp, #32]
  403d38:	stp	x20, x19, [sp, #48]
  403d3c:	str	xzr, [x29, #24]
  403d40:	cbz	x0, 403e18 <ferror@plt+0x1f88>
  403d44:	mov	w21, w3
  403d48:	mov	x19, x2
  403d4c:	mov	x23, x1
  403d50:	mov	x22, x0
  403d54:	str	w3, [x1]
  403d58:	str	w3, [x2]
  403d5c:	bl	401e40 <__errno_location@plt>
  403d60:	str	wzr, [x0]
  403d64:	ldrb	w8, [x22]
  403d68:	mov	x20, x0
  403d6c:	cmp	w8, #0x3a
  403d70:	b.ne	403d7c <ferror@plt+0x1eec>  // b.any
  403d74:	add	x21, x22, #0x1
  403d78:	b	403dd8 <ferror@plt+0x1f48>
  403d7c:	add	x1, x29, #0x18
  403d80:	mov	w2, #0xa                   	// #10
  403d84:	mov	x0, x22
  403d88:	bl	401cf0 <strtol@plt>
  403d8c:	str	w0, [x23]
  403d90:	str	w0, [x19]
  403d94:	ldr	x8, [x29, #24]
  403d98:	mov	w0, #0xffffffff            	// #-1
  403d9c:	cmp	x8, x22
  403da0:	b.eq	403e18 <ferror@plt+0x1f88>  // b.none
  403da4:	ldr	w9, [x20]
  403da8:	cbnz	w9, 403e18 <ferror@plt+0x1f88>
  403dac:	cbz	x8, 403e18 <ferror@plt+0x1f88>
  403db0:	ldrb	w9, [x8]
  403db4:	cmp	w9, #0x2d
  403db8:	b.eq	403dcc <ferror@plt+0x1f3c>  // b.none
  403dbc:	cmp	w9, #0x3a
  403dc0:	b.ne	403e14 <ferror@plt+0x1f84>  // b.any
  403dc4:	ldrb	w9, [x8, #1]
  403dc8:	cbz	w9, 403e2c <ferror@plt+0x1f9c>
  403dcc:	add	x21, x8, #0x1
  403dd0:	str	xzr, [x29, #24]
  403dd4:	str	wzr, [x20]
  403dd8:	add	x1, x29, #0x18
  403ddc:	mov	w2, #0xa                   	// #10
  403de0:	mov	x0, x21
  403de4:	bl	401cf0 <strtol@plt>
  403de8:	str	w0, [x19]
  403dec:	ldr	w8, [x20]
  403df0:	mov	w0, #0xffffffff            	// #-1
  403df4:	cbnz	w8, 403e18 <ferror@plt+0x1f88>
  403df8:	ldr	x8, [x29, #24]
  403dfc:	cbz	x8, 403e18 <ferror@plt+0x1f88>
  403e00:	cmp	x8, x21
  403e04:	mov	w0, #0xffffffff            	// #-1
  403e08:	b.eq	403e18 <ferror@plt+0x1f88>  // b.none
  403e0c:	ldrb	w8, [x8]
  403e10:	cbnz	w8, 403e18 <ferror@plt+0x1f88>
  403e14:	mov	w0, wzr
  403e18:	ldp	x20, x19, [sp, #48]
  403e1c:	ldp	x22, x21, [sp, #32]
  403e20:	ldr	x23, [sp, #16]
  403e24:	ldp	x29, x30, [sp], #64
  403e28:	ret
  403e2c:	str	w21, [x19]
  403e30:	b	403e14 <ferror@plt+0x1f84>
  403e34:	sub	sp, sp, #0x40
  403e38:	mov	w8, wzr
  403e3c:	stp	x29, x30, [sp, #16]
  403e40:	str	x21, [sp, #32]
  403e44:	stp	x20, x19, [sp, #48]
  403e48:	add	x29, sp, #0x10
  403e4c:	cbz	x1, 403eec <ferror@plt+0x205c>
  403e50:	cbz	x0, 403eec <ferror@plt+0x205c>
  403e54:	mov	x20, x1
  403e58:	add	x1, x29, #0x18
  403e5c:	bl	403f04 <ferror@plt+0x2074>
  403e60:	mov	x19, x0
  403e64:	add	x1, sp, #0x8
  403e68:	mov	x0, x20
  403e6c:	bl	403f04 <ferror@plt+0x2074>
  403e70:	ldr	x20, [x29, #24]
  403e74:	ldr	x8, [sp, #8]
  403e78:	mov	x21, x0
  403e7c:	add	x9, x8, x20
  403e80:	cmp	x9, #0x1
  403e84:	b.eq	403e90 <ferror@plt+0x2000>  // b.none
  403e88:	cbnz	x9, 403eb0 <ferror@plt+0x2020>
  403e8c:	b	403ee8 <ferror@plt+0x2058>
  403e90:	cbz	x19, 403ea0 <ferror@plt+0x2010>
  403e94:	ldrb	w9, [x19]
  403e98:	cmp	w9, #0x2f
  403e9c:	b.eq	403ee8 <ferror@plt+0x2058>  // b.none
  403ea0:	cbz	x21, 403ee0 <ferror@plt+0x2050>
  403ea4:	ldrb	w9, [x21]
  403ea8:	cmp	w9, #0x2f
  403eac:	b.eq	403ee8 <ferror@plt+0x2058>  // b.none
  403eb0:	cbz	x19, 403ee0 <ferror@plt+0x2050>
  403eb4:	cbz	x21, 403ee0 <ferror@plt+0x2050>
  403eb8:	cmp	x20, x8
  403ebc:	b.ne	403ee0 <ferror@plt+0x2050>  // b.any
  403ec0:	mov	x0, x19
  403ec4:	mov	x1, x21
  403ec8:	mov	x2, x20
  403ecc:	bl	401b80 <strncmp@plt>
  403ed0:	cbnz	w0, 403ee0 <ferror@plt+0x2050>
  403ed4:	add	x0, x19, x20
  403ed8:	add	x20, x21, x20
  403edc:	b	403e58 <ferror@plt+0x1fc8>
  403ee0:	mov	w8, wzr
  403ee4:	b	403eec <ferror@plt+0x205c>
  403ee8:	mov	w8, #0x1                   	// #1
  403eec:	ldp	x20, x19, [sp, #48]
  403ef0:	ldr	x21, [sp, #32]
  403ef4:	ldp	x29, x30, [sp, #16]
  403ef8:	mov	w0, w8
  403efc:	add	sp, sp, #0x40
  403f00:	ret
  403f04:	mov	x8, x0
  403f08:	str	xzr, [x1]
  403f0c:	mov	x0, x8
  403f10:	cbz	x8, 403f3c <ferror@plt+0x20ac>
  403f14:	ldrb	w8, [x0]
  403f18:	cmp	w8, #0x2f
  403f1c:	b.ne	403f34 <ferror@plt+0x20a4>  // b.any
  403f20:	mov	x8, x0
  403f24:	ldrb	w9, [x8, #1]!
  403f28:	cmp	w9, #0x2f
  403f2c:	b.eq	403f0c <ferror@plt+0x207c>  // b.none
  403f30:	b	403f40 <ferror@plt+0x20b0>
  403f34:	cbnz	w8, 403f40 <ferror@plt+0x20b0>
  403f38:	mov	x0, xzr
  403f3c:	ret
  403f40:	mov	w8, #0x1                   	// #1
  403f44:	str	x8, [x1]
  403f48:	ldrb	w9, [x0, x8]
  403f4c:	cbz	w9, 403f3c <ferror@plt+0x20ac>
  403f50:	cmp	w9, #0x2f
  403f54:	b.eq	403f3c <ferror@plt+0x20ac>  // b.none
  403f58:	add	x8, x8, #0x1
  403f5c:	b	403f44 <ferror@plt+0x20b4>
  403f60:	stp	x29, x30, [sp, #-64]!
  403f64:	orr	x8, x0, x1
  403f68:	stp	x24, x23, [sp, #16]
  403f6c:	stp	x22, x21, [sp, #32]
  403f70:	stp	x20, x19, [sp, #48]
  403f74:	mov	x29, sp
  403f78:	cbz	x8, 403fac <ferror@plt+0x211c>
  403f7c:	mov	x19, x1
  403f80:	mov	x21, x0
  403f84:	mov	x20, x2
  403f88:	cbz	x0, 403fc8 <ferror@plt+0x2138>
  403f8c:	cbz	x19, 403fe4 <ferror@plt+0x2154>
  403f90:	mov	x0, x21
  403f94:	bl	401a20 <strlen@plt>
  403f98:	mvn	x8, x0
  403f9c:	cmp	x8, x20
  403fa0:	b.cs	403fec <ferror@plt+0x215c>  // b.hs, b.nlast
  403fa4:	mov	x22, xzr
  403fa8:	b	404028 <ferror@plt+0x2198>
  403fac:	adrp	x0, 405000 <ferror@plt+0x3170>
  403fb0:	add	x0, x0, #0x1b4
  403fb4:	ldp	x20, x19, [sp, #48]
  403fb8:	ldp	x22, x21, [sp, #32]
  403fbc:	ldp	x24, x23, [sp, #16]
  403fc0:	ldp	x29, x30, [sp], #64
  403fc4:	b	401c00 <strdup@plt>
  403fc8:	mov	x0, x19
  403fcc:	mov	x1, x20
  403fd0:	ldp	x20, x19, [sp, #48]
  403fd4:	ldp	x22, x21, [sp, #32]
  403fd8:	ldp	x24, x23, [sp, #16]
  403fdc:	ldp	x29, x30, [sp], #64
  403fe0:	b	401d40 <strndup@plt>
  403fe4:	mov	x0, x21
  403fe8:	b	403fb4 <ferror@plt+0x2124>
  403fec:	add	x24, x0, x20
  403ff0:	mov	x23, x0
  403ff4:	add	x0, x24, #0x1
  403ff8:	bl	401b70 <malloc@plt>
  403ffc:	mov	x22, x0
  404000:	cbz	x0, 404028 <ferror@plt+0x2198>
  404004:	mov	x0, x22
  404008:	mov	x1, x21
  40400c:	mov	x2, x23
  404010:	bl	4019f0 <memcpy@plt>
  404014:	add	x0, x22, x23
  404018:	mov	x1, x19
  40401c:	mov	x2, x20
  404020:	bl	4019f0 <memcpy@plt>
  404024:	strb	wzr, [x22, x24]
  404028:	mov	x0, x22
  40402c:	ldp	x20, x19, [sp, #48]
  404030:	ldp	x22, x21, [sp, #32]
  404034:	ldp	x24, x23, [sp, #16]
  404038:	ldp	x29, x30, [sp], #64
  40403c:	ret
  404040:	stp	x29, x30, [sp, #-32]!
  404044:	stp	x20, x19, [sp, #16]
  404048:	mov	x19, x1
  40404c:	mov	x20, x0
  404050:	mov	x29, sp
  404054:	cbz	x1, 404068 <ferror@plt+0x21d8>
  404058:	mov	x0, x19
  40405c:	bl	401a20 <strlen@plt>
  404060:	mov	x2, x0
  404064:	b	40406c <ferror@plt+0x21dc>
  404068:	mov	x2, xzr
  40406c:	mov	x0, x20
  404070:	mov	x1, x19
  404074:	ldp	x20, x19, [sp, #16]
  404078:	ldp	x29, x30, [sp], #32
  40407c:	b	403f60 <ferror@plt+0x20d0>
  404080:	sub	sp, sp, #0x120
  404084:	stp	x29, x30, [sp, #256]
  404088:	add	x29, sp, #0x100
  40408c:	add	x9, sp, #0x80
  404090:	mov	x10, sp
  404094:	mov	x11, #0xffffffffffffffd0    	// #-48
  404098:	add	x8, x29, #0x20
  40409c:	movk	x11, #0xff80, lsl #32
  4040a0:	add	x9, x9, #0x30
  4040a4:	add	x10, x10, #0x80
  4040a8:	stp	x8, x9, [x29, #-32]
  4040ac:	stp	x10, x11, [x29, #-16]
  4040b0:	stp	q1, q2, [sp, #16]
  4040b4:	str	q0, [sp]
  4040b8:	ldp	q0, q1, [x29, #-32]
  4040bc:	stp	x28, x19, [sp, #272]
  4040c0:	mov	x19, x0
  4040c4:	stp	x2, x3, [sp, #128]
  4040c8:	sub	x0, x29, #0x28
  4040cc:	sub	x2, x29, #0x50
  4040d0:	stp	x4, x5, [sp, #144]
  4040d4:	stp	x6, x7, [sp, #160]
  4040d8:	stp	q3, q4, [sp, #48]
  4040dc:	stp	q5, q6, [sp, #80]
  4040e0:	str	q7, [sp, #112]
  4040e4:	stp	q0, q1, [x29, #-80]
  4040e8:	bl	401d30 <vasprintf@plt>
  4040ec:	tbnz	w0, #31, 404114 <ferror@plt+0x2284>
  4040f0:	ldur	x1, [x29, #-40]
  4040f4:	mov	w2, w0
  4040f8:	mov	x0, x19
  4040fc:	bl	403f60 <ferror@plt+0x20d0>
  404100:	ldur	x8, [x29, #-40]
  404104:	mov	x19, x0
  404108:	mov	x0, x8
  40410c:	bl	401d00 <free@plt>
  404110:	b	404118 <ferror@plt+0x2288>
  404114:	mov	x19, xzr
  404118:	mov	x0, x19
  40411c:	ldp	x28, x19, [sp, #272]
  404120:	ldp	x29, x30, [sp, #256]
  404124:	add	sp, sp, #0x120
  404128:	ret
  40412c:	stp	x29, x30, [sp, #-80]!
  404130:	stp	x24, x23, [sp, #32]
  404134:	stp	x22, x21, [sp, #48]
  404138:	stp	x20, x19, [sp, #64]
  40413c:	ldr	x19, [x0]
  404140:	str	x25, [sp, #16]
  404144:	mov	x29, sp
  404148:	ldrb	w8, [x19]
  40414c:	cbz	w8, 40424c <ferror@plt+0x23bc>
  404150:	mov	x20, x0
  404154:	mov	x22, x1
  404158:	mov	x0, x19
  40415c:	mov	x1, x2
  404160:	mov	w23, w3
  404164:	mov	x21, x2
  404168:	bl	401d50 <strspn@plt>
  40416c:	add	x19, x19, x0
  404170:	ldrb	w25, [x19]
  404174:	cbz	x25, 404248 <ferror@plt+0x23b8>
  404178:	cbz	w23, 4041fc <ferror@plt+0x236c>
  40417c:	cmp	w25, #0x3f
  404180:	b.hi	404218 <ferror@plt+0x2388>  // b.pmore
  404184:	mov	w8, #0x1                   	// #1
  404188:	mov	x9, #0x1                   	// #1
  40418c:	lsl	x8, x8, x25
  404190:	movk	x9, #0x84, lsl #32
  404194:	and	x8, x8, x9
  404198:	cbz	x8, 404218 <ferror@plt+0x2388>
  40419c:	add	x23, x19, #0x1
  4041a0:	add	x1, x29, #0x1c
  4041a4:	mov	x0, x23
  4041a8:	strb	w25, [x29, #28]
  4041ac:	strb	wzr, [x29, #29]
  4041b0:	bl	40426c <ferror@plt+0x23dc>
  4041b4:	str	x0, [x22]
  4041b8:	add	x8, x0, x19
  4041bc:	ldrb	w8, [x8, #1]
  4041c0:	cbz	w8, 404248 <ferror@plt+0x23b8>
  4041c4:	cmp	w8, w25
  4041c8:	b.ne	404248 <ferror@plt+0x23b8>  // b.any
  4041cc:	add	x8, x0, x19
  4041d0:	ldrsb	w1, [x8, #2]
  4041d4:	mov	x24, x0
  4041d8:	cbz	w1, 4041e8 <ferror@plt+0x2358>
  4041dc:	mov	x0, x21
  4041e0:	bl	401d60 <strchr@plt>
  4041e4:	cbz	x0, 404248 <ferror@plt+0x23b8>
  4041e8:	add	x8, x19, x24
  4041ec:	add	x8, x8, #0x2
  4041f0:	str	x8, [x20]
  4041f4:	mov	x19, x23
  4041f8:	b	404250 <ferror@plt+0x23c0>
  4041fc:	mov	x0, x19
  404200:	mov	x1, x21
  404204:	bl	401e10 <strcspn@plt>
  404208:	add	x8, x19, x0
  40420c:	str	x0, [x22]
  404210:	str	x8, [x20]
  404214:	b	404250 <ferror@plt+0x23c0>
  404218:	mov	x0, x19
  40421c:	mov	x1, x21
  404220:	bl	40426c <ferror@plt+0x23dc>
  404224:	str	x0, [x22]
  404228:	add	x22, x19, x0
  40422c:	ldrsb	w1, [x22]
  404230:	cbz	w1, 404240 <ferror@plt+0x23b0>
  404234:	mov	x0, x21
  404238:	bl	401d60 <strchr@plt>
  40423c:	cbz	x0, 404248 <ferror@plt+0x23b8>
  404240:	str	x22, [x20]
  404244:	b	404250 <ferror@plt+0x23c0>
  404248:	str	x19, [x20]
  40424c:	mov	x19, xzr
  404250:	mov	x0, x19
  404254:	ldp	x20, x19, [sp, #64]
  404258:	ldp	x22, x21, [sp, #48]
  40425c:	ldp	x24, x23, [sp, #32]
  404260:	ldr	x25, [sp, #16]
  404264:	ldp	x29, x30, [sp], #80
  404268:	ret
  40426c:	stp	x29, x30, [sp, #-48]!
  404270:	stp	x20, x19, [sp, #32]
  404274:	ldrb	w9, [x0]
  404278:	str	x21, [sp, #16]
  40427c:	mov	x29, sp
  404280:	cbz	w9, 4042dc <ferror@plt+0x244c>
  404284:	mov	x19, x1
  404288:	mov	x21, xzr
  40428c:	mov	w8, wzr
  404290:	add	x20, x0, #0x1
  404294:	cbz	w8, 4042ac <ferror@plt+0x241c>
  404298:	mov	w8, wzr
  40429c:	ldrb	w9, [x20, x21]
  4042a0:	add	x21, x21, #0x1
  4042a4:	cbnz	w9, 404294 <ferror@plt+0x2404>
  4042a8:	b	4042d8 <ferror@plt+0x2448>
  4042ac:	and	w8, w9, #0xff
  4042b0:	cmp	w8, #0x5c
  4042b4:	b.ne	4042c0 <ferror@plt+0x2430>  // b.any
  4042b8:	mov	w8, #0x1                   	// #1
  4042bc:	b	40429c <ferror@plt+0x240c>
  4042c0:	sxtb	w1, w9
  4042c4:	mov	x0, x19
  4042c8:	bl	401d60 <strchr@plt>
  4042cc:	cbz	x0, 404298 <ferror@plt+0x2408>
  4042d0:	mov	w8, wzr
  4042d4:	b	4042e4 <ferror@plt+0x2454>
  4042d8:	b	4042e4 <ferror@plt+0x2454>
  4042dc:	mov	w8, wzr
  4042e0:	mov	w21, wzr
  4042e4:	sub	w8, w21, w8
  4042e8:	ldp	x20, x19, [sp, #32]
  4042ec:	ldr	x21, [sp, #16]
  4042f0:	sxtw	x0, w8
  4042f4:	ldp	x29, x30, [sp], #48
  4042f8:	ret
  4042fc:	stp	x29, x30, [sp, #-32]!
  404300:	str	x19, [sp, #16]
  404304:	mov	x19, x0
  404308:	mov	x29, sp
  40430c:	mov	x0, x19
  404310:	bl	401bb0 <fgetc@plt>
  404314:	cmp	w0, #0xa
  404318:	b.eq	40432c <ferror@plt+0x249c>  // b.none
  40431c:	cmn	w0, #0x1
  404320:	b.ne	40430c <ferror@plt+0x247c>  // b.any
  404324:	mov	w0, #0x1                   	// #1
  404328:	b	404330 <ferror@plt+0x24a0>
  40432c:	mov	w0, wzr
  404330:	ldr	x19, [sp, #16]
  404334:	ldp	x29, x30, [sp], #32
  404338:	ret
  40433c:	sub	sp, sp, #0xd0
  404340:	stp	x29, x30, [sp, #144]
  404344:	str	x23, [sp, #160]
  404348:	stp	x22, x21, [sp, #176]
  40434c:	stp	x20, x19, [sp, #192]
  404350:	add	x29, sp, #0x90
  404354:	stp	xzr, xzr, [sp]
  404358:	cbz	x0, 4047b8 <ferror@plt+0x2928>
  40435c:	mov	x19, x1
  404360:	cbz	x1, 4047d8 <ferror@plt+0x2948>
  404364:	mov	x20, x0
  404368:	mov	x0, xzr
  40436c:	bl	401b60 <time@plt>
  404370:	str	x0, [x29, #24]
  404374:	add	x0, x29, #0x18
  404378:	sub	x1, x29, #0x40
  40437c:	bl	401ad0 <localtime_r@plt>
  404380:	adrp	x1, 405000 <ferror@plt+0x3170>
  404384:	mov	w21, #0xffffffff            	// #-1
  404388:	add	x1, x1, #0x6c4
  40438c:	mov	x0, x20
  404390:	stur	w21, [x29, #-32]
  404394:	bl	401cc0 <strcmp@plt>
  404398:	cbz	w0, 404444 <ferror@plt+0x25b4>
  40439c:	adrp	x1, 405000 <ferror@plt+0x3170>
  4043a0:	add	x1, x1, #0x6c8
  4043a4:	mov	x0, x20
  4043a8:	bl	401cc0 <strcmp@plt>
  4043ac:	cbz	w0, 4043f8 <ferror@plt+0x2568>
  4043b0:	adrp	x1, 405000 <ferror@plt+0x3170>
  4043b4:	add	x1, x1, #0x6ce
  4043b8:	mov	x0, x20
  4043bc:	bl	401cc0 <strcmp@plt>
  4043c0:	cbz	w0, 404404 <ferror@plt+0x2574>
  4043c4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4043c8:	add	x1, x1, #0x6d8
  4043cc:	mov	x0, x20
  4043d0:	bl	401cc0 <strcmp@plt>
  4043d4:	cbz	w0, 404418 <ferror@plt+0x2588>
  4043d8:	ldrb	w8, [x20]
  4043dc:	cmp	w8, #0x2d
  4043e0:	b.eq	404430 <ferror@plt+0x25a0>  // b.none
  4043e4:	cmp	w8, #0x2b
  4043e8:	b.ne	40448c <ferror@plt+0x25fc>  // b.any
  4043ec:	add	x0, x20, #0x1
  4043f0:	add	x1, sp, #0x8
  4043f4:	b	404438 <ferror@plt+0x25a8>
  4043f8:	stur	xzr, [x29, #-60]
  4043fc:	stur	wzr, [x29, #-64]
  404400:	b	404440 <ferror@plt+0x25b0>
  404404:	ldur	w8, [x29, #-52]
  404408:	stur	xzr, [x29, #-60]
  40440c:	stur	wzr, [x29, #-64]
  404410:	sub	w8, w8, #0x1
  404414:	b	404428 <ferror@plt+0x2598>
  404418:	ldur	w8, [x29, #-52]
  40441c:	stur	xzr, [x29, #-60]
  404420:	stur	wzr, [x29, #-64]
  404424:	add	w8, w8, #0x1
  404428:	stur	w8, [x29, #-52]
  40442c:	b	404440 <ferror@plt+0x25b0>
  404430:	add	x0, x20, #0x1
  404434:	mov	x1, sp
  404438:	bl	4047f8 <ferror@plt+0x2968>
  40443c:	tbnz	w0, #31, 404758 <ferror@plt+0x28c8>
  404440:	mov	w21, #0xffffffff            	// #-1
  404444:	sub	x0, x29, #0x40
  404448:	bl	401c50 <mktime@plt>
  40444c:	cmn	x0, #0x1
  404450:	str	x0, [x29, #24]
  404454:	b.eq	404738 <ferror@plt+0x28a8>  // b.none
  404458:	tbnz	w21, #31, 404468 <ferror@plt+0x25d8>
  40445c:	ldur	w8, [x29, #-40]
  404460:	cmp	w8, w21
  404464:	b.ne	404738 <ferror@plt+0x28a8>  // b.any
  404468:	ldp	x9, x8, [sp]
  40446c:	mov	w10, #0x4240                	// #16960
  404470:	movk	w10, #0xf, lsl #16
  404474:	mov	w20, wzr
  404478:	madd	x8, x0, x10, x8
  40447c:	subs	x8, x8, x9
  404480:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  404484:	str	x8, [x19]
  404488:	b	40473c <ferror@plt+0x28ac>
  40448c:	mov	x0, x20
  404490:	bl	401a20 <strlen@plt>
  404494:	cmp	x0, #0x3
  404498:	b.ls	4044b4 <ferror@plt+0x2624>  // b.plast
  40449c:	add	x8, x20, x0
  4044a0:	ldur	w8, [x8, #-4]
  4044a4:	mov	w9, #0x6120                	// #24864
  4044a8:	movk	w9, #0x6f67, lsl #16
  4044ac:	cmp	w8, w9
  4044b0:	b.eq	404760 <ferror@plt+0x28d0>  // b.none
  4044b4:	adrp	x23, 415000 <ferror@plt+0x13170>
  4044b8:	mov	x22, xzr
  4044bc:	add	x23, x23, #0xb38
  4044c0:	ldr	x21, [x23, x22]
  4044c4:	mov	x0, x21
  4044c8:	bl	401a20 <strlen@plt>
  4044cc:	cbz	x0, 4044f8 <ferror@plt+0x2668>
  4044d0:	mov	x2, x0
  4044d4:	mov	x0, x20
  4044d8:	mov	x1, x21
  4044dc:	bl	401d20 <strncasecmp@plt>
  4044e0:	cbnz	w0, 4044f8 <ferror@plt+0x2668>
  4044e4:	mov	x0, x21
  4044e8:	bl	401a20 <strlen@plt>
  4044ec:	ldrb	w8, [x20, x0]
  4044f0:	cmp	w8, #0x20
  4044f4:	b.eq	404790 <ferror@plt+0x2900>  // b.none
  4044f8:	add	x22, x22, #0x10
  4044fc:	cmp	x22, #0xe0
  404500:	b.ne	4044c0 <ferror@plt+0x2630>  // b.any
  404504:	mov	w21, #0xffffffff            	// #-1
  404508:	ldp	q0, q1, [x29, #-64]
  40450c:	ldur	q2, [x29, #-32]
  404510:	ldur	x8, [x29, #-16]
  404514:	adrp	x1, 405000 <ferror@plt+0x3170>
  404518:	add	x1, x1, #0x6e6
  40451c:	sub	x2, x29, #0x40
  404520:	mov	x0, x20
  404524:	stp	q0, q1, [sp, #16]
  404528:	str	q2, [sp, #48]
  40452c:	str	x8, [sp, #64]
  404530:	bl	401b20 <strptime@plt>
  404534:	cbz	x0, 404540 <ferror@plt+0x26b0>
  404538:	ldrb	w8, [x0]
  40453c:	cbz	w8, 404444 <ferror@plt+0x25b4>
  404540:	ldp	q0, q1, [sp, #16]
  404544:	ldr	q2, [sp, #48]
  404548:	ldr	x8, [sp, #64]
  40454c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404550:	add	x1, x1, #0x6f8
  404554:	sub	x2, x29, #0x40
  404558:	mov	x0, x20
  40455c:	stp	q0, q1, [x29, #-64]
  404560:	stur	q2, [x29, #-32]
  404564:	stur	x8, [x29, #-16]
  404568:	bl	401b20 <strptime@plt>
  40456c:	cbz	x0, 404578 <ferror@plt+0x26e8>
  404570:	ldrb	w8, [x0]
  404574:	cbz	w8, 404444 <ferror@plt+0x25b4>
  404578:	ldp	q0, q1, [sp, #16]
  40457c:	ldr	q2, [sp, #48]
  404580:	ldr	x8, [sp, #64]
  404584:	adrp	x1, 405000 <ferror@plt+0x3170>
  404588:	add	x1, x1, #0x70a
  40458c:	sub	x2, x29, #0x40
  404590:	mov	x0, x20
  404594:	stp	q0, q1, [x29, #-64]
  404598:	stur	q2, [x29, #-32]
  40459c:	stur	x8, [x29, #-16]
  4045a0:	bl	401b20 <strptime@plt>
  4045a4:	cbz	x0, 4045b0 <ferror@plt+0x2720>
  4045a8:	ldrb	w8, [x0]
  4045ac:	cbz	w8, 404444 <ferror@plt+0x25b4>
  4045b0:	ldp	q0, q1, [sp, #16]
  4045b4:	ldr	q2, [sp, #48]
  4045b8:	ldr	x8, [sp, #64]
  4045bc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4045c0:	add	x1, x1, #0x71c
  4045c4:	sub	x2, x29, #0x40
  4045c8:	mov	x0, x20
  4045cc:	stp	q0, q1, [x29, #-64]
  4045d0:	stur	q2, [x29, #-32]
  4045d4:	stur	x8, [x29, #-16]
  4045d8:	bl	401b20 <strptime@plt>
  4045dc:	cbz	x0, 4045e8 <ferror@plt+0x2758>
  4045e0:	ldrb	w8, [x0]
  4045e4:	cbz	w8, 4047a8 <ferror@plt+0x2918>
  4045e8:	ldp	q0, q1, [sp, #16]
  4045ec:	ldr	q2, [sp, #48]
  4045f0:	ldr	x8, [sp, #64]
  4045f4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4045f8:	add	x1, x1, #0x72b
  4045fc:	sub	x2, x29, #0x40
  404600:	mov	x0, x20
  404604:	stp	q0, q1, [x29, #-64]
  404608:	stur	q2, [x29, #-32]
  40460c:	stur	x8, [x29, #-16]
  404610:	bl	401b20 <strptime@plt>
  404614:	cbz	x0, 404620 <ferror@plt+0x2790>
  404618:	ldrb	w8, [x0]
  40461c:	cbz	w8, 4047a8 <ferror@plt+0x2918>
  404620:	ldp	q0, q1, [sp, #16]
  404624:	ldr	q2, [sp, #48]
  404628:	ldr	x8, [sp, #64]
  40462c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404630:	add	x1, x1, #0x73a
  404634:	sub	x2, x29, #0x40
  404638:	mov	x0, x20
  40463c:	stp	q0, q1, [x29, #-64]
  404640:	stur	q2, [x29, #-32]
  404644:	stur	x8, [x29, #-16]
  404648:	bl	401b20 <strptime@plt>
  40464c:	cbz	x0, 404658 <ferror@plt+0x27c8>
  404650:	ldrb	w8, [x0]
  404654:	cbz	w8, 4047a4 <ferror@plt+0x2914>
  404658:	ldp	q0, q1, [sp, #16]
  40465c:	ldr	q2, [sp, #48]
  404660:	ldr	x8, [sp, #64]
  404664:	adrp	x1, 405000 <ferror@plt+0x3170>
  404668:	add	x1, x1, #0x743
  40466c:	sub	x2, x29, #0x40
  404670:	mov	x0, x20
  404674:	stp	q0, q1, [x29, #-64]
  404678:	stur	q2, [x29, #-32]
  40467c:	stur	x8, [x29, #-16]
  404680:	bl	401b20 <strptime@plt>
  404684:	cbz	x0, 404690 <ferror@plt+0x2800>
  404688:	ldrb	w8, [x0]
  40468c:	cbz	w8, 4047a4 <ferror@plt+0x2914>
  404690:	ldp	q0, q1, [sp, #16]
  404694:	ldr	q2, [sp, #48]
  404698:	ldr	x8, [sp, #64]
  40469c:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046a0:	add	x1, x1, #0x701
  4046a4:	sub	x2, x29, #0x40
  4046a8:	mov	x0, x20
  4046ac:	stp	q0, q1, [x29, #-64]
  4046b0:	stur	q2, [x29, #-32]
  4046b4:	stur	x8, [x29, #-16]
  4046b8:	bl	401b20 <strptime@plt>
  4046bc:	cbz	x0, 4046c8 <ferror@plt+0x2838>
  4046c0:	ldrb	w8, [x0]
  4046c4:	cbz	w8, 404444 <ferror@plt+0x25b4>
  4046c8:	ldp	q0, q1, [sp, #16]
  4046cc:	ldr	q2, [sp, #48]
  4046d0:	ldr	x8, [sp, #64]
  4046d4:	adrp	x1, 405000 <ferror@plt+0x3170>
  4046d8:	add	x1, x1, #0x734
  4046dc:	sub	x2, x29, #0x40
  4046e0:	mov	x0, x20
  4046e4:	stp	q0, q1, [x29, #-64]
  4046e8:	stur	q2, [x29, #-32]
  4046ec:	stur	x8, [x29, #-16]
  4046f0:	bl	401b20 <strptime@plt>
  4046f4:	cbz	x0, 404700 <ferror@plt+0x2870>
  4046f8:	ldrb	w8, [x0]
  4046fc:	cbz	w8, 4047a8 <ferror@plt+0x2918>
  404700:	ldp	q0, q1, [sp, #16]
  404704:	ldr	q2, [sp, #48]
  404708:	ldr	x8, [sp, #64]
  40470c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404710:	add	x1, x1, #0x74c
  404714:	sub	x2, x29, #0x40
  404718:	mov	x0, x20
  40471c:	stp	q0, q1, [x29, #-64]
  404720:	stur	q2, [x29, #-32]
  404724:	stur	x8, [x29, #-16]
  404728:	bl	401b20 <strptime@plt>
  40472c:	cbz	x0, 404738 <ferror@plt+0x28a8>
  404730:	ldrb	w8, [x0]
  404734:	cbz	w8, 4047a8 <ferror@plt+0x2918>
  404738:	mov	w20, #0xffffffea            	// #-22
  40473c:	mov	w0, w20
  404740:	ldp	x20, x19, [sp, #192]
  404744:	ldp	x22, x21, [sp, #176]
  404748:	ldr	x23, [sp, #160]
  40474c:	ldp	x29, x30, [sp, #144]
  404750:	add	sp, sp, #0xd0
  404754:	ret
  404758:	mov	w20, w0
  40475c:	b	40473c <ferror@plt+0x28ac>
  404760:	sub	x1, x0, #0x4
  404764:	mov	x0, x20
  404768:	bl	401d40 <strndup@plt>
  40476c:	cbz	x0, 4047b0 <ferror@plt+0x2920>
  404770:	mov	x1, sp
  404774:	mov	x21, x0
  404778:	bl	4047f8 <ferror@plt+0x2968>
  40477c:	mov	w20, w0
  404780:	mov	x0, x21
  404784:	bl	401d00 <free@plt>
  404788:	tbz	w20, #31, 404440 <ferror@plt+0x25b0>
  40478c:	b	40473c <ferror@plt+0x28ac>
  404790:	add	x8, x23, x22
  404794:	ldr	w21, [x8, #8]
  404798:	add	x8, x0, x20
  40479c:	add	x20, x8, #0x1
  4047a0:	b	404508 <ferror@plt+0x2678>
  4047a4:	stur	xzr, [x29, #-60]
  4047a8:	stur	wzr, [x29, #-64]
  4047ac:	b	404444 <ferror@plt+0x25b4>
  4047b0:	mov	w20, #0xfffffff4            	// #-12
  4047b4:	b	40473c <ferror@plt+0x28ac>
  4047b8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4047bc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4047c0:	adrp	x3, 405000 <ferror@plt+0x3170>
  4047c4:	add	x0, x0, #0x681
  4047c8:	add	x1, x1, #0x683
  4047cc:	add	x3, x3, #0x693
  4047d0:	mov	w2, #0xc4                  	// #196
  4047d4:	bl	401e30 <__assert_fail@plt>
  4047d8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4047dc:	adrp	x1, 405000 <ferror@plt+0x3170>
  4047e0:	adrp	x3, 405000 <ferror@plt+0x3170>
  4047e4:	add	x0, x0, #0x6bf
  4047e8:	add	x1, x1, #0x683
  4047ec:	add	x3, x3, #0x693
  4047f0:	mov	w2, #0xc5                  	// #197
  4047f4:	bl	401e30 <__assert_fail@plt>
  4047f8:	sub	sp, sp, #0x80
  4047fc:	stp	x29, x30, [sp, #32]
  404800:	stp	x28, x27, [sp, #48]
  404804:	stp	x26, x25, [sp, #64]
  404808:	stp	x24, x23, [sp, #80]
  40480c:	stp	x22, x21, [sp, #96]
  404810:	stp	x20, x19, [sp, #112]
  404814:	add	x29, sp, #0x20
  404818:	cbz	x0, 4049e8 <ferror@plt+0x2b58>
  40481c:	mov	x19, x1
  404820:	cbz	x1, 404a08 <ferror@plt+0x2b78>
  404824:	adrp	x1, 405000 <ferror@plt+0x3170>
  404828:	add	x1, x1, #0x80f
  40482c:	mov	x20, x0
  404830:	bl	401d50 <strspn@plt>
  404834:	add	x24, x20, x0
  404838:	ldrb	w8, [x24]
  40483c:	cbz	w8, 4049b4 <ferror@plt+0x2b24>
  404840:	str	x19, [sp, #8]
  404844:	bl	401e40 <__errno_location@plt>
  404848:	adrp	x26, 405000 <ferror@plt+0x3170>
  40484c:	mov	x28, #0xcccccccccccccccc    	// #-3689348814741910324
  404850:	mov	x20, x0
  404854:	mov	x19, xzr
  404858:	add	x26, x26, #0x80f
  40485c:	movk	x28, #0xcccd
  404860:	sub	x1, x29, #0x8
  404864:	mov	w2, #0xa                   	// #10
  404868:	mov	x0, x24
  40486c:	str	wzr, [x20]
  404870:	bl	401a80 <strtoll@plt>
  404874:	ldr	w8, [x20]
  404878:	cmp	w8, #0x1
  40487c:	b.ge	4049d8 <ferror@plt+0x2b48>  // b.tcont
  404880:	mov	x22, x0
  404884:	tbnz	x0, #63, 4049e0 <ferror@plt+0x2b50>
  404888:	ldur	x23, [x29, #-8]
  40488c:	str	x19, [sp, #16]
  404890:	ldrb	w8, [x23]
  404894:	cmp	w8, #0x2e
  404898:	b.ne	4048dc <ferror@plt+0x2a4c>  // b.any
  40489c:	add	x25, x23, #0x1
  4048a0:	sub	x1, x29, #0x8
  4048a4:	mov	w2, #0xa                   	// #10
  4048a8:	mov	x0, x25
  4048ac:	str	wzr, [x20]
  4048b0:	bl	401a80 <strtoll@plt>
  4048b4:	ldr	w8, [x20]
  4048b8:	cmp	w8, #0x1
  4048bc:	b.ge	4049d8 <ferror@plt+0x2b48>  // b.tcont
  4048c0:	mov	x24, x0
  4048c4:	tbnz	x0, #63, 4049e0 <ferror@plt+0x2b50>
  4048c8:	ldur	x23, [x29, #-8]
  4048cc:	cmp	x23, x25
  4048d0:	b.eq	4049b4 <ferror@plt+0x2b24>  // b.none
  4048d4:	sub	w21, w23, w25
  4048d8:	b	4048ec <ferror@plt+0x2a5c>
  4048dc:	cmp	x23, x24
  4048e0:	b.eq	4049b4 <ferror@plt+0x2b24>  // b.none
  4048e4:	mov	x24, xzr
  4048e8:	mov	w21, wzr
  4048ec:	mov	x0, x23
  4048f0:	mov	x1, x26
  4048f4:	bl	401d50 <strspn@plt>
  4048f8:	adrp	x19, 415000 <ferror@plt+0x13170>
  4048fc:	mov	x27, xzr
  404900:	add	x25, x23, x0
  404904:	add	x19, x19, #0xc20
  404908:	stur	x25, [x29, #-8]
  40490c:	ldur	x26, [x19, #-8]
  404910:	mov	x0, x26
  404914:	bl	401a20 <strlen@plt>
  404918:	cbz	x23, 404934 <ferror@plt+0x2aa4>
  40491c:	mov	x2, x0
  404920:	cbz	x0, 404934 <ferror@plt+0x2aa4>
  404924:	mov	x0, x25
  404928:	mov	x1, x26
  40492c:	bl	401b80 <strncmp@plt>
  404930:	cbz	w0, 404948 <ferror@plt+0x2ab8>
  404934:	add	x27, x27, #0x1
  404938:	cmp	x27, #0x1c
  40493c:	add	x19, x19, #0x10
  404940:	b.ne	40490c <ferror@plt+0x2a7c>  // b.any
  404944:	b	4049b4 <ferror@plt+0x2b24>
  404948:	ldr	x19, [x19]
  40494c:	mul	x24, x19, x24
  404950:	cbz	w21, 404964 <ferror@plt+0x2ad4>
  404954:	umulh	x8, x24, x28
  404958:	subs	w21, w21, #0x1
  40495c:	lsr	x24, x8, #3
  404960:	b.ne	404954 <ferror@plt+0x2ac4>  // b.any
  404964:	cmp	w27, #0x1c
  404968:	b.cs	4049b4 <ferror@plt+0x2b24>  // b.hs, b.nlast
  40496c:	mov	x0, x26
  404970:	bl	401a20 <strlen@plt>
  404974:	ldr	x8, [sp, #16]
  404978:	adrp	x26, 405000 <ferror@plt+0x3170>
  40497c:	add	x23, x25, x0
  404980:	add	x26, x26, #0x80f
  404984:	madd	x8, x19, x22, x8
  404988:	mov	x0, x23
  40498c:	mov	x1, x26
  404990:	add	x19, x8, x24
  404994:	bl	401d50 <strspn@plt>
  404998:	add	x24, x23, x0
  40499c:	ldrb	w8, [x24]
  4049a0:	cbnz	w8, 404860 <ferror@plt+0x29d0>
  4049a4:	ldr	x8, [sp, #8]
  4049a8:	mov	w0, wzr
  4049ac:	str	x19, [x8]
  4049b0:	b	4049b8 <ferror@plt+0x2b28>
  4049b4:	mov	w0, #0xffffffea            	// #-22
  4049b8:	ldp	x20, x19, [sp, #112]
  4049bc:	ldp	x22, x21, [sp, #96]
  4049c0:	ldp	x24, x23, [sp, #80]
  4049c4:	ldp	x26, x25, [sp, #64]
  4049c8:	ldp	x28, x27, [sp, #48]
  4049cc:	ldp	x29, x30, [sp, #32]
  4049d0:	add	sp, sp, #0x80
  4049d4:	ret
  4049d8:	neg	w0, w8
  4049dc:	b	4049b8 <ferror@plt+0x2b28>
  4049e0:	mov	w0, #0xffffffde            	// #-34
  4049e4:	b	4049b8 <ferror@plt+0x2b28>
  4049e8:	adrp	x0, 405000 <ferror@plt+0x3170>
  4049ec:	adrp	x1, 405000 <ferror@plt+0x3170>
  4049f0:	adrp	x3, 405000 <ferror@plt+0x3170>
  4049f4:	add	x0, x0, #0x681
  4049f8:	add	x1, x1, #0x683
  4049fc:	add	x3, x3, #0x7e9
  404a00:	mov	w2, #0x4d                  	// #77
  404a04:	bl	401e30 <__assert_fail@plt>
  404a08:	adrp	x0, 405000 <ferror@plt+0x3170>
  404a0c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404a10:	adrp	x3, 405000 <ferror@plt+0x3170>
  404a14:	add	x0, x0, #0x6bf
  404a18:	add	x1, x1, #0x683
  404a1c:	add	x3, x3, #0x7e9
  404a20:	mov	w2, #0x4e                  	// #78
  404a24:	bl	401e30 <__assert_fail@plt>
  404a28:	ldr	w8, [x0, #32]
  404a2c:	tbnz	w8, #31, 404a38 <ferror@plt+0x2ba8>
  404a30:	ldr	w0, [x0, #40]
  404a34:	ret
  404a38:	mov	w0, wzr
  404a3c:	ret
  404a40:	sub	sp, sp, #0x70
  404a44:	stp	x22, x21, [sp, #80]
  404a48:	stp	x20, x19, [sp, #96]
  404a4c:	mov	x20, x3
  404a50:	mov	x21, x2
  404a54:	mov	w22, w1
  404a58:	mov	x19, x0
  404a5c:	stp	x29, x30, [sp, #64]
  404a60:	add	x29, sp, #0x40
  404a64:	tbnz	w1, #6, 404a94 <ferror@plt+0x2c04>
  404a68:	add	x1, sp, #0x8
  404a6c:	mov	x0, x19
  404a70:	bl	401ad0 <localtime_r@plt>
  404a74:	cbz	x0, 404aa4 <ferror@plt+0x2c14>
  404a78:	ldr	x1, [x19, #8]
  404a7c:	add	x0, sp, #0x8
  404a80:	mov	w2, w22
  404a84:	mov	x3, x21
  404a88:	mov	x4, x20
  404a8c:	bl	404ad4 <ferror@plt+0x2c44>
  404a90:	b	404ac0 <ferror@plt+0x2c30>
  404a94:	add	x1, sp, #0x8
  404a98:	mov	x0, x19
  404a9c:	bl	401bd0 <gmtime_r@plt>
  404aa0:	cbnz	x0, 404a78 <ferror@plt+0x2be8>
  404aa4:	adrp	x1, 405000 <ferror@plt+0x3170>
  404aa8:	add	x1, x1, #0x759
  404aac:	mov	w2, #0x5                   	// #5
  404ab0:	bl	401df0 <dcgettext@plt>
  404ab4:	ldr	x1, [x19]
  404ab8:	bl	401dc0 <warnx@plt>
  404abc:	mov	w0, #0xffffffff            	// #-1
  404ac0:	ldp	x20, x19, [sp, #96]
  404ac4:	ldp	x22, x21, [sp, #80]
  404ac8:	ldp	x29, x30, [sp, #64]
  404acc:	add	sp, sp, #0x70
  404ad0:	ret
  404ad4:	stp	x29, x30, [sp, #-64]!
  404ad8:	str	x23, [sp, #16]
  404adc:	stp	x22, x21, [sp, #32]
  404ae0:	stp	x20, x19, [sp, #48]
  404ae4:	mov	x19, x4
  404ae8:	mov	x20, x3
  404aec:	mov	w22, w2
  404af0:	mov	x23, x1
  404af4:	mov	x21, x0
  404af8:	mov	x29, sp
  404afc:	tbnz	w2, #0, 404b3c <ferror@plt+0x2cac>
  404b00:	tbz	w22, #1, 404b80 <ferror@plt+0x2cf0>
  404b04:	ldp	w4, w3, [x21, #4]
  404b08:	ldr	w5, [x21]
  404b0c:	adrp	x2, 405000 <ferror@plt+0x3170>
  404b10:	add	x2, x2, #0x823
  404b14:	mov	x0, x20
  404b18:	mov	x1, x19
  404b1c:	bl	401b30 <snprintf@plt>
  404b20:	tbnz	w0, #31, 404c84 <ferror@plt+0x2df4>
  404b24:	cmp	x19, w0, uxtw
  404b28:	b.cc	404c84 <ferror@plt+0x2df4>  // b.lo, b.ul, b.last
  404b2c:	mov	w8, w0
  404b30:	sub	x19, x19, x8
  404b34:	add	x20, x20, x8
  404b38:	b	404b80 <ferror@plt+0x2cf0>
  404b3c:	ldp	w9, w8, [x21, #16]
  404b40:	ldr	w5, [x21, #12]
  404b44:	adrp	x2, 405000 <ferror@plt+0x3170>
  404b48:	sxtw	x8, w8
  404b4c:	add	x3, x8, #0x76c
  404b50:	add	w4, w9, #0x1
  404b54:	add	x2, x2, #0x814
  404b58:	mov	x0, x20
  404b5c:	mov	x1, x19
  404b60:	bl	401b30 <snprintf@plt>
  404b64:	tbnz	w0, #31, 404c84 <ferror@plt+0x2df4>
  404b68:	mov	w8, w0
  404b6c:	cmp	x8, x19
  404b70:	b.hi	404c84 <ferror@plt+0x2df4>  // b.pmore
  404b74:	sub	x19, x19, x8
  404b78:	add	x20, x20, x8
  404b7c:	tbnz	w22, #1, 404bd8 <ferror@plt+0x2d48>
  404b80:	tbnz	w22, #3, 404b94 <ferror@plt+0x2d04>
  404b84:	tbz	w22, #4, 404bc4 <ferror@plt+0x2d34>
  404b88:	adrp	x2, 405000 <ferror@plt+0x3170>
  404b8c:	add	x2, x2, #0x839
  404b90:	b	404b9c <ferror@plt+0x2d0c>
  404b94:	adrp	x2, 405000 <ferror@plt+0x3170>
  404b98:	add	x2, x2, #0x832
  404b9c:	mov	x0, x20
  404ba0:	mov	x1, x19
  404ba4:	mov	x3, x23
  404ba8:	bl	401b30 <snprintf@plt>
  404bac:	tbnz	w0, #31, 404c84 <ferror@plt+0x2df4>
  404bb0:	cmp	x19, w0, uxtw
  404bb4:	b.cc	404c84 <ferror@plt+0x2df4>  // b.lo, b.ul, b.last
  404bb8:	mov	w8, w0
  404bbc:	sub	x19, x19, x8
  404bc0:	add	x20, x20, x8
  404bc4:	tbz	w22, #2, 404c7c <ferror@plt+0x2dec>
  404bc8:	ldr	w8, [x21, #32]
  404bcc:	tbnz	w8, #31, 404bf8 <ferror@plt+0x2d68>
  404bd0:	ldr	w8, [x21, #40]
  404bd4:	b	404bfc <ferror@plt+0x2d6c>
  404bd8:	cbz	x19, 404c84 <ferror@plt+0x2df4>
  404bdc:	tst	w22, #0x20
  404be0:	mov	w8, #0x54                  	// #84
  404be4:	mov	w9, #0x20                  	// #32
  404be8:	csel	w8, w9, w8, eq  // eq = none
  404bec:	strb	w8, [x20], #1
  404bf0:	sub	x19, x19, #0x1
  404bf4:	b	404b04 <ferror@plt+0x2c74>
  404bf8:	mov	w8, wzr
  404bfc:	mov	w9, #0x8889                	// #34953
  404c00:	movk	w9, #0x8888, lsl #16
  404c04:	mov	w10, #0xb3c5                	// #46021
  404c08:	movk	w10, #0x91a2, lsl #16
  404c0c:	smull	x11, w8, w9
  404c10:	smull	x10, w8, w10
  404c14:	lsr	x11, x11, #32
  404c18:	lsr	x10, x10, #32
  404c1c:	add	w11, w11, w8
  404c20:	add	w8, w10, w8
  404c24:	asr	w10, w11, #5
  404c28:	add	w10, w10, w11, lsr #31
  404c2c:	asr	w11, w8, #11
  404c30:	add	w3, w11, w8, lsr #31
  404c34:	smull	x8, w10, w9
  404c38:	lsr	x8, x8, #32
  404c3c:	add	w8, w8, w10
  404c40:	asr	w9, w8, #5
  404c44:	add	w8, w9, w8, lsr #31
  404c48:	mov	w9, #0x3c                  	// #60
  404c4c:	msub	w8, w8, w9, w10
  404c50:	cmp	w8, #0x0
  404c54:	adrp	x2, 405000 <ferror@plt+0x3170>
  404c58:	cneg	w4, w8, mi  // mi = first
  404c5c:	add	x2, x2, #0x840
  404c60:	mov	x0, x20
  404c64:	mov	x1, x19
  404c68:	bl	401b30 <snprintf@plt>
  404c6c:	tbnz	w0, #31, 404c84 <ferror@plt+0x2df4>
  404c70:	sxtw	x8, w0
  404c74:	cmp	x19, x8
  404c78:	b.cc	404c84 <ferror@plt+0x2df4>  // b.lo, b.ul, b.last
  404c7c:	mov	w0, wzr
  404c80:	b	404ca0 <ferror@plt+0x2e10>
  404c84:	adrp	x1, 405000 <ferror@plt+0x3170>
  404c88:	add	x1, x1, #0x84b
  404c8c:	mov	w2, #0x5                   	// #5
  404c90:	mov	x0, xzr
  404c94:	bl	401df0 <dcgettext@plt>
  404c98:	bl	401dc0 <warnx@plt>
  404c9c:	mov	w0, #0xffffffff            	// #-1
  404ca0:	ldp	x20, x19, [sp, #48]
  404ca4:	ldp	x22, x21, [sp, #32]
  404ca8:	ldr	x23, [sp, #16]
  404cac:	ldp	x29, x30, [sp], #64
  404cb0:	ret
  404cb4:	mov	x4, x3
  404cb8:	mov	x3, x2
  404cbc:	mov	w2, w1
  404cc0:	mov	x1, xzr
  404cc4:	b	404ad4 <ferror@plt+0x2c44>
  404cc8:	sub	sp, sp, #0x70
  404ccc:	stp	x22, x21, [sp, #80]
  404cd0:	stp	x20, x19, [sp, #96]
  404cd4:	mov	x20, x3
  404cd8:	mov	x21, x2
  404cdc:	mov	w22, w1
  404ce0:	mov	x19, x0
  404ce4:	stp	x29, x30, [sp, #64]
  404ce8:	add	x29, sp, #0x40
  404cec:	tbnz	w1, #6, 404d1c <ferror@plt+0x2e8c>
  404cf0:	add	x1, sp, #0x8
  404cf4:	mov	x0, x19
  404cf8:	bl	401ad0 <localtime_r@plt>
  404cfc:	cbz	x0, 404d2c <ferror@plt+0x2e9c>
  404d00:	add	x0, sp, #0x8
  404d04:	mov	x1, xzr
  404d08:	mov	w2, w22
  404d0c:	mov	x3, x21
  404d10:	mov	x4, x20
  404d14:	bl	404ad4 <ferror@plt+0x2c44>
  404d18:	b	404d48 <ferror@plt+0x2eb8>
  404d1c:	add	x1, sp, #0x8
  404d20:	mov	x0, x19
  404d24:	bl	401bd0 <gmtime_r@plt>
  404d28:	cbnz	x0, 404d00 <ferror@plt+0x2e70>
  404d2c:	adrp	x1, 405000 <ferror@plt+0x3170>
  404d30:	add	x1, x1, #0x759
  404d34:	mov	w2, #0x5                   	// #5
  404d38:	bl	401df0 <dcgettext@plt>
  404d3c:	mov	x1, x19
  404d40:	bl	401dc0 <warnx@plt>
  404d44:	mov	w0, #0xffffffff            	// #-1
  404d48:	ldp	x20, x19, [sp, #96]
  404d4c:	ldp	x22, x21, [sp, #80]
  404d50:	ldp	x29, x30, [sp, #64]
  404d54:	add	sp, sp, #0x70
  404d58:	ret
  404d5c:	sub	sp, sp, #0xb0
  404d60:	stp	x29, x30, [sp, #112]
  404d64:	stp	x22, x21, [sp, #144]
  404d68:	stp	x20, x19, [sp, #160]
  404d6c:	ldr	x8, [x1]
  404d70:	str	x23, [sp, #128]
  404d74:	mov	x19, x4
  404d78:	mov	x20, x3
  404d7c:	mov	w21, w2
  404d80:	mov	x22, x1
  404d84:	mov	x23, x0
  404d88:	add	x29, sp, #0x70
  404d8c:	cbnz	x8, 404d9c <ferror@plt+0x2f0c>
  404d90:	mov	x0, x22
  404d94:	mov	x1, xzr
  404d98:	bl	401bc0 <gettimeofday@plt>
  404d9c:	add	x1, sp, #0x38
  404da0:	mov	x0, x23
  404da4:	bl	401ad0 <localtime_r@plt>
  404da8:	mov	x1, sp
  404dac:	mov	x0, x22
  404db0:	bl	401ad0 <localtime_r@plt>
  404db4:	ldr	w10, [sp, #28]
  404db8:	ldr	w11, [sp, #84]
  404dbc:	ldr	w8, [sp, #76]
  404dc0:	ldr	w9, [sp, #20]
  404dc4:	cmp	w11, w10
  404dc8:	b.ne	404e0c <ferror@plt+0x2f7c>  // b.any
  404dcc:	cmp	w8, w9
  404dd0:	b.ne	404e0c <ferror@plt+0x2f7c>  // b.any
  404dd4:	ldp	w4, w3, [sp, #60]
  404dd8:	adrp	x2, 405000 <ferror@plt+0x3170>
  404ddc:	add	x2, x2, #0x828
  404de0:	mov	x0, x20
  404de4:	mov	x1, x19
  404de8:	bl	401b30 <snprintf@plt>
  404dec:	mov	w8, w0
  404df0:	mov	w0, #0xffffffff            	// #-1
  404df4:	tbnz	w8, #31, 404e4c <ferror@plt+0x2fbc>
  404df8:	sxtw	x8, w8
  404dfc:	cmp	x8, x19
  404e00:	b.hi	404e4c <ferror@plt+0x2fbc>  // b.pmore
  404e04:	mov	w0, wzr
  404e08:	b	404e4c <ferror@plt+0x2fbc>
  404e0c:	adrp	x10, 405000 <ferror@plt+0x3170>
  404e10:	adrp	x11, 405000 <ferror@plt+0x3170>
  404e14:	add	x10, x10, #0x773
  404e18:	add	x11, x11, #0x781
  404e1c:	tst	w21, #0x2
  404e20:	adrp	x12, 405000 <ferror@plt+0x3170>
  404e24:	add	x12, x12, #0x77e
  404e28:	csel	x10, x11, x10, eq  // eq = none
  404e2c:	cmp	w8, w9
  404e30:	csel	x2, x10, x12, eq  // eq = none
  404e34:	add	x3, sp, #0x38
  404e38:	mov	x0, x20
  404e3c:	mov	x1, x19
  404e40:	bl	401ae0 <strftime@plt>
  404e44:	cmp	w0, #0x1
  404e48:	csetm	w0, lt  // lt = tstop
  404e4c:	ldp	x20, x19, [sp, #160]
  404e50:	ldp	x22, x21, [sp, #144]
  404e54:	ldr	x23, [sp, #128]
  404e58:	ldp	x29, x30, [sp, #112]
  404e5c:	add	sp, sp, #0xb0
  404e60:	ret
  404e64:	nop
  404e68:	stp	x29, x30, [sp, #-64]!
  404e6c:	mov	x29, sp
  404e70:	stp	x19, x20, [sp, #16]
  404e74:	adrp	x20, 415000 <ferror@plt+0x13170>
  404e78:	add	x20, x20, #0xb30
  404e7c:	stp	x21, x22, [sp, #32]
  404e80:	adrp	x21, 415000 <ferror@plt+0x13170>
  404e84:	add	x21, x21, #0xb28
  404e88:	sub	x20, x20, x21
  404e8c:	mov	w22, w0
  404e90:	stp	x23, x24, [sp, #48]
  404e94:	mov	x23, x1
  404e98:	mov	x24, x2
  404e9c:	bl	4019b0 <memcpy@plt-0x40>
  404ea0:	cmp	xzr, x20, asr #3
  404ea4:	b.eq	404ed0 <ferror@plt+0x3040>  // b.none
  404ea8:	asr	x20, x20, #3
  404eac:	mov	x19, #0x0                   	// #0
  404eb0:	ldr	x3, [x21, x19, lsl #3]
  404eb4:	mov	x2, x24
  404eb8:	add	x19, x19, #0x1
  404ebc:	mov	x1, x23
  404ec0:	mov	w0, w22
  404ec4:	blr	x3
  404ec8:	cmp	x20, x19
  404ecc:	b.ne	404eb0 <ferror@plt+0x3020>  // b.any
  404ed0:	ldp	x19, x20, [sp, #16]
  404ed4:	ldp	x21, x22, [sp, #32]
  404ed8:	ldp	x23, x24, [sp, #48]
  404edc:	ldp	x29, x30, [sp], #64
  404ee0:	ret
  404ee4:	nop
  404ee8:	ret
  404eec:	nop
  404ef0:	adrp	x2, 416000 <ferror@plt+0x14170>
  404ef4:	mov	x1, #0x0                   	// #0
  404ef8:	ldr	x2, [x2, #608]
  404efc:	b	401af0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404f00 <.fini>:
  404f00:	stp	x29, x30, [sp, #-16]!
  404f04:	mov	x29, sp
  404f08:	ldp	x29, x30, [sp], #16
  404f0c:	ret
