#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct 26 00:33:27 2017
# Process ID: 16000
# Current directory: D:/BakkArbeit/git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4960 D:\BakkArbeit\git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit/git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit/git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_sysmon  [get_hw_sysmons localhost:3121/xilinx_tcf/Digilent/210248685889/xc7z020_1/SYSMON]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {0.256} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {EMIO} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {0} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets UART_datagenerator_0_out]
endgroup
delete_bd_objs [get_bd_nets clk_divider_7_clk_out] [get_bd_nets clk_divider_6_clk_out] [get_bd_cells clk_divider_6]
delete_bd_objs [get_bd_nets clk_divider_4_clk_out]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins UART_datagenerator_0/clk]
delete_bd_objs [get_bd_nets clk_divider_5_clk_out] [get_bd_nets clk_divider_8_clk_out] [get_bd_cells clk_divider_8]
delete_bd_objs [get_bd_cells clk_divider_7]
delete_bd_objs [get_bd_nets clk_divider_0_clk_out] [get_bd_cells clk_divider_0]
delete_bd_objs [get_bd_nets clk_divider_2_clk_out] [get_bd_cells clk_divider_5]
delete_bd_objs [get_bd_nets clk_divider_3_clk_out] [get_bd_cells clk_divider_2]
delete_bd_objs [get_bd_nets clk_divider_1_clk_out] [get_bd_cells clk_divider_3]
delete_bd_objs [get_bd_cells clk_divider_1]
delete_bd_objs [get_bd_cells clk_divider_4]
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART0_RX]
update_compile_order -fileset sources_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
update_module_reference design_1_UART_datagenerator_0_0
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/BakkArbeit/git/VivadoProject/PicroRV/PicroRV.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_project
create_project project_1 C:/Users/David/Documents/VivadoTest/project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property coreContainer.enable 1 [current_project]
file mkdir C:/Users/David/Documents/VivadoTest/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/David/Documents/VivadoTest/project_1/project_1.srcs/sources_1/new/Test.v w ]
add_files C:/Users/David/Documents/VivadoTest/project_1/project_1.srcs/sources_1/new/Test.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Test Test_0
create_bd_port -dir I -type data A
connect_bd_net [get_bd_ports A] [get_bd_pins Test_0/A]
delete_bd_objs [get_bd_nets A_1] [get_bd_ports A]
delete_bd_objs [get_bd_cells Test_0]
remove_files  C:/Users/David/Documents/VivadoTest/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
