
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.202881 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.202881 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.997314 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.997314 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.634766 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.634766 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.405762 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.405762 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.178955 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.178955 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.713379 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.713379 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.317139 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.317139 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020705    0.110090    2.410161 2217.727295 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.110090    0.000000 2217.727295 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.268806    0.360160 2218.087646 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.268806    0.000227 2218.087891 ^ io_north_out[13] (out)
                                           2218.087891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2218.087891   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.662598   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2204.025635 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2204.025635 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.934326 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.934326 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.329102 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.329102 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2209.061279 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2209.061279 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.197998 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.197998 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.403564 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.403564 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.080186    1.447233 2214.850830 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080186    0.000000 2214.850830 v cell2/CBeast_in[7] (fpgacell)
     1    0.013338    0.045070    2.329443 2217.180420 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045070    0.000000 2217.180420 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033837    0.164192    0.331966 2217.512207 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.164192    0.000227 2217.512451 v io_north_out[7] (out)
                                           2217.512451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.512451   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.237305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.404785 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.404785 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.797852 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.797852 v cell2/CBeast_in[6] (fpgacell)
     1    0.014532    0.047658    2.270099 2217.068115 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.047658    0.000000 2217.068115 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033898    0.164431    0.333557 2217.401611 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.164431    0.000227 2217.401855 v io_north_out[6] (out)
                                           2217.401855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.401855   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.348145   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.202881 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.202881 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.997314 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.997314 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.634766 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.634766 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.405762 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.405762 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.178955 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.178955 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.713379 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.713379 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.317139 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.317139 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.019956    0.103660    1.588433 2216.905762 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.103660    0.000000 2216.905762 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033886    0.269277    0.357431 2217.263184 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.269277    0.000227 2217.263428 ^ io_west_out[29] (out)
                                           2217.263428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.263428   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.486328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.109863 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.109863 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2215.010254 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2215.010254 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011697    0.064712    1.786930 2216.797119 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.064712    0.000000 2216.797119 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.269292    0.339469 2217.136719 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.269292    0.000227 2217.136963 ^ io_north_out[4] (out)
                                           2217.136963   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.136963   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.612793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.834473 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.834473 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.871582 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.871582 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.444824 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.444824 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2209.033447 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2209.033447 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2211.059326 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2211.059326 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.088725    2.060006 2213.119141 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088725    0.000000 2213.119141 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.152947    1.778290 2214.897461 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.152947    0.000000 2214.897461 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.007618    0.050548    1.691660 2216.589111 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.050548    0.000000 2216.589111 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.279689    0.340378 2216.929443 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.279689    0.000455 2216.929932 ^ io_west_out[23] (out)
                                           2216.929932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.929932   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.820312   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.109863 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.109863 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2215.010254 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2215.010254 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009565    0.056809    1.529543 2216.539795 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.056809    0.000000 2216.539795 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.278321    0.341970 2216.881836 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.278321    0.000455 2216.882324 ^ io_west_out[20] (out)
                                           2216.882324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.882324   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.867676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.404785 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.404785 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.797852 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.797852 v cell2/CBeast_in[6] (fpgacell)
     1    0.006568    0.031192    1.486796 2216.284668 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031192    0.000000 2216.284668 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034990    0.168896    0.329237 2216.614014 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.168896    0.000455 2216.614502 v io_west_out[22] (out)
                                           2216.614502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.614502   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.135742   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.202881 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.202881 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.997314 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.997314 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.634766 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.634766 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.405762 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.405762 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.178955 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.178955 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.713379 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.713379 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020576    0.109540    2.430852 2216.144287 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.109540    0.000000 2216.144287 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.269872    0.360615 2216.504883 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.269872    0.000227 2216.505127 ^ io_north_out[29] (out)
                                           2216.505127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.505127   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.245117   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.361572 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.361572 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.675537 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.675537 v cell2/CBeast_in[12] (fpgacell)
     1    0.022890    0.064050    2.432216 2216.107910 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064050    0.000000 2216.107910 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033945    0.164534    0.341061 2216.448975 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.164534    0.000227 2216.449219 v io_north_out[12] (out)
                                           2216.449219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.449219   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.300781   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.862061 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.862061 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.898438 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.898438 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.781250 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.781250 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.195312 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.195312 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.398926 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.398926 v cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.058470    2.256229 2213.655029 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058470    0.000000 2213.655029 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007523    0.033115    2.039542 2215.694580 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033115    0.000000 2215.694580 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.165659    0.327645 2216.022217 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.165659    0.000227 2216.022461 v io_east_out[29] (out)
                                           2216.022461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.022461   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.727539   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.404785 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.404785 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014548    0.047688    2.167099 2215.572021 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.047688    0.000000 2215.572021 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.164693    0.333557 2215.905518 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.164693    0.000227 2215.905762 v io_north_out[22] (out)
                                           2215.905762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.905762   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.844238   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2204.025635 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2204.025635 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.934326 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.934326 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.329102 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.329102 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2209.061279 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2209.061279 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.197998 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.197998 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.403564 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.403564 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013266    0.044933    2.101160 2215.504883 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.044933    0.000000 2215.504883 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.164437    0.332193 2215.836914 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.164437    0.000227 2215.837158 v io_north_out[23] (out)
                                           2215.837158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.837158   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.912598   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.997070 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.997070 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.429932 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.429932 v cell2/CBeast_in[5] (fpgacell)
     1    0.021399    0.060709    1.985200 2215.415039 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.060709    0.000000 2215.415039 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033948    0.164564    0.339469 2215.754395 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.164564    0.000227 2215.754639 v io_north_out[5] (out)
                                           2215.754639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.754639   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.995605   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.404785 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.404785 v cell3/SBsouth_in[6] (fpgacell)
     1    0.004902    0.028106    1.949275 2215.354004 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028106    0.000000 2215.354004 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165590    0.325372 2215.679443 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.165590    0.000227 2215.679688 v io_east_out[22] (out)
                                           2215.679688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.679688   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.070312   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2204.025635 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2204.025635 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.934326 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.934326 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.329102 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.329102 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2209.061279 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2209.061279 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.197998 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.197998 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.403564 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.403564 v cell3/SBsouth_in[7] (fpgacell)
     1    0.006673    0.031369    1.907438 2215.311035 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.031369    0.000000 2215.311035 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.165086    0.326509 2215.637695 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165086    0.000227 2215.637939 v io_east_out[23] (out)
                                           2215.637939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.637939   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.112305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.109863 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.109863 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011640    0.064487    2.154138 2215.264160 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.064487    0.000000 2215.264160 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.269292    0.339242 2215.603271 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.269292    0.000227 2215.603516 ^ io_north_out[20] (out)
                                           2215.603516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.603516   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.146484   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.361572 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.361572 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.675537 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.675537 v cell2/CBeast_in[12] (fpgacell)
     1    0.009533    0.037787    1.600483 2215.276123 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.037787    0.000000 2215.276123 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035099    0.169305    0.332648 2215.608643 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169305    0.000455 2215.609131 v io_west_out[28] (out)
                                           2215.609131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.609131   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.141113   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2213.109863 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2213.109863 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005034    0.037186    2.129127 2215.239014 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.037186    0.000000 2215.239014 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034077    0.270569    0.327873 2215.566895 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.270569    0.000227 2215.567139 ^ io_east_out[20] (out)
                                           2215.567139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.567139   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.182617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.997070 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.997070 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.429932 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.429932 v cell2/CBeast_in[5] (fpgacell)
     1    0.006596    0.031211    1.360604 2214.790527 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031211    0.000000 2214.790527 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035025    0.169036    0.329237 2215.119629 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.169036    0.000455 2215.120117 v io_west_out[21] (out)
                                           2215.120117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.120117   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.630371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.361572 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.361572 v cell3/SBsouth_in[12] (fpgacell)
     1    0.022900    0.064070    2.147090 2214.508789 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064070    0.000000 2214.508789 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.164040    0.340833 2214.849609 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.164040    0.000227 2214.849854 v io_north_out[28] (out)
                                           2214.849854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.849854   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.900391   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.361572 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.361572 v cell3/SBsouth_in[12] (fpgacell)
     1    0.004935    0.028151    1.820581 2214.182129 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028151    0.000000 2214.182129 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.165101    0.324917 2214.507080 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165101    0.000227 2214.507324 v io_east_out[28] (out)
                                           2214.507324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.507324   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.242676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.997070 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.997070 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021406    0.060721    2.051138 2214.048340 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.060721    0.000000 2214.048340 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033828    0.164080    0.339242 2214.387451 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.164080    0.000227 2214.387695 v io_north_out[21] (out)
                                           2214.387695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.387695   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.362305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.997070 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.997070 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005022    0.028311    1.814669 2213.811768 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028311    0.000000 2213.811768 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034045    0.165109    0.325144 2214.136963 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.165109    0.000227 2214.137207 v io_east_out[21] (out)
                                           2214.137207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.137207   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.612793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.862061 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.862061 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.898438 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.898438 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.781250 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.781250 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.195312 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.195312 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.398926 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.398926 v cell1/SBwest_in[13] (fpgacell)
     1    0.007413    0.032880    2.254865 2213.653809 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.032880    0.000000 2213.653809 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.164960    0.327191 2213.980957 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.164960    0.000227 2213.981201 v io_east_out[13] (out)
                                           2213.981201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.981201   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.769043   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.862061 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.862061 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.898438 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.898438 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.781250 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.781250 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.195312 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.195312 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.398926 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.398926 v cell1/SBwest_in[13] (fpgacell)
     1    0.012134    0.042625    1.875151 2213.274170 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042625    0.000000 2213.274170 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168185    0.333785 2213.607910 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.168185    0.000455 2213.608398 v io_south_out[29] (out)
                                           2213.608398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.608398   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.141602   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2204.025635 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2204.025635 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.934326 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.934326 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.329102 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.329102 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2209.061279 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2209.061279 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.197998 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.197998 v cell1/SBwest_in[7] (fpgacell)
     1    0.006610    0.031237    2.004981 2213.202881 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031237    0.000000 2213.202881 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.165465    0.326736 2213.529541 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.165465    0.000227 2213.529785 v io_east_out[7] (out)
                                           2213.529785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.529785   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.220215   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.004802    0.027924    2.001570 2213.178467 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.027924    0.000000 2213.178467 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.165838    0.325372 2213.503906 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.165838    0.000227 2213.504150 v io_east_out[6] (out)
                                           2213.504150   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.504150   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.246094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005144    0.037624    2.112529 2213.071045 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.037624    0.000000 2213.071045 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034235    0.271760    0.328782 2213.399902 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.271760    0.000227 2213.400146 ^ io_east_out[4] (out)
                                           2213.400146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.400146   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.350098   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.958496 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.958496 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004629    0.034470    1.773060 2212.731445 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.034470    0.000000 2212.731445 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275687    0.329919 2213.061523 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.275687    0.000455 2213.062012 ^ io_south_out[20] (out)
                                           2213.062012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.062012   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.688477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.834473 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.834473 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.871582 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.871582 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.444824 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.444824 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2209.033447 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2209.033447 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2211.059326 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2211.059326 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005483    0.037980    1.565468 2212.624756 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.037980    0.000000 2212.624756 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275693    0.331511 2212.956299 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.275693    0.000455 2212.956543 ^ io_south_out[23] (out)
                                           2212.956543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.956543   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.793457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.177002 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.177002 v cell1/SBwest_in[6] (fpgacell)
     1    0.005034    0.028304    1.366288 2212.543213 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028304    0.000000 2212.543213 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168254    0.327418 2212.870605 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.168254    0.000455 2212.871094 v io_south_out[22] (out)
                                           2212.871094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.871094   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.878906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.004861    0.028024    1.705757 2212.036377 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028024    0.000000 2212.036377 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.165471    0.325144 2212.361572 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.165471    0.000227 2212.361816 v io_east_out[12] (out)
                                           2212.361816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.361816   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.388184   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.004877    0.028053    1.651642 2211.748535 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028053    0.000000 2211.748535 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.165384    0.325144 2212.073730 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.165384    0.000227 2212.073975 v io_east_out[5] (out)
                                           2212.073975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.073975   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.676270   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.330811 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.330811 v cell1/SBwest_in[12] (fpgacell)
     1    0.004390    0.027268    1.145509 2211.476318 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027268    0.000000 2211.476318 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167695    0.326509 2211.802734 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.167695    0.000455 2211.803223 v io_south_out[28] (out)
                                           2211.803223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.803223   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.947266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2210.096924 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2210.096924 v cell1/SBwest_in[5] (fpgacell)
     1    0.004190    0.026770    1.122999 2211.219971 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.026770    0.000000 2211.219971 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167687    0.326281 2211.546143 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.167687    0.000455 2211.546631 v io_south_out[21] (out)
                                           2211.546631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.546631   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.203613   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.862061 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.862061 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.898438 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.898438 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.781250 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.781250 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.195312 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.195312 v cell0/CBeast_in[13] (fpgacell)
     1    0.012110    0.042599    1.826948 2211.022217 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042599    0.000000 2211.022217 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.167962    0.333785 2211.355957 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.167962    0.000455 2211.356445 v io_south_out[13] (out)
                                           2211.356445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.356445   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.393555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.202881 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.202881 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.997314 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.997314 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.634766 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.634766 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.405762 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.405762 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.018997    0.099360    1.585477 2210.991211 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.099360    0.000000 2210.991211 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035122    0.278498    0.361752 2211.353027 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.278498    0.000455 2211.353516 ^ io_west_out[13] (out)
                                           2211.353516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.353516   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.396484   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009489    0.056479    1.529315 2210.729492 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.056479    0.000000 2210.729492 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277567    0.341288 2211.070801 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.277567    0.000455 2211.071289 ^ io_west_out[4] (out)
                                           2211.071289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.071289   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.678711   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.834473 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.834473 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.871582 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.871582 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.444824 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.444824 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2209.033447 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2209.033447 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007385    0.049606    1.690978 2210.724609 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.049606    0.000000 2210.724609 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.280155    0.340151 2211.064697 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.280155    0.000455 2211.065186 ^ io_west_out[7] (out)
                                           2211.065186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.065186   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.684570   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.582031 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.582031 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.708252 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.708252 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.486816 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.486816 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.200195 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.200195 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004644    0.034529    1.422450 2210.622559 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.034529    0.000000 2210.622559 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.275742    0.329919 2210.952637 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.275742    0.000455 2210.953125 ^ io_south_out[4] (out)
                                           2210.953125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.953125   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.796875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.006545    0.031144    1.486796 2210.609131 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031144    0.000000 2210.609131 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.168981    0.329237 2210.938477 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.168981    0.000455 2210.938965 v io_west_out[6] (out)
                                           2210.938965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.938965   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.811035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2204.025635 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2204.025635 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.934326 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.934326 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.329102 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.329102 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2209.061279 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2209.061279 v cell0/CBeast_in[7] (fpgacell)
     1    0.005413    0.028960    1.519311 2210.580566 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.028960    0.000000 2210.580566 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.168251    0.327645 2210.908203 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.168251    0.000455 2210.908691 v io_south_out[7] (out)
                                           2210.908691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.908691   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.841309   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2204.063721 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2204.063721 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2206.015381 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2206.015381 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.391357 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.391357 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2209.122559 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2209.122559 v cell0/CBeast_in[6] (fpgacell)
     1    0.005010    0.028262    1.416538 2210.539062 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028262    0.000000 2210.539062 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.168031    0.327191 2210.866211 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.168031    0.000455 2210.866699 v io_south_out[6] (out)
                                           2210.866699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.866699   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.883301   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.009654    0.038049    1.600711 2209.827148 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038049    0.000000 2209.827148 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035113    0.169371    0.332648 2210.159668 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.169371    0.000455 2210.160156 v io_west_out[12] (out)
                                           2210.160156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.160156   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.589844   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.580322 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.580322 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.399658 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.399658 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.547607 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.547607 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.226318 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.226318 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027167    1.545232 2209.771484 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027167    0.000000 2209.771484 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.168164    0.326736 2210.098389 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.168164    0.000455 2210.098877 v io_south_out[12] (out)
                                           2210.098877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.098877   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.651367   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.006769    0.031565    1.361059 2209.709961 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.031565    0.000000 2209.709961 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035319    0.170166    0.330601 2210.040527 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.170166    0.000455 2210.041016 v io_west_out[5] (out)
                                           2210.041016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.041016   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.708984   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.768799 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.768799 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.583252 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.583252 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.708984 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.708984 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.348877 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.348877 v cell0/CBeast_in[5] (fpgacell)
     1    0.004124    0.026552    1.219178 2209.568115 v cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.026552    0.000000 2209.568115 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.168154    0.326509 2209.894531 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.168154    0.000455 2209.895020 v io_south_out[5] (out)
                                           2209.895020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.895020   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.855469   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.886963 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.886963 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019075    0.098345    2.163006 2208.049805 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.098345    0.000000 2208.049805 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.269851    0.355385 2208.405273 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.269851    0.000227 2208.405518 ^ io_north_out[17] (out)
                                           2208.405518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.405518   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.344727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.886963 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.886963 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004911    0.037157    1.865601 2207.752441 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.037157    0.000000 2207.752441 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034121    0.270904    0.328100 2208.080566 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.270904    0.000227 2208.080811 ^ io_east_out[17] (out)
                                           2208.080811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.080811   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.669434   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005279    0.038605    2.007482 2205.588135 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.038605    0.000000 2205.588135 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.271672    0.329237 2205.917480 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.271672    0.000227 2205.917725 ^ io_east_out[1] (out)
                                           2205.917725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.917725   data arrival time
---------------------------------------------------------------------------------------------
                                           5793.832520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004527    0.034052    1.476565 2205.057129 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.034052    0.000000 2205.057129 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.276193    0.330147 2205.387451 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.276193    0.000455 2205.387939 ^ io_south_out[17] (out)
                                           2205.387939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.387939   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.362305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.006843    0.045299    6.269602 2203.484863 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.045299    0.000000 2203.484863 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035097    0.278221    0.336740 2203.821777 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.278221    0.000455 2203.822021 ^ io_west_out[3] (out)
                                           2203.822021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.822021   data arrival time
---------------------------------------------------------------------------------------------
                                           5795.927734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.008060    0.051080    6.182518 2203.397949 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.051080    0.000000 2203.397949 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.277713    0.339014 2203.736816 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.277713    0.000455 2203.737305 ^ io_west_out[11] (out)
                                           2203.737305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.737305   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.012695   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004764    0.034739    6.137498 2203.352783 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.034739    0.000000 2203.352783 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034904    0.276781    0.330829 2203.683594 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.276781    0.000455 2203.684082 ^ io_south_out[3] (out)
                                           2203.684082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.684082   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.066406   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.005444    0.038557    6.099981 2203.315430 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.038557    0.000000 2203.315430 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.275749    0.331738 2203.646973 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.275749    0.000455 2203.647461 ^ io_south_out[11] (out)
                                           2203.647461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.647461   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.102539   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.006530    0.045736    6.100436 2203.315674 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.045736    0.000000 2203.315674 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035104    0.278270    0.336968 2203.652832 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.278270    0.000455 2203.653320 ^ io_west_out[8] (out)
                                           2203.653320   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.653320   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.097168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.006891    0.031803    6.052915 2203.268311 v cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.031803    0.000000 2203.268311 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035354    0.170306    0.330829 2203.599121 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.170306    0.000455 2203.599609 v io_west_out[2] (out)
                                           2203.599609   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.599609   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.150879   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.006135    0.030415    6.021992 2203.237305 v cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.030415    0.000000 2203.237305 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.169052    0.329010 2203.566406 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169052    0.000455 2203.566895 v io_west_out[1] (out)
                                           2203.566895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.566895   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.183594   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.005863    0.029778    6.004257 2203.219482 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.029778    0.000000 2203.219482 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167702    0.327645 2203.547363 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.167702    0.000455 2203.547607 v io_south_out[8] (out)
                                           2203.547607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.547607   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.202637   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.005719    0.029528    5.918537 2203.133789 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029528    0.000000 2203.133789 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.167959    0.327645 2203.461426 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.167959    0.000455 2203.461914 v io_south_out[2] (out)
                                           2203.461914   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.461914   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.288086   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.215332 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.215332 v cell0/CBeast_in[11] (fpgacell)
     1    0.004163    0.026665    5.903985 2203.119385 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.026665    0.000000 2203.119385 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167685    0.326281 2203.445557 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.167685    0.000455 2203.446045 v io_south_out[1] (out)
                                           2203.446045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.446045   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.304199   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.262695 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.262695 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.165527 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.165527 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.062032    1.429271 2195.594971 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062032    0.000000 2195.594971 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005269    0.043913    1.955868 2197.550781 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.043913    0.000000 2197.550781 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034198    0.271507    0.331511 2197.882324 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.271507    0.000227 2197.882568 ^ io_east_out[11] (out)
                                           2197.882568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.882568   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.867676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.525391 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.525391 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005301    0.028770    1.640046 2197.165283 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.028770    0.000000 2197.165283 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.167999    0.327418 2197.492676 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.167999    0.000455 2197.493164 v io_south_out[27] (out)
                                           2197.493164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.493164   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.257324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.916260 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.916260 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2194.088379 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2194.088379 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033374    0.085685    2.259640 2196.347900 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.085685    0.000000 2196.347900 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.164261    0.351065 2196.698975 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.164261    0.000227 2196.699219 v io_north_out[27] (out)
                                           2196.699219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.699219   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.051270   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.653564 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.653564 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.262695 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.262695 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.165527 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.165527 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.004898    0.042631    1.921308 2196.086914 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042631    0.000000 2196.086914 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034167    0.271262    0.330829 2196.417725 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.271262    0.000227 2196.417969 ^ io_east_out[27] (out)
                                           2196.417969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.417969   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.332031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.979736 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.979736 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.134033 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.134033 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005111    0.028459    2.283969 2195.417969 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.028459    0.000000 2195.417969 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.165118    0.325144 2195.743164 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165118    0.000227 2195.743408 v io_east_out[3] (out)
                                           2195.743408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.743408   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.006836   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.144043 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.144043 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.152588 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.152588 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004721    0.027804    2.258276 2195.410889 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.027804    0.000000 2195.410889 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034140    0.165465    0.325144 2195.736084 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.165465    0.000227 2195.736328 v io_east_out[2] (out)
                                           2195.736328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.736328   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.013672   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2192.009277 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2192.009277 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.184570 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.184570 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005167    0.028555    1.958824 2195.143311 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.028555    0.000000 2195.143311 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034025    0.165007    0.325144 2195.468506 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165007    0.000227 2195.468750 v io_east_out[8] (out)
                                           2195.468750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.468750   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.281738   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2192.009277 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2192.009277 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.184570 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.184570 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006099    0.030227    1.673243 2194.857666 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030227    0.000000 2194.857666 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.168265    0.328328 2195.186035 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.168265    0.000455 2195.186523 v io_south_out[24] (out)
                                           2195.186523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.186523   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.563477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.144043 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.144043 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.152588 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.152588 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006040    0.030125    1.616400 2194.769043 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030125    0.000000 2194.769043 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034707    0.167789    0.327873 2195.096924 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.167789    0.000455 2195.097412 v io_south_out[18] (out)
                                           2195.097412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.097412   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.652832   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.979736 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.979736 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.134033 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.134033 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004675    0.027714    1.621174 2194.755127 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.027714    0.000000 2194.755127 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.168024    0.326963 2195.082031 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.168024    0.000455 2195.082520 v io_south_out[19] (out)
                                           2195.082520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.082520   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.667480   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.144043 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.144043 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034055    0.087681    2.107072 2194.250977 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.087681    0.000000 2194.250977 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.163980    0.351747 2194.602783 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.163980    0.000227 2194.603027 v io_north_out[18] (out)
                                           2194.603027   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.603027   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.146973   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.979736 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.979736 v cell3/SBsouth_in[3] (fpgacell)
     1    0.018948    0.056116    2.146862 2194.126709 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056116    0.000000 2194.126709 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.164423    0.337423 2194.464111 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.164423    0.000227 2194.464355 v io_north_out[19] (out)
                                           2194.464355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.464355   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.285645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2192.009277 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2192.009277 v cell3/SBsouth_in[8] (fpgacell)
     1    0.013742    0.045760    2.068419 2194.077881 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.045760    0.000000 2194.077881 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.164712    0.332875 2194.410645 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.164712    0.000227 2194.410889 v io_north_out[24] (out)
                                           2194.410889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.410889   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.339355   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.108396    7.882818 2191.972900 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108396    0.000000 2191.972900 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005065    0.037607    1.951776 2193.924805 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.037607    0.000000 2193.924805 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.271606    0.328782 2194.253662 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.271606    0.000227 2194.253906 ^ io_east_out[19] (out)
                                           2194.253906   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.253906   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.496094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.144043 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.144043 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004639    0.027663    1.637773 2193.781738 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.027663    0.000000 2193.781738 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034038    0.165065    0.324690 2194.106445 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165065    0.000227 2194.106689 v io_east_out[18] (out)
                                           2194.106689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.106689   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.643066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2192.009277 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2192.009277 v cell3/SBsouth_in[8] (fpgacell)
     1    0.004962    0.028204    1.459284 2193.468750 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028204    0.000000 2193.468750 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034178    0.165624    0.325372 2193.793945 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.165624    0.000227 2193.794189 v io_east_out[24] (out)
                                           2193.794189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.794189   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.956055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033999    0.087569    7.031076 2191.103760 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.087569    0.000000 2191.103760 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.164263    0.351974 2191.455811 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.164263    0.000227 2191.456055 v io_north_out[2] (out)
                                           2191.456055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.456055   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.294434   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004821    0.036827    7.026301 2191.116455 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.036827    0.000000 2191.116455 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.270729    0.327645 2191.444092 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.270729    0.000227 2191.444336 ^ io_east_out[0] (out)
                                           2191.444336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.444336   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.305664   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.018752    0.055472    6.894652 2190.967285 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.055472    0.000000 2190.967285 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.164081    0.336740 2191.304199 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.164081    0.000227 2191.304199 v io_north_out[1] (out)
                                           2191.304199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.304199   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.445801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.013846    0.045963    6.900336 2190.973145 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.045963    0.000000 2190.973145 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.165788    0.333785 2191.306885 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.165788    0.000227 2191.307129 v io_north_out[8] (out)
                                           2191.307129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.307129   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.442871   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019136    0.099134    6.859182 2190.931885 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.099134    0.000000 2190.931885 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.269351    0.355385 2191.287354 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.269351    0.000227 2191.287598 ^ io_north_out[3] (out)
                                           2191.287598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.287598   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.462402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005071    0.042646    6.832807 2190.923096 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.042646    0.000000 2190.923096 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.270515    0.330147 2191.253174 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.270515    0.000227 2191.253418 ^ io_east_out[10] (out)
                                           2191.253418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.253418   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.496582   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033467    0.166467    6.697519 2190.770264 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.166467    0.000000 2190.770264 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033818    0.268886    0.386535 2191.156738 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.268886    0.000227 2191.156982 ^ io_north_out[11] (out)
                                           2191.156982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.156982   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.593262   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2184.090088 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2184.090088 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005266    0.038366    6.522669 2190.612793 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.038366    0.000000 2190.612793 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.271724    0.329010 2190.941895 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.271724    0.000227 2190.942139 ^ io_east_out[9] (out)
                                           2190.942139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.942139   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.808105   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006965    0.045803    6.270966 2190.343750 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.045803    0.000000 2190.343750 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277545    0.336513 2190.680176 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.277545    0.000455 2190.680664 ^ io_west_out[19] (out)
                                           2190.680664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.680664   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.069336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008077    0.051154    6.183655 2190.256348 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.051154    0.000000 2190.256348 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.277608    0.339014 2190.595459 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.277608    0.000455 2190.595703 ^ io_west_out[27] (out)
                                           2190.595703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.595703   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.154297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006533    0.045751    6.101573 2190.174316 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.045751    0.000000 2190.174316 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.277545    0.336513 2190.510742 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.277545    0.000455 2190.511230 ^ io_west_out[24] (out)
                                           2190.511230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.511230   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.238770   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006887    0.031796    6.054052 2190.126709 v cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.031796    0.000000 2190.126709 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035242    0.169850    0.330374 2190.457031 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169850    0.000227 2190.457275 v io_west_out[18] (out)
                                           2190.457275   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.457275   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.292969   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2184.072754 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2184.072754 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006631    0.031384    6.024266 2190.096924 v cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.031384    0.000000 2190.096924 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.168964    0.329464 2190.426514 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.168964    0.000455 2190.426758 v io_west_out[17] (out)
                                           2190.426758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.426758   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.322754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004762    0.036605    6.841447 2189.453369 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.036605    0.000000 2189.453369 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034002    0.270012    0.327191 2189.780518 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.270012    0.000227 2189.780762 ^ io_east_out[16] (out)
                                           2189.780762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.780762   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.969727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004828    0.041800    6.647270 2189.259033 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.041800    0.000000 2189.259033 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034085    0.270651    0.329919 2189.589111 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.270651    0.000227 2189.589111 ^ io_east_out[26] (out)
                                           2189.589111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.589111   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.160645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.732666 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.732666 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.611816 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.611816 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005149    0.037896    6.337586 2188.949463 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.037896    0.000000 2188.949463 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034074    0.270549    0.328100 2189.277588 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.270549    0.000227 2189.277832 ^ io_east_out[25] (out)
                                           2189.277832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.277832   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.472656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2184.016357 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2184.016357 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004337    0.027186    1.658009 2185.674316 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027186    0.000000 2185.674316 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.168015    0.326736 2186.000977 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.168015    0.000455 2186.001465 v io_south_out[26] (out)
                                           2186.001465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2186.001465   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.748535   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2175.037109 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2175.037109 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.421631 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.421631 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.544922 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.544922 v cell3/SBsouth_in[10] (fpgacell)
     1    0.044948    0.107174    2.243723 2184.788574 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107174    0.000000 2184.788574 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.164346    0.361524 2185.150146 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.164346    0.000227 2185.150391 v io_north_out[26] (out)
                                           2185.150391   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.150391   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.600098   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.075975    3.782134 2177.344971 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.075975    0.000000 2177.344971 v cell3/SBsouth_in[9] (fpgacell)
     1    0.025951    0.070146    4.013828 2181.358643 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070146    0.000000 2181.358643 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.164014    0.343562 2181.702393 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.164014    0.000227 2181.702637 v io_north_out[25] (out)
                                           2181.702637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.702637   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.047852   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.141476    3.535661 2177.098389 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141476    0.000000 2177.098389 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010066    0.038765    3.912874 2181.011230 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.038765    0.000000 2181.011230 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.164468    0.329464 2181.340820 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.164468    0.000227 2181.341064 v io_north_out[16] (out)
                                           2181.341064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.341064   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.408691   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2141.008057 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2141.008057 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.541992 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.541992 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.569824 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.569824 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2151.053467 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2151.053467 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.395020 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.395020 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.237549 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.237549 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.668945 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.668945 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.352539 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.352539 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.562744 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.562744 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005636    0.029366    1.362878 2174.925781 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029366    0.000000 2174.925781 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.167704    0.327418 2175.253174 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.167704    0.000455 2175.253662 v io_south_out[25] (out)
                                           2175.253662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.253662   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.496582   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004469    0.035613    8.112238 2135.424316 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.035613    0.000000 2135.424316 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.275744    0.330601 2135.754883 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.275744    0.000455 2135.755371 ^ io_south_out[10] (out)
                                           2135.755371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.755371   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.994629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.014705    0.078003    8.093367 2135.405518 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.078003    0.000000 2135.405518 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035418    0.280635    0.353566 2135.759033 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.280635    0.000455 2135.759521 ^ io_west_out[10] (out)
                                           2135.759521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.759521   data arrival time
---------------------------------------------------------------------------------------------
                                           5863.990723   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006540    0.031750    5.482434 2132.794434 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.031750    0.000000 2132.794434 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.168988    0.329464 2133.124023 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.168988    0.000455 2133.124268 v io_west_out[9] (out)
                                           2133.124268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.124268   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.625488   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005519    0.029155    5.396714 2132.708740 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029155    0.000000 2132.708740 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.167961    0.327418 2133.036133 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.167961    0.000455 2133.036621 v io_south_out[9] (out)
                                           2133.036621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2133.036621   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.713379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005537    0.044978    1.747139 2129.059082 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.044978    0.000000 2129.059082 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035317    0.279819    0.337877 2129.396973 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.279819    0.000455 2129.397461 ^ io_west_out[0] (out)
                                           2129.397461   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.397461   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.353027   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.312012 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.312012 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005641    0.038708    1.498165 2128.810303 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.038708    0.000000 2128.810303 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.276164    0.332193 2129.142334 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.276164    0.000455 2129.142822 ^ io_south_out[0] (out)
                                           2129.142822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.142822   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.607422   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.637207 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.637207 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.244629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.244629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.940430 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.940430 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.570068 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.570068 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.307129 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.307129 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.531494 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.531494 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005583    0.038471    1.522039 2127.053467 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038471    0.000000 2127.053467 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.275693    0.331738 2127.385254 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.275693    0.000455 2127.385742 ^ io_south_out[16] (out)
                                           2127.385742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.385742   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.364746   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044705    0.106692    2.243269 2099.533691 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.106692    0.000000 2099.533691 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034155    0.165344    0.361979 2099.895752 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.165344    0.000227 2099.895996 v io_north_out[10] (out)
                                           2099.895996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.895996   data arrival time
---------------------------------------------------------------------------------------------
                                           5899.854004   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.864746 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.864746 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.290527 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.290527 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014444    0.046912    1.453373 2098.743896 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.046912    0.000000 2098.743896 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035045    0.169041    0.336513 2099.080322 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169041    0.000455 2099.080811 v io_west_out[26] (out)
                                           2099.080811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.080811   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.668945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.075962    3.782134 2090.368408 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.075962    0.000000 2090.368408 v cell2/SBsouth_in[9] (fpgacell)
     1    0.025898    0.070038    4.013600 2094.381836 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070038    0.000000 2094.381836 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.164298    0.343789 2094.725830 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.164298    0.000227 2094.726074 v io_north_out[9] (out)
                                           2094.726074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.726074   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.023926   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010216    0.039115    3.913328 2094.035156 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039115    0.000000 2094.035156 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033969    0.164752    0.329692 2094.364990 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.164752    0.000227 2094.365234 v io_north_out[0] (out)
                                           2094.365234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.365234   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.384766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.586182 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.586182 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2090.121826 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2090.121826 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.006761    0.047402    1.795570 2091.917480 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.047402    0.000000 2091.917480 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.278305    0.337650 2092.255127 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.278305    0.000455 2092.255615 ^ io_west_out[25] (out)
                                           2092.255615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.255615   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.494629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005120    0.047987    0.027967 2000.028076 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.047987    0.000000 2000.028076 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.123303    0.178488 2000.206543 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.123303    0.000000 2000.206543 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.769409 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.769409 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.703979 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.703979 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.958008 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.958008 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.823120 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.823120 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.451538 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.451538 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.548340 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.548340 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.790527 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.790527 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.666748 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.666748 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.200684 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.200684 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.339722 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.339722 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.967529 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.967529 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.771240 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.771240 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2050.119385 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2050.119385 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.284424 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.284424 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.367676 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.367676 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2060.072266 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2060.072266 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.914795 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.914795 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.729004 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.729004 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.205811 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.205811 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2072.008301 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2072.008301 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.394043 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.394043 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.400146 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.400146 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.180908 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.180908 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005141    0.043589    1.745548 2082.926514 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043589    0.000000 2082.926514 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.277781    0.335604 2083.261963 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.277781    0.000455 2083.262451 ^ io_west_out[16] (out)
                                           2083.262451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.262451   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.487793   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018248    0.137814    0.093564    0.093564 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000    0.093564 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296989    0.390553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000732    0.391285 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358304    0.749589 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.214528    0.003780    0.753369 ^ cell3/clk (fpgacell)
     1    0.004957    0.043370    1.763304    2.516673 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.043370    0.000047    2.516720 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.270990    0.330900    2.847620 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.270990    0.000202    2.847822 ^ config_data_out (out)
                                              2.847822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.847822   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.902344   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006071    0.054441    0.032969 2000.033081 ^ config_en (in)
                                                         config_en (net)
                      0.054441    0.000000 2000.033081 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150865    0.403719    0.458613 2000.491577 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.407316    0.030695 2000.522339 ^ cell0/config_en (fpgacell)
                                           2000.522339   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181071    0.004547 10000.736328 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                 -2.563840 9997.922852   library setup time
                                           9997.922852   data required time
---------------------------------------------------------------------------------------------
                                           9997.922852   data required time
                                           -2000.522339   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.399902   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006071    0.054441    0.032969 2000.033081 ^ config_en (in)
                                                         config_en (net)
                      0.054441    0.000000 2000.033081 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150865    0.403719    0.458613 2000.491577 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.404656    0.016144 2000.507812 ^ cell2/config_en (fpgacell)
                                           2000.507812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181070    0.004547 10000.736328 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                 -2.563840 9997.922852   library setup time
                                           9997.922852   data required time
---------------------------------------------------------------------------------------------
                                           9997.922852   data required time
                                           -2000.507812   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.414551   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006071    0.054441    0.032969 2000.033081 ^ config_en (in)
                                                         config_en (net)
                      0.054441    0.000000 2000.033081 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150865    0.403719    0.458613 2000.491577 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.407642    0.032060 2000.523682 ^ cell1/config_en (fpgacell)
                                           2000.523682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.215890    0.014552 10000.763672 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.513672   clock uncertainty
                                  0.000000 10000.513672   clock reconvergence pessimism
                                 -2.563840 9997.950195   library setup time
                                           9997.950195   data required time
---------------------------------------------------------------------------------------------
                                           9997.950195   data required time
                                           -2000.523682   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.426270   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006071    0.054441    0.032969 2000.033081 ^ config_en (in)
                                                         config_en (net)
                      0.054441    0.000000 2000.033081 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150865    0.403719    0.458613 2000.491577 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.403750    0.003183 2000.494873 ^ cell3/config_en (fpgacell)
                                           2000.494873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.214528    0.003638 10000.752930 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.502930   clock uncertainty
                                  0.000000 10000.502930   clock reconvergence pessimism
                                 -2.563840 9997.939453   library setup time
                                           9997.939453   data required time
---------------------------------------------------------------------------------------------
                                           9997.939453   data required time
                                           -2000.494873   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.444336   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005632    0.051480    0.030695 2000.030762 ^ nrst (in)
                                                         nrst (net)
                      0.051480    0.000000 2000.030762 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150559    0.403459    0.454520 2000.485229 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.407613    0.032969 2000.518188 ^ cell0/nrst (fpgacell)
                                           2000.518188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181071    0.004547 10000.736328 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                 -0.669950 9999.816406   library setup time
                                           9999.816406   data required time
---------------------------------------------------------------------------------------------
                                           9999.816406   data required time
                                           -2000.518188   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.297852   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005632    0.051480    0.030695 2000.030762 ^ nrst (in)
                                                         nrst (net)
                      0.051480    0.000000 2000.030762 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150559    0.403459    0.454520 2000.485229 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.404674    0.018417 2000.503662 ^ cell2/nrst (fpgacell)
                                           2000.503662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181070    0.004547 10000.736328 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                 -0.669950 9999.816406   library setup time
                                           9999.816406   data required time
---------------------------------------------------------------------------------------------
                                           9999.816406   data required time
                                           -2000.503662   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.312500   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005632    0.051480    0.030695 2000.030762 ^ nrst (in)
                                                         nrst (net)
                      0.051480    0.000000 2000.030762 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150559    0.403459    0.454520 2000.485229 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.408004    0.034561 2000.519775 ^ cell1/nrst (fpgacell)
                                           2000.519775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.215890    0.014552 10000.763672 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.513672   clock uncertainty
                                  0.000000 10000.513672   clock reconvergence pessimism
                                 -0.669950 9999.843750   library setup time
                                           9999.843750   data required time
---------------------------------------------------------------------------------------------
                                           9999.843750   data required time
                                           -2000.519775   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.323730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005632    0.051480    0.030695 2000.030762 ^ nrst (in)
                                                         nrst (net)
                      0.051480    0.000000 2000.030762 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.150559    0.403459    0.454520 2000.485229 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.403474    0.002274 2000.487549 ^ cell3/nrst (fpgacell)
                                           2000.487549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.214528    0.003638 10000.752930 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.502930   clock uncertainty
                                  0.000000 10000.502930   clock reconvergence pessimism
                                 -0.669950 9999.833008   library setup time
                                           9999.833008   data required time
---------------------------------------------------------------------------------------------
                                           9999.833008   data required time
                                           -2000.487549   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.345215   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004706    0.025945    0.015234 2000.015259 v config_data_in (in)
                                                         config_data_in (net)
                      0.025945    0.000000 2000.015259 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013365    0.159921    0.228738 2000.244019 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.159921    0.000455 2000.244507 v cell0/config_data_in (fpgacell)
                                           2000.244507   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181071    0.004547 10000.736328 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                  0.191900 10000.678711   library setup time
                                           10000.678711   data required time
---------------------------------------------------------------------------------------------
                                           10000.678711   data required time
                                           -2000.244507   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.434082   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018248    0.137814    0.093564    0.093564 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000    0.093564 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296989    0.390553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000732    0.391285 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358304    0.749589 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.215890    0.014182    0.763770 ^ cell1/clk (fpgacell)
     3    0.076533    0.371270    1.992651    2.756421 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.373104    0.022789    2.779210 ^ cell2/config_data_in (fpgacell)
                                              2.779210   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004547 10000.394531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337423 10000.732422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181070    0.004547 10000.736328 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.486328   clock uncertainty
                                  0.000000 10000.486328   clock reconvergence pessimism
                                  0.366640 10000.853516   library setup time
                                           10000.853516   data required time
---------------------------------------------------------------------------------------------
                                           10000.853516   data required time
                                             -2.779210   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.073242   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018248    0.137814    0.093564    0.093564 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000    0.093564 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296989    0.390553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004297    0.394850 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337550    0.732400 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181071    0.004402    0.736802 ^ cell0/clk (fpgacell)
     3    0.047491    0.232100    1.904972    2.641774 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.232100    0.005307    2.647081 ^ cell1/config_data_in (fpgacell)
                                              2.647081   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.215890    0.014552 10000.763672 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.513672   clock uncertainty
                                  0.000000 10000.513672   clock reconvergence pessimism
                                  0.366640 10000.880859   library setup time
                                           10000.880859   data required time
---------------------------------------------------------------------------------------------
                                           10000.880859   data required time
                                             -2.647081   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.233398   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018248    0.137814    0.093564    0.093564 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000    0.093564 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296989    0.390553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.114006    0.004297    0.394850 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.103397    0.180826    0.337550    0.732400 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181070    0.004382    0.736782 ^ cell2/clk (fpgacell)
     3    0.040065    0.197270    1.880437    2.617219 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.197289    0.005197    2.622416 ^ cell3/config_data_in (fpgacell)
                                              2.622416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018248    0.137814    0.093678 10000.093750 ^ clk (in)
                                                         clk (net)
                      0.137820    0.000000 10000.093750 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054984    0.113608    0.296495 10000.390625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113608    0.000909 10000.390625 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.126304    0.214433    0.358341 10000.749023 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.214528    0.003638 10000.752930 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.502930   clock uncertainty
                                  0.000000 10000.502930   clock reconvergence pessimism
                                  0.366640 10000.869141   library setup time
                                           10000.869141   data required time
---------------------------------------------------------------------------------------------
                                           10000.869141   data required time
                                             -2.622416   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.247070   slack (MET)



