
/* This file is generated by Preloader Generator */

#ifndef _PRELOADER_PLL_CONFIG_H_
#define _PRELOADER_PLL_CONFIG_H_

/*
 * PLL configuration data
 * In secure mode, both VCO PSRC will be intosc. Handoff value will be ignored
 */

/* Main PLL */
/*
 * To tell where is the VCOs source:
 * 0 = EOSC1
 * 1 = INTOSC
 * 2 = F2S
 */
#define CONFIG_HPS_MAINPLLGRP_VCO_PSRC		(2)
#define CONFIG_HPS_MAINPLLGRP_VCO_DENOM		(1)
#define CONFIG_HPS_MAINPLLGRP_VCO_NUMER		(191)
#define CONFIG_HPS_MAINPLLGRP_EMACA_CNT		(2048)
#define CONFIG_HPS_MAINPLLGRP_EMACB_CNT		(2048)
#define CONFIG_HPS_MAINPLLGRP_EMAC_PTP_CNT	(2048)
#define CONFIG_HPS_MAINPLLGRP_GPIO_DB_CNT	(2048)
#define CONFIG_HPS_MAINPLLGRP_SDMMC_CNT		(11)
#define CONFIG_HPS_MAINPLLGRP_S2F_USER0_CNT	(2048)
#define CONFIG_HPS_MAINPLLGRP_S2F_USER1_CNT	(2048)
#define CONFIG_HPS_MAINPLLGRP_HMC_PLL_REF_CNT	(2)
#define CONFIG_HPS_MAINPLLGRP_PERIPH_REF_CNT	(2048)

/* Periph PLL */
/*
 * To tell where is the VCOs source:
 * 0 = EOSC1
 * 1 = INTOSC
 * 2 = F2S
 * 3 = MAIN PLL ref clock
 */
#define CONFIG_HPS_PERPLLGRP_VCO_PSRC		(2)
#define CONFIG_HPS_PERPLLGRP_VCO_DENOM		(1)
#define CONFIG_HPS_PERPLLGRP_VCO_NUMER		(159)
#define CONFIG_HPS_PERPLLGRP_EMACA_CNT		(7)
#define CONFIG_HPS_PERPLLGRP_EMACB_CNT		(2048)
#define CONFIG_HPS_PERPLLGRP_EMAC_PTP_CNT	(19)
#define CONFIG_HPS_PERPLLGRP_GPIO_DB_CNT	(499)
#define CONFIG_HPS_PERPLLGRP_SDMMC_CNT		(2048)
#define CONFIG_HPS_PERPLLGRP_S2F_USER0_CNT	(2048)
#define CONFIG_HPS_PERPLLGRP_S2F_USER1_CNT	(2048)
#define CONFIG_HPS_PERPLLGRP_HMC_PLL_REF_CNT	(2048)

/* Clock source to peripherals */
/*
 * To tell where is the clock source:
 * 0 = MAIN_PLL
 * 1 = PERIPH_PLL
 * 2 = OSC1
 * 3 = INTOSC / cb_intosc_hs_div2_clk
 * 4 = FPGA / f2s_free_clk
 */
#define CONFIG_HPS_MPUCLK_SRC		(0)
#define CONFIG_HPS_NOCCLK_SRC		(0)
#define CONFIG_HPS_EMACA_SRC		(1)
#define CONFIG_HPS_EMACB_SRC		(1)
#define CONFIG_HPS_EMAC_PTP_SRC		(1)
#define CONFIG_HPS_GPIO_DB_SRC		(1)
#define CONFIG_HPS_SDMMC_SRC		(0)
#define CONFIG_HPS_S2F_USER0_SRC	(0)
#define CONFIG_HPS_S2F_USER1_SRC	(0)
#define CONFIG_HPS_HMC_PLL_REF_SRC	(0)

/* Dividers for NOC clocks. NOC clock is VCO / 6 */
/*
 * Dividers option
 * 0 = DIV1
 * 1 = DIV2
 * 2 = DIV4
 * 3 = DIV8
 */
#define CONFIG_HPS_NOCDIV_L4MAINCLK	(1)
#define CONFIG_HPS_NOCDIV_L4MPCLK	(2)
#define CONFIG_HPS_NOCDIV_L4SPCLK	(1)
#define CONFIG_HPS_NOCDIV_CS_ATCLK	(0)
/* Below clock will further divide from the cs_at_clk above */
#define CONFIG_HPS_NOCDIV_CS_TRACECLK	(0)
/* 0 for DIV1 while 1 for DIV 4 */
#define CONFIG_HPS_NOCDIV_CS_PDBGCLK	(0)

/* Misc */
/* External divider within MPU wrapper. Its further divide from vco/2 */
#define CONFIG_HPS_DIV_MPU		(0)
/* External divider within NOC wrapper. Its further divide from vco/6 */
#define CONFIG_HPS_DIV_NOC		(0)
/* Further divide the GPIO clock from PLL. Value 0 is not valid */
#define CONFIG_HPS_DIV_GPIO		(32000)

/*
 * Mux selection for EMAC clock
 * 0 = EMACA
 * 1 = EMACB
 */
#define CONFIG_HPS_EMAC0SEL		(0)
#define CONFIG_HPS_EMAC1SEL		(0)
#define CONFIG_HPS_EMAC2SEL		(0)


/* Info for driver */
#define CONFIG_HPS_CLK_OSC1_HZ			(25000000)
#define CONFIG_HPS_CLK_INTOSC_HZ		(50000000)
#define CONFIG_HPS_CLK_F2SOSC_HZ		(200000000)
#define CONFIG_HPS_CLK_MAINVCO_HZ		(2400000000)
#define CONFIG_HPS_CLK_PERVCO_HZ		(1000000000)
#define CONFIG_HPS_CLK_MPU_HZ			(1200000000)
#define CONFIG_HPS_CLK_EMAC0_HZ			(250000000)
#define CONFIG_HPS_CLK_EMAC1_HZ			(250000000)
#define CONFIG_HPS_CLK_EMAC2_HZ			(250000000)
#define CONFIG_HPS_CLK_EMAC_PTP_HZ		(100000000)
#define CONFIG_HPS_CLK_SDMMC_HZ			(200000000)
#define CONFIG_HPS_CLK_GPIODB_HZ		(32000)
#define CONFIG_HPS_CLK_L3_MAIN_HZ		(400000000)
#define CONFIG_HPS_CLK_L4_MAIN_HZ		(400000000)
#define CONFIG_HPS_CLK_L4_MP_HZ			(200000000)
#define CONFIG_HPS_CLK_L4_SP_HZ			(100000000)
#define CONFIG_HPS_CLK_HMC_PLL_REF_HZ		(100000000)
#define CONFIG_HPS_CLK_S2F_USER0_HZ		(100000000)
#define CONFIG_HPS_CLK_S2F_USER1_HZ		(100000000)
#define CONFIG_HPS_CLK_CS_AT_HZ			(400000000)
#define CONFIG_HPS_CLK_CS_TRACE_HZ		(400000000)
#define CONFIG_HPS_CLK_CS_PDBG_HZ		(100000000)

#define CONFIG_HPS_CLK_USBCLK_HZ		CONFIG_HPS_CLK_L4_MP_HZ
#define CONFIG_HPS_CLK_NAND_HZ			CONFIG_HPS_CLK_L4_MP_HZ
#define CONFIG_HPS_CLK_QSPI_HZ			CONFIG_HPS_CLK_L4_MAIN_HZ
#define CONFIG_HPS_CLK_SPIM_HZ			CONFIG_HPS_CLK_L4_MAIN_HZ
#define CONFIG_HPS_CLK_UART_HZ			CONFIG_HPS_CLK_L4_MAIN_HZ

#endif /* _PRELOADER_PLL_CONFIG_H_ */


