#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x5555570162b0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x555557062060_0 .var "address_data_in", 31 0;
v0x555557062140_0 .net "address_data_out", 31 0, L_0x5555570773c0;  1 drivers
v0x555557062210_0 .net "begin_transaction_out", 0 0, L_0x555557078320;  1 drivers
v0x555557062310_0 .net "burst_size_out", 7 0, L_0x555557077ab0;  1 drivers
v0x5555570623e0_0 .var "busy_in", 0 0;
v0x5555570624d0_0 .net "byte_enables_out", 3 0, L_0x5555570776e0;  1 drivers
v0x5555570625a0_0 .var "clock", 0 0;
v0x555557062690_0 .var "data_valid_in", 0 0;
L_0x75ede724da80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555557062730_0 .net "data_valid_out", 0 0, L_0x75ede724da80;  1 drivers
v0x555557062800_0 .net "done", 0 0, L_0x555557074690;  1 drivers
v0x5555570628d0_0 .var "end_transaction_in", 0 0;
L_0x75ede724da38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555570629a0_0 .net "end_transaction_out", 0 0, L_0x75ede724da38;  1 drivers
v0x555557062a70_0 .var "error_in", 0 0;
v0x555557062b40_0 .var "granted", 0 0;
v0x555557062c10_0 .net "read_n_write_out", 0 0, L_0x555557077ee0;  1 drivers
v0x555557062ce0_0 .net "request", 0 0, L_0x555557076f70;  1 drivers
v0x555557062db0_0 .net "result", 31 0, L_0x555557076b80;  1 drivers
v0x555557062e80_0 .var "s_ciN", 7 0;
v0x555557062f50_0 .var "s_reset", 0 0;
v0x555557063020_0 .var "s_start", 0 0;
v0x5555570630f0_0 .var "s_valueA", 31 0;
v0x5555570631c0_0 .var "s_valueB", 31 0;
E_0x55555700ec90 .event negedge, v0x55555703f3f0_0;
S_0x555556fd5020 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x5555570162b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555557014e00 .param/l "ERROR" 1 3 91, C4<100>;
P_0x555557014e40 .param/l "IDLE" 1 3 91, C4<000>;
P_0x555557014e80 .param/l "READING" 1 3 91, C4<011>;
P_0x555557014ec0 .param/l "REQUEST" 1 3 91, C4<001>;
P_0x555557014f00 .param/l "START_READ" 1 3 91, C4<010>;
P_0x555557014f40 .param/l "customId" 0 3 2, C4<00001110>;
L_0x55555703e900 .functor AND 1, L_0x5555570633d0, L_0x555557073870, C4<1>, C4<1>;
L_0x55555703ee10 .functor AND 1, L_0x55555703e900, L_0x555557073ac0, C4<1>, C4<1>;
L_0x55555703f320 .functor AND 1, L_0x55555703ee10, L_0x555557073660, C4<1>, C4<1>;
L_0x55555703f830 .functor AND 1, L_0x5555570633d0, L_0x555557073de0, C4<1>, C4<1>;
L_0x555557028bd0 .functor NOT 1, L_0x555557073fa0, C4<0>, C4<0>, C4<0>;
L_0x55555702a080 .functor AND 1, L_0x55555703f830, L_0x555557028bd0, C4<1>, C4<1>;
L_0x55555702bb80 .functor AND 1, L_0x55555702a080, L_0x555557073660, C4<1>, C4<1>;
L_0x5555570741d0 .functor AND 1, L_0x5555570633d0, L_0x555557073660, C4<1>, C4<1>;
L_0x5555570744e0 .functor NOT 1, v0x5555570625a0_0, C4<0>, C4<0>, C4<0>;
L_0x555557074550 .functor NOT 1, L_0x55555702bb80, C4<0>, C4<0>, C4<0>;
L_0x555557074620 .functor AND 1, L_0x5555570633d0, L_0x555557074550, C4<1>, C4<1>;
L_0x555557074690 .functor OR 1, v0x555557060c80_0, L_0x555557074620, C4<0>, C4<0>;
L_0x555557074810 .functor AND 1, L_0x5555570633d0, L_0x555557073660, C4<1>, C4<1>;
L_0x555557074920 .functor NOT 1, L_0x555557074880, C4<0>, C4<0>, C4<0>;
L_0x5555570747a0 .functor AND 1, L_0x555557074810, L_0x555557074920, C4<1>, C4<1>;
L_0x75ede724d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x55555705b480_0 .net/2u *"_ivl_0", 7 0, L_0x75ede724d018;  1 drivers
L_0x75ede724d0a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705b580_0 .net/2u *"_ivl_10", 18 0, L_0x75ede724d0a8;  1 drivers
v0x55555705b660_0 .net *"_ivl_101", 2 0, L_0x555557075500;  1 drivers
L_0x75ede724d408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55555705b720_0 .net/2u *"_ivl_102", 2 0, L_0x75ede724d408;  1 drivers
v0x55555705b800_0 .net *"_ivl_104", 0 0, L_0x555557075690;  1 drivers
v0x55555705b8c0_0 .net *"_ivl_106", 31 0, L_0x555557075800;  1 drivers
L_0x75ede724d450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705b9a0_0 .net *"_ivl_109", 23 0, L_0x75ede724d450;  1 drivers
v0x55555705ba80_0 .net *"_ivl_111", 2 0, L_0x5555570759f0;  1 drivers
L_0x75ede724d498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55555705bb60_0 .net/2u *"_ivl_112", 2 0, L_0x75ede724d498;  1 drivers
v0x55555705bc40_0 .net *"_ivl_114", 0 0, L_0x555557075bd0;  1 drivers
v0x55555705bd00_0 .net *"_ivl_116", 31 0, L_0x555557075e20;  1 drivers
L_0x75ede724d4e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705bde0_0 .net *"_ivl_119", 29 0, L_0x75ede724d4e0;  1 drivers
L_0x75ede724d528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705bec0_0 .net/2u *"_ivl_120", 31 0, L_0x75ede724d528;  1 drivers
v0x55555705bfa0_0 .net *"_ivl_122", 31 0, L_0x555557075f40;  1 drivers
v0x55555705c080_0 .net *"_ivl_124", 31 0, L_0x5555570761f0;  1 drivers
v0x55555705c160_0 .net *"_ivl_126", 31 0, L_0x555557076380;  1 drivers
v0x55555705c240_0 .net *"_ivl_128", 31 0, L_0x555557076610;  1 drivers
v0x55555705c320_0 .net *"_ivl_130", 31 0, L_0x5555570767a0;  1 drivers
L_0x75ede724d570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705c400_0 .net/2u *"_ivl_132", 31 0, L_0x75ede724d570;  1 drivers
v0x55555705c4e0_0 .net *"_ivl_134", 31 0, L_0x5555570769f0;  1 drivers
L_0x75ede724d5b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55555705c5c0_0 .net/2u *"_ivl_138", 2 0, L_0x75ede724d5b8;  1 drivers
v0x55555705c6a0_0 .net *"_ivl_140", 0 0, L_0x555557076e80;  1 drivers
L_0x75ede724d600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555705c760_0 .net/2u *"_ivl_142", 0 0, L_0x75ede724d600;  1 drivers
L_0x75ede724d648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555705c840_0 .net/2u *"_ivl_144", 0 0, L_0x75ede724d648;  1 drivers
L_0x75ede724d690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705c920_0 .net/2u *"_ivl_148", 2 0, L_0x75ede724d690;  1 drivers
v0x55555705ca00_0 .net *"_ivl_15", 2 0, L_0x5555570737d0;  1 drivers
v0x55555705cae0_0 .net *"_ivl_150", 0 0, L_0x555557077280;  1 drivers
L_0x75ede724d6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705cba0_0 .net/2u *"_ivl_152", 31 0, L_0x75ede724d6d8;  1 drivers
L_0x75ede724d720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705cc80_0 .net/2u *"_ivl_156", 2 0, L_0x75ede724d720;  1 drivers
v0x55555705cd60_0 .net *"_ivl_158", 0 0, L_0x5555570775f0;  1 drivers
L_0x75ede724d0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55555705ce20_0 .net/2u *"_ivl_16", 2 0, L_0x75ede724d0f0;  1 drivers
L_0x75ede724d768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55555705cf00_0 .net/2u *"_ivl_160", 3 0, L_0x75ede724d768;  1 drivers
L_0x75ede724d7b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55555705cfe0_0 .net/2u *"_ivl_162", 3 0, L_0x75ede724d7b0;  1 drivers
L_0x75ede724d7f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705d0c0_0 .net/2u *"_ivl_166", 2 0, L_0x75ede724d7f8;  1 drivers
v0x55555705d1a0_0 .net *"_ivl_168", 0 0, L_0x555557077a10;  1 drivers
L_0x75ede724d840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55555705d260_0 .net/2u *"_ivl_170", 7 0, L_0x75ede724d840;  1 drivers
L_0x75ede724d888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705d340_0 .net/2u *"_ivl_174", 2 0, L_0x75ede724d888;  1 drivers
v0x55555705d420_0 .net *"_ivl_176", 0 0, L_0x555557077df0;  1 drivers
L_0x75ede724d8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555705d4e0_0 .net/2u *"_ivl_178", 0 0, L_0x75ede724d8d0;  1 drivers
v0x55555705d5c0_0 .net *"_ivl_18", 0 0, L_0x555557073870;  1 drivers
L_0x75ede724d918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555705d680_0 .net/2u *"_ivl_180", 0 0, L_0x75ede724d918;  1 drivers
L_0x75ede724d960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705d760_0 .net/2u *"_ivl_184", 2 0, L_0x75ede724d960;  1 drivers
v0x55555705d840_0 .net *"_ivl_186", 0 0, L_0x555557078230;  1 drivers
L_0x75ede724d9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55555705d900_0 .net/2u *"_ivl_188", 0 0, L_0x75ede724d9a8;  1 drivers
L_0x75ede724d9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555705d9e0_0 .net/2u *"_ivl_190", 0 0, L_0x75ede724d9f0;  1 drivers
v0x55555705dac0_0 .net *"_ivl_2", 0 0, L_0x555557063260;  1 drivers
v0x55555705db80_0 .net *"_ivl_20", 0 0, L_0x55555703e900;  1 drivers
v0x55555705dc60_0 .net *"_ivl_23", 0 0, L_0x555557073ac0;  1 drivers
v0x55555705dd40_0 .net *"_ivl_24", 0 0, L_0x55555703ee10;  1 drivers
v0x55555705de20_0 .net *"_ivl_29", 2 0, L_0x555557073ca0;  1 drivers
L_0x75ede724d138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55555705df00_0 .net/2u *"_ivl_30", 2 0, L_0x75ede724d138;  1 drivers
v0x55555705dfe0_0 .net *"_ivl_32", 0 0, L_0x555557073de0;  1 drivers
v0x55555705e0a0_0 .net *"_ivl_34", 0 0, L_0x55555703f830;  1 drivers
v0x55555705e180_0 .net *"_ivl_37", 0 0, L_0x555557073fa0;  1 drivers
v0x55555705e260_0 .net *"_ivl_38", 0 0, L_0x555557028bd0;  1 drivers
L_0x75ede724d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555705e340_0 .net/2u *"_ivl_4", 0 0, L_0x75ede724d060;  1 drivers
v0x55555705e420_0 .net *"_ivl_40", 0 0, L_0x55555702a080;  1 drivers
v0x55555705e500_0 .net *"_ivl_44", 0 0, L_0x5555570741d0;  1 drivers
v0x55555705e5e0_0 .net *"_ivl_47", 8 0, L_0x555557074290;  1 drivers
L_0x75ede724d180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705e6c0_0 .net/2u *"_ivl_48", 8 0, L_0x75ede724d180;  1 drivers
v0x55555705e7a0_0 .net *"_ivl_60", 0 0, L_0x555557074550;  1 drivers
v0x55555705e880_0 .net *"_ivl_62", 0 0, L_0x555557074620;  1 drivers
v0x55555705e960_0 .net *"_ivl_66", 0 0, L_0x555557074810;  1 drivers
v0x55555705ea40_0 .net *"_ivl_69", 0 0, L_0x555557074880;  1 drivers
v0x55555705eb20_0 .net *"_ivl_70", 0 0, L_0x555557074920;  1 drivers
v0x55555705ec00_0 .net *"_ivl_72", 0 0, L_0x5555570747a0;  1 drivers
v0x55555705ece0_0 .net *"_ivl_75", 2 0, L_0x555557074b00;  1 drivers
L_0x75ede724d2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55555705edc0_0 .net/2u *"_ivl_76", 2 0, L_0x75ede724d2a0;  1 drivers
v0x55555705eea0_0 .net *"_ivl_78", 0 0, L_0x555557074c20;  1 drivers
v0x55555705ef60_0 .net *"_ivl_81", 2 0, L_0x555557074d60;  1 drivers
L_0x75ede724d2e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55555705f040_0 .net/2u *"_ivl_82", 2 0, L_0x75ede724d2e8;  1 drivers
v0x55555705f120_0 .net *"_ivl_84", 0 0, L_0x555557074e90;  1 drivers
v0x55555705f1e0_0 .net *"_ivl_86", 31 0, L_0x555557074fd0;  1 drivers
L_0x75ede724d330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705f2c0_0 .net *"_ivl_89", 22 0, L_0x75ede724d330;  1 drivers
v0x55555705f3a0_0 .net *"_ivl_9", 18 0, L_0x555557063560;  1 drivers
v0x55555705f480_0 .net *"_ivl_91", 2 0, L_0x555557075190;  1 drivers
L_0x75ede724d378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55555705f560_0 .net/2u *"_ivl_92", 2 0, L_0x75ede724d378;  1 drivers
v0x55555705f640_0 .net *"_ivl_94", 0 0, L_0x555557075260;  1 drivers
v0x55555705f700_0 .net *"_ivl_96", 31 0, L_0x5555570750a0;  1 drivers
L_0x75ede724d3c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555705f7e0_0 .net *"_ivl_99", 21 0, L_0x75ede724d3c0;  1 drivers
v0x55555705f8c0_0 .net "active", 0 0, L_0x5555570633d0;  1 drivers
v0x55555705f980_0 .net "address_A", 8 0, L_0x555557074330;  1 drivers
v0x55555705fa40_0 .net "address_data_in", 31 0, v0x555557062060_0;  1 drivers
v0x55555705fb00_0 .net "address_data_out", 31 0, L_0x5555570773c0;  alias, 1 drivers
v0x55555705fbe0_0 .net "begin_transaction_out", 0 0, L_0x555557078320;  alias, 1 drivers
v0x55555705fca0_0 .var "block_count", 9 0;
v0x55555705fd80_0 .var "block_size", 9 0;
v0x55555705fe60_0 .var "burst_count", 7 0;
v0x55555705ff40_0 .var "burst_size", 7 0;
v0x555557060020_0 .net "burst_size_out", 7 0, L_0x555557077ab0;  alias, 1 drivers
v0x555557060100_0 .var "bus_start_address", 31 0;
v0x5555570601e0_0 .net "busy_in", 0 0, v0x5555570623e0_0;  1 drivers
v0x5555570602a0_0 .net "byte_enables_out", 3 0, L_0x5555570776e0;  alias, 1 drivers
v0x555557060380_0 .net "ciN", 7 0, v0x555557062e80_0;  1 drivers
v0x555557060460_0 .net "clock", 0 0, v0x5555570625a0_0;  1 drivers
v0x555557060500_0 .var "control_register", 1 0;
v0x5555570605c0_0 .net "data_out_A", 31 0, v0x55555702bc90_0;  1 drivers
v0x555557060680_0 .net "data_valid_in", 0 0, v0x555557062690_0;  1 drivers
v0x555557060720_0 .net "data_valid_out", 0 0, L_0x75ede724da80;  alias, 1 drivers
v0x5555570607e0_0 .net "done", 0 0, L_0x555557074690;  alias, 1 drivers
v0x5555570608a0_0 .net "end_transaction_in", 0 0, v0x5555570628d0_0;  1 drivers
v0x555557060960_0 .net "end_transaction_out", 0 0, L_0x75ede724da38;  alias, 1 drivers
v0x555557060a20_0 .net "error_in", 0 0, v0x555557062a70_0;  1 drivers
v0x555557060ae0_0 .net "granted", 0 0, v0x555557062b40_0;  1 drivers
v0x555557060ba0_0 .var "memory_start_address", 8 0;
v0x555557060c80_0 .var "read_data_ready", 0 0;
v0x555557060d40_0 .net "read_enable", 0 0, L_0x55555702bb80;  1 drivers
v0x555557060e00_0 .net "read_n_write_out", 0 0, L_0x555557077ee0;  alias, 1 drivers
v0x555557060ec0_0 .net "request", 0 0, L_0x555557076f70;  alias, 1 drivers
v0x555557060f80_0 .net "reset", 0 0, v0x555557062f50_0;  1 drivers
v0x555557061040_0 .net "result", 31 0, L_0x555557076b80;  alias, 1 drivers
v0x555557061120_0 .net "start", 0 0, v0x555557063020_0;  1 drivers
v0x5555570611e0_0 .var "state", 2 0;
v0x5555570612c0_0 .var "status_register", 1 0;
v0x5555570613a0_0 .net "valueA", 31 0, v0x5555570630f0_0;  1 drivers
v0x555557061480_0 .net "valueA_valid", 0 0, L_0x555557073660;  1 drivers
v0x555557061540_0 .net "valueB", 31 0, v0x5555570631c0_0;  1 drivers
v0x555557061600_0 .net "write_enable", 0 0, L_0x55555703f320;  1 drivers
L_0x555557063260 .cmp/eq 8, v0x555557062e80_0, L_0x75ede724d018;
L_0x5555570633d0 .functor MUXZ 1, L_0x75ede724d060, v0x555557063020_0, L_0x555557063260, C4<>;
L_0x555557063560 .part v0x5555570630f0_0, 13, 19;
L_0x555557073660 .cmp/eq 19, L_0x555557063560, L_0x75ede724d0a8;
L_0x5555570737d0 .part v0x5555570630f0_0, 10, 3;
L_0x555557073870 .cmp/eq 3, L_0x5555570737d0, L_0x75ede724d0f0;
L_0x555557073ac0 .part v0x5555570630f0_0, 9, 1;
L_0x555557073ca0 .part v0x5555570630f0_0, 10, 3;
L_0x555557073de0 .cmp/eq 3, L_0x555557073ca0, L_0x75ede724d138;
L_0x555557073fa0 .part v0x5555570630f0_0, 9, 1;
L_0x555557074290 .part v0x5555570630f0_0, 0, 9;
L_0x555557074330 .functor MUXZ 9, L_0x75ede724d180, L_0x555557074290, L_0x5555570741d0, C4<>;
L_0x555557074880 .part v0x5555570630f0_0, 9, 1;
L_0x555557074b00 .part v0x5555570630f0_0, 10, 3;
L_0x555557074c20 .cmp/eq 3, L_0x555557074b00, L_0x75ede724d2a0;
L_0x555557074d60 .part v0x5555570630f0_0, 10, 3;
L_0x555557074e90 .cmp/eq 3, L_0x555557074d60, L_0x75ede724d2e8;
L_0x555557074fd0 .concat [ 9 23 0 0], v0x555557060ba0_0, L_0x75ede724d330;
L_0x555557075190 .part v0x5555570630f0_0, 10, 3;
L_0x555557075260 .cmp/eq 3, L_0x555557075190, L_0x75ede724d378;
L_0x5555570750a0 .concat [ 10 22 0 0], v0x55555705fd80_0, L_0x75ede724d3c0;
L_0x555557075500 .part v0x5555570630f0_0, 10, 3;
L_0x555557075690 .cmp/eq 3, L_0x555557075500, L_0x75ede724d408;
L_0x555557075800 .concat [ 8 24 0 0], v0x55555705ff40_0, L_0x75ede724d450;
L_0x5555570759f0 .part v0x5555570630f0_0, 10, 3;
L_0x555557075bd0 .cmp/eq 3, L_0x5555570759f0, L_0x75ede724d498;
L_0x555557075e20 .concat [ 2 30 0 0], v0x5555570612c0_0, L_0x75ede724d4e0;
L_0x555557075f40 .functor MUXZ 32, L_0x75ede724d528, L_0x555557075e20, L_0x555557075bd0, C4<>;
L_0x5555570761f0 .functor MUXZ 32, L_0x555557075f40, L_0x555557075800, L_0x555557075690, C4<>;
L_0x555557076380 .functor MUXZ 32, L_0x5555570761f0, L_0x5555570750a0, L_0x555557075260, C4<>;
L_0x555557076610 .functor MUXZ 32, L_0x555557076380, L_0x555557074fd0, L_0x555557074e90, C4<>;
L_0x5555570767a0 .functor MUXZ 32, L_0x555557076610, v0x555557060100_0, L_0x555557074c20, C4<>;
L_0x5555570769f0 .functor MUXZ 32, L_0x75ede724d570, v0x55555702bc90_0, v0x555557060c80_0, C4<>;
L_0x555557076b80 .functor MUXZ 32, L_0x5555570769f0, L_0x5555570767a0, L_0x5555570747a0, C4<>;
L_0x555557076e80 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d5b8;
L_0x555557076f70 .functor MUXZ 1, L_0x75ede724d648, L_0x75ede724d600, L_0x555557076e80, C4<>;
L_0x555557077280 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d690;
L_0x5555570773c0 .functor MUXZ 32, L_0x75ede724d6d8, v0x555557060100_0, L_0x555557077280, C4<>;
L_0x5555570775f0 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d720;
L_0x5555570776e0 .functor MUXZ 4, L_0x75ede724d7b0, L_0x75ede724d768, L_0x5555570775f0, C4<>;
L_0x555557077a10 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d7f8;
L_0x555557077ab0 .functor MUXZ 8, L_0x75ede724d840, v0x55555705ff40_0, L_0x555557077a10, C4<>;
L_0x555557077df0 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d888;
L_0x555557077ee0 .functor MUXZ 1, L_0x75ede724d918, L_0x75ede724d8d0, L_0x555557077df0, C4<>;
L_0x555557078230 .cmp/eq 3, v0x5555570611e0_0, L_0x75ede724d960;
L_0x555557078320 .functor MUXZ 1, L_0x75ede724d9f0, L_0x75ede724d9a8, L_0x555557078230, C4<>;
S_0x555556ff4260 .scope module, "ssram" "dualPortSSRAM" 3 51, 4 1 0, S_0x555556fd5020;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555556fb3a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555556fb3a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555556fb3ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x55555703e9d0_0 .net "addressA", 8 0, L_0x555557074330;  alias, 1 drivers
L_0x75ede724d210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555703eee0_0 .net "addressB", 8 0, L_0x75ede724d210;  1 drivers
v0x55555703f3f0_0 .net "clockA", 0 0, v0x5555570625a0_0;  alias, 1 drivers
v0x55555703f900_0 .net "clockB", 0 0, L_0x5555570744e0;  1 drivers
v0x555557028ca0_0 .net "dataInA", 31 0, v0x5555570631c0_0;  alias, 1 drivers
L_0x75ede724d258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555702a150_0 .net "dataInB", 31 0, L_0x75ede724d258;  1 drivers
v0x55555702bc90_0 .var "dataOutA", 31 0;
v0x55555705afc0_0 .var "dataOutB", 31 0;
v0x55555705b0a0 .array "memoryContent", 511 0, 31 0;
v0x55555705b160_0 .net "writeEnableA", 0 0, L_0x55555703f320;  alias, 1 drivers
L_0x75ede724d1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555705b220_0 .net "writeEnableB", 0 0, L_0x75ede724d1c8;  1 drivers
E_0x55555700cad0 .event posedge, v0x55555703f900_0;
E_0x55555700cd30 .event posedge, v0x55555703f3f0_0;
S_0x555557061950 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x5555570162b0;
 .timescale -12 -12;
v0x555557061b00_0 .var "ciN", 7 0;
v0x555557061be0_0 .var "expDone", 0 0;
v0x555557061ca0_0 .var "expRes", 31 0;
v0x555557061d90_0 .var "start", 0 0;
v0x555557061e50_0 .var "valA", 31 0;
v0x555557061f80_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x555557061d90_0;
    %store/vec4 v0x555557063020_0, 0, 1;
    %load/vec4 v0x555557061b00_0;
    %store/vec4 v0x555557062e80_0, 0, 8;
    %load/vec4 v0x555557061e50_0;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %load/vec4 v0x555557061f80_0;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x555557062800_0;
    %load/vec4 v0x555557061be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x555557062db0_0;
    %load/vec4 v0x555557061ca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555557063020_0, v0x555557062e80_0, v0x5555570630f0_0, v0x5555570631c0_0, v0x555557062800_0, v0x555557061be0_0, v0x555557062db0_0, v0x555557061ca0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x555557063020_0, v0x555557062e80_0, v0x5555570630f0_0, v0x5555570631c0_0, v0x555557062800_0, v0x555557061be0_0, v0x555557062db0_0, v0x555557061ca0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555556ff4260;
T_1 ;
    %wait E_0x55555700cd30;
    %load/vec4 v0x55555703e9d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55555705b0a0, 4;
    %assign/vec4 v0x55555702bc90_0, 0;
    %load/vec4 v0x55555705b160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555557028ca0_0;
    %load/vec4 v0x55555703e9d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55555705b0a0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556ff4260;
T_2 ;
    %wait E_0x55555700cad0;
    %load/vec4 v0x55555703eee0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55555705b0a0, 4;
    %assign/vec4 v0x55555705afc0_0, 0;
    %load/vec4 v0x55555705b220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55555702a150_0;
    %load/vec4 v0x55555703eee0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x55555705b0a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556fd5020;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557060100_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555557060ba0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555705fd80_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555705ff40_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555570612c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555557060500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557060c80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555570611e0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55555705fca0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555705fe60_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555556fd5020;
T_4 ;
    %wait E_0x55555700cd30;
    %load/vec4 v0x555557060d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555557060c80_0, 0;
T_4.0 ;
    %load/vec4 v0x5555570607e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555557060c80_0, 0;
T_4.2 ;
    %load/vec4 v0x55555705f8c0_0;
    %load/vec4 v0x555557061480_0;
    %and;
    %load/vec4 v0x5555570613a0_0;
    %parti/s 1, 9, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5555570613a0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x555557061540_0;
    %assign/vec4 v0x555557060100_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x555557061540_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555557060ba0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x555557061540_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x55555705fd80_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x555557061540_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55555705ff40_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x555557061540_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555557060500_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555556fd5020;
T_5 ;
    %wait E_0x55555700cd30;
    %load/vec4 v0x5555570611e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x555557060500_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v0x5555570611e0_0;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x555557060ae0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x5555570611e0_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x555557060a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x55555705fe60_0;
    %load/vec4 v0x55555705ff40_0;
    %cmp/e;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x55555705fca0_0;
    %load/vec4 v0x55555705fd80_0;
    %cmp/e;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
T_5.16 ;
T_5.13 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555570611e0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555556fd5020;
T_6 ;
    %wait E_0x55555700cd30;
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x55555705fca0_0;
    %addi 1, 0, 10;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x55555705fca0_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55555705fca0_0, 0;
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x55555705fe60_0;
    %addi 1, 0, 8;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x55555705fe60_0, 0;
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x555557060100_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555557060100_0, 0;
    %load/vec4 v0x555557060ba0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555557060ba0_0, 0;
T_6.6 ;
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555570612c0_0, 4, 5;
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0x5555570611e0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.13, 9;
T_6.12 ; End of true expr.
    %load/vec4 v0x5555570612c0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_6.13, 9;
 ; End of false expr.
    %blend;
T_6.13;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555570612c0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555557060500_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555570162b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557063020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570625a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557062f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557062e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557062b40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557062060_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570628d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557062690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570623e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557062a70_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5555570162b0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555570625a0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555570625a0_0;
    %inv;
    %store/vec4 v0x5555570625a0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x5555570162b0;
T_9 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x555556fd5020 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5555570162b0;
T_10 ;
    %vpi_call 2 88 "$display", "Activation" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %alloc S_0x555557061950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %vpi_call 2 94 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %vpi_call 2 103 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %vpi_call 2 112 "$display", "Bus start address" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %vpi_call 2 121 "$display", "Memory start address" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %vpi_call 2 130 "$display", "Block size" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %vpi_call 2 139 "$display", "Burst size" {0 0 0};
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %alloc S_0x555557061950;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061d90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557061b00_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x555557061e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061f80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557061be0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555557061ca0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x555557061950;
    %join;
    %free S_0x555557061950;
    %wait E_0x55555700ec90;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557062e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557063020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555700ec90;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x555557062e80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557063020_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555557062e80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557063020_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570630f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555570631c0_0, 0, 32;
    %wait E_0x55555700ec90;
    %delay 120, 0;
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
