// Seed: 3218275425
module module_0 ();
  wire id_2;
  tri0 id_3;
  assign id_2 = id_2;
  assign id_3 = 1 & id_3;
  wire id_4;
  wire id_5;
  wand id_6;
  wire id_7;
  always @(*) begin : LABEL_0
    assert (1 <= {(1) - id_6{1}})
    else;
    id_6 = 1;
    wait (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  tri0 id_10 = 1'h0;
  module_0 modCall_1 ();
  always @* begin : LABEL_0
    id_3 = #id_11 1;
    wait (1);
  end
  wire id_12;
endmodule
