{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730866002263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730866002263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 23:06:42 2024 " "Processing started: Tue Nov  5 23:06:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730866002263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730866002263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FourBit2to1Mux -c FourBit2to1Mux " "Command: quartus_map --read_settings_files=on --write_settings_files=off FourBit2to1Mux -c FourBit2to1Mux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730866002263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730866002759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730866002759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbit2to1mux.v 2 2 " "Found 2 design units, including 2 entities, in source file fourbit2to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBit2to1Mux " "Found entity 1: FourBit2to1Mux" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730866013792 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBit2to1MuxInternal " "Found entity 2: FourBit2to1MuxInternal" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730866013792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730866013792 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FourBit2to1Mux.v(2) " "Verilog HDL Instantiation warning at FourBit2to1Mux.v(2): instance has no name" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1730866013793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourBit2to1Mux " "Elaborating entity \"FourBit2to1Mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730866013841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBit2to1MuxInternal FourBit2to1MuxInternal:comb_3 " "Elaborating entity \"FourBit2to1MuxInternal\" for hierarchy \"FourBit2to1MuxInternal:comb_3\"" {  } { { "FourBit2to1Mux.v" "comb_3" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730866013849 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730866014255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730866014349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730866014908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730866014908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "FourBit2to1Mux.v" "" { Text "C:/Users/User/Documents/KevinYang/FourBit2to1Mux/FourBit2to1Mux.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730866014950 "|FourBit2to1Mux|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730866014950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730866014951 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730866014951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730866014951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730866014951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730866014981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 23:06:54 2024 " "Processing ended: Tue Nov  5 23:06:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730866014981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730866014981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730866014981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730866014981 ""}
