set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {testclock.vho testclock_vhd.sdo}}
	{{"Fast Model"} {testclock_fast.vho testclock_vhd_fast.sdo}}
}
