Warning (10268): Verilog HDL information at RX.v(19): always construct contains both blocking and non-blocking assignments File: C:/Users/henri/Desktop/ProjetoUART/RX.v Line: 19
