#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec 20 01:21:12 2023
# Process ID: 3128
# Current directory: C:/Users/sam/fpga/Lab_Final_PL/lab_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29820 C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.xpr
# Log file: C:/Users/sam/fpga/Lab_Final_PL/lab_final/vivado.log
# Journal file: C:/Users/sam/fpga/Lab_Final_PL/lab_final\vivado.jou
# Running On: DESKTOP-I1JLICU, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 17111 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/sam/fpga/Lab_final/lab_final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.121 ; gain = 0.000
update_module_reference NN_bd_NN_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_rom_inimg
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_rom_weight
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_rom_other_weight
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_ram_temp
Adding component instance block -- xilinx.com:module_ref:NN_Top:1.0 - NN_Top_0
Successfully read diagram <NN_bd> from block design file <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd>
Upgrading 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd'
INFO: [IP_Flow 19-3420] Updated NN_bd_NN_Top_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ram_addr_rtb'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ram_en_rtb'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'NN_bd_NN_Top_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'ram_en_rtb' is not found on the upgraded version of the cell '/NN_Top_0'. Its connection to the net 'ram_en_rtb_1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'ram_addr_rtb' is not found on the upgraded version of the cell '/NN_Top_0'. Its connection to the net 'ram_addr_rtb_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'NN_bd_NN_Top_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.srcs\sources_1\bd\NN_bd\NN_bd.bd> 
Wrote  : <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/ui/bd_385a9121.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1567.121 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1567.121 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference NN_bd_NN_Top_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name NN_Top Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
update_compile_order -fileset sources_1
update_module_reference NN_bd_NN_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd'
INFO: [IP_Flow 19-3420] Updated NN_bd_NN_Top_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ram_addr_rtb'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ram_en_rtb'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'NN_bd_NN_Top_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'NN_bd_NN_Top_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.srcs\sources_1\bd\NN_bd\NN_bd.bd> 
Wrote  : <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/ui/bd_385a9121.ui> 
connect_bd_net [get_bd_ports ram_en_rtb] [get_bd_pins NN_Top_0/ram_en_rtb]
connect_bd_net [get_bd_ports ram_addr_rtb] [get_bd_pins NN_Top_0/ram_addr_rtb]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -top
INFO: [BD 41-1662] The design 'NN_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.srcs\sources_1\bd\NN_bd\NN_bd.bd> 
Wrote  : <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/ui/bd_385a9121.ui> 
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/synth/NN_bd.v
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/sim/NN_bd.v
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/hdl/NN_bd_wrapper.v
update_module_reference NN_bd_NN_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd'
INFO: [IP_Flow 19-3420] Updated NN_bd_NN_Top_0_0 to use current project options
Wrote  : <C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.srcs\sources_1\bd\NN_bd\NN_bd.bd> 
Wrote  : <C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/ui/bd_385a9121.ui> 
open_bd_design {C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd}
generate_target Simulation [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd]
Wrote  : <C:\Users\sam\fpga\Lab_Final_PL\lab_final\lab_final.srcs\sources_1\bd\NN_bd\NN_bd.bd> 
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/synth/NN_bd.v
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/sim/NN_bd.v
VHDL Output written to : c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/hdl/NN_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block NN_Top_0 .
Exporting to file c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/hw_handoff/NN_bd.hwh
Generated Hardware Definition File c:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/synth/NN_bd.hwdef
export_ip_user_files -of_objects [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd] -directory C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files -ipstatic_source_dir C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/modelsim} {questa=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/questa} {riviera=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/riviera} {activehdl=C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NN_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'NN_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/NN_bd_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/input_image.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/NN_bd_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/weight.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/NN_bd_blk_mem_gen_2_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/M0_bias.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NN_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV1
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:99]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:103]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:107]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:111]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:112]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:129]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:130]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:131]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:132]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:139]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:140]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:141]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:145]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:146]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:147]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:151]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:152]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:153]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:157]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:158]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:159]
WARNING: [VRFC 10-3380] identifier 'write_output_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:163]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:164]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:165]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:166]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:167]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:168]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:169]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:170]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:180]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:181]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:182]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:183]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:184]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV1.v:301]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV2
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:90]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:103]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:107]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:108]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:126]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:127]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:143]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:144]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:148]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:149]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:150]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:154]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:162]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:163]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:164]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:166]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:167]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:197]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:230]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:236]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV2.v:293]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConV3
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:90]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:95]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:103]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:107]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:108]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:126]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:127]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:143]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:144]
WARNING: [VRFC 10-3380] identifier 'Conv_1_weight_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:148]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:149]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:150]
WARNING: [VRFC 10-3380] identifier 'Conv_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:154]
WARNING: [VRFC 10-3380] identifier 'Conv_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:162]
WARNING: [VRFC 10-3380] identifier 'Conv_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:163]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:164]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:166]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:167]
WARNING: [VRFC 10-3380] identifier 'tatol_col' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:189]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:239]
WARNING: [VRFC 10-3380] identifier 'Conv_1_filter_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:245]
WARNING: [VRFC 10-3380] identifier 'tatol_row' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/ConV3.v:298]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC1
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:90]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:95]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:99]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:100]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:104]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:124]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:125]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:127]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:135]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:136]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:141]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:142]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:147]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:148]
WARNING: [VRFC 10-3380] identifier 'Counter' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:149]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:150]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:152]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:156]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:157]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:158]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:162]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:163]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:164]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:165]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:223]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC1.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC2
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:90]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:95]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:99]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:104]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:109]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:124]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:125]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:127]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:128]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:135]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:136]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:141]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:142]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:147]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:148]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:149]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:153]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:154]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:159]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:160]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:161]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:162]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:226]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC2.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC3
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:91]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:96]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:100]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:105]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:110]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:125]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:126]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:127]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:128]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:129]
WARNING: [VRFC 10-3380] identifier 'read_input_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:136]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:137]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:138]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:142]
WARNING: [VRFC 10-3380] identifier 'read_filter_other_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:143]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:144]
WARNING: [VRFC 10-3380] identifier 'FC_1_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:148]
WARNING: [VRFC 10-3380] identifier 'FC_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:149]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:150]
WARNING: [VRFC 10-3380] identifier 'FC_2_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:154]
WARNING: [VRFC 10-3380] identifier 'FC_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:155]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:156]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:160]
WARNING: [VRFC 10-3380] identifier 'write_output_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:161]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:162]
WARNING: [VRFC 10-3380] identifier 'read_input_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:163]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:227]
WARNING: [VRFC 10-3380] identifier 'tatol_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/FC3.v:233]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP1
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:67]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:72]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:77]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:82]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:98]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:99]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:100]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:101]
WARNING: [VRFC 10-3380] identifier 'read_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:108]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:109]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:110]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:114]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:115]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:118]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:119]
WARNING: [VRFC 10-3380] identifier 'wire_ram_c' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:122]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:123]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:125]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:135]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:136]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:137]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP1.v:138]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MP2
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:78]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:83]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:88]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:93]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:110]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:111]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:112]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:113]
WARNING: [VRFC 10-3380] identifier 'read_C' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:120]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:121]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:122]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:126]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:127]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:130]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:131]
WARNING: [VRFC 10-3380] identifier 'wire_ram_c' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:134]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:135]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:137]
WARNING: [VRFC 10-3380] identifier 'read_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:147]
WARNING: [VRFC 10-3380] identifier 'MP_1_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:148]
WARNING: [VRFC 10-3380] identifier 'MP_2_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:149]
WARNING: [VRFC 10-3380] identifier 'wire_ram_status' is used before its declaration [C:/Users/sam/fpga/Lab_Final_PL/code/source/MP2.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/MUX_mem_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_mem_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/code/source/NN_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_0/sim/NN_bd_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_1_0/sim/NN_bd_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_2_0/sim/NN_bd_blk_mem_gen_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_blk_mem_gen_0_1/sim/NN_bd_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/ip/NN_bd_NN_Top_0_0/sim/NN_bd_NN_Top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_NN_Top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.ip_user_files/bd/NN_bd/sim/NN_bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.gen/sources_1/bd/NN_bd/hdl/NN_bd_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_bd_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sim_1/new/NN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1718.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot NN_tb_behav xil_defaultlib.NN_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot NN_tb_behav xil_defaultlib.NN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ConV1
Compiling module xil_defaultlib.MP1
Compiling module xil_defaultlib.ConV2
Compiling module xil_defaultlib.ConV3
Compiling module xil_defaultlib.MP2
Compiling module xil_defaultlib.FC1
Compiling module xil_defaultlib.FC2
Compiling module xil_defaultlib.FC3
Compiling module xil_defaultlib.MUX_mem_out
Compiling module xil_defaultlib.NN_Top
Compiling module xil_defaultlib.NN_bd_NN_Top_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.NN_bd_blk_mem_gen_0_1
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.NN_bd_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.NN_bd_blk_mem_gen_2_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.NN_bd_blk_mem_gen_1_0
Compiling module xil_defaultlib.NN_bd
Compiling module xil_defaultlib.NN_bd_wrapper
Compiling module xil_defaultlib.NN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NN_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.457 ; gain = 3.113
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NN_tb_behav -key {Behavioral:sim_1:Functional:NN_tb} -tclbatch {NN_tb.tcl} -protoinst "protoinst_files/NN_bd.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/NN_bd.protoinst
Time resolution is 1 ps
source NN_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module NN_tb.UUT.NN_bd_i.blk_ram_temp.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module NN_tb.UUT.NN_bd_i.blk_rom_inimg.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module NN_tb.UUT.NN_bd_i.blk_rom_other_weight.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module NN_tb.UUT.NN_bd_i.blk_rom_weight.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NN_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1733.773 ; gain = 15.430
run all
 Check Coefficient ...
OK: exp =          68, rdata =   68
blk_mem_gen_v8_4_5 collision detected at time: 124261805000, Instance: NN_tb.UUT.NN_bd_i.blk_ram_temp.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 8001, B  read address: 8001
blk_mem_gen_v8_4_5 collision detected at time: 124261815000, Instance: NN_tb.UUT.NN_bd_i.blk_ram_temp.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 8001, B  read address: 8001
ERROR: addr =     1, exp =         -14, rdata =  -13
Complete FC3 operation time :   124261645  ns; 
total number of errors  :           0 ; 
Max Diff  :           0 ; 
$stop called at time : 124261825 ns : File "C:/Users/sam/fpga/Lab_Final_PL/lab_final/lab_final.srcs/sim_1/new/NN_tb.v" Line 334
run: Time (s): cpu = 00:00:32 ; elapsed = 00:02:04 . Memory (MB): peak = 1736.297 ; gain = 2.523
close_sim
INFO: xsimkernel Simulation Memory Usage: 18608 KB (Peak: 18608 KB), Simulation CPU Usage: 122468 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 01:36:48 2023...
