vendor_name = ModelSim
source_file = 1, C:/Users/micha/Downloads/Mandinha/decoder_2x4.bdf
source_file = 1, C:/Users/micha/Downloads/Mandinha/Waveform.vwf
source_file = 1, C:/Users/micha/Downloads/Mandinha/full_adder_16bit.bdf
source_file = 1, C:/Users/micha/Downloads/Mandinha/full_adder_16bit.vwf
source_file = 1, C:/Users/micha/Downloads/Mandinha/decoder_2x4.vwf
source_file = 1, C:/Users/micha/Downloads/Mandinha/logic_unit.bdf
source_file = 1, C:/Users/micha/Downloads/Mandinha/logic_unit.vwf
source_file = 1, C:/Users/micha/Downloads/Mandinha/ula_1bit.bdf
source_file = 1, C:/Users/micha/Downloads/Mandinha/db/MIC1.cbx.xml
design_name = logic_unit
instance = comp, \I1~I , I1, logic_unit, 1
instance = comp, \EN0~I , EN0, logic_unit, 1
instance = comp, \I0~I , I0, logic_unit, 1
instance = comp, \inst~0 , inst~0, logic_unit, 1
instance = comp, \EN1~I , EN1, logic_unit, 1
instance = comp, \inst3~0 , inst3~0, logic_unit, 1
instance = comp, \EN2~I , EN2, logic_unit, 1
instance = comp, \02~I , 02, logic_unit, 1
instance = comp, \01~I , 01, logic_unit, 1
instance = comp, \O0~I , O0, logic_unit, 1
instance = comp, \S1~I , S1, logic_unit, 1
instance = comp, \S0~I , S0, logic_unit, 1
