# computer-architecure
Minimal Python CPU simulator (MIPS-style RISC) with fetch-decode-execute loop, 8-register file (R0=0), ALU (ADD/SUB/SLT), control flow (BEQ/JAL/HALT), fixed N-bit wraparound, and sample programs for Sum/Multiply/Divide with per-cycle plots.
Author-Jhanvi Patel