0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sim_1/new/tb_4bits_adder.v,1740646771,verilog,,,,tb_4bits_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sim_1/new/tb_adder.v,1740640956,verilog,,,,tb_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/4bits_adder.v,1740646892,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/Full_adder.v,,four_bits_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/Full_adder.v,1740638334,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/half_adder.v,,Full_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/half_adder.v,1740638307,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sim_1/new/tb_4bits_adder.v,,half_adder,,,,,,,,
