{
  "module_name": "qcom,sm8450.h",
  "hash_id": "0fa9f02d046f8aaff048e89cd61599048628e1267aac9db7f65aecb4e5a46ea7",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,sm8450.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8450_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_SM8450_H\n\n#define MASTER_QSPI_0\t\t\t\t0\n#define MASTER_QUP_1\t\t\t\t1\n#define MASTER_A1NOC_CFG\t\t\t2\n#define MASTER_SDCC_4\t\t\t\t3\n#define MASTER_UFS_MEM\t\t\t\t4\n#define MASTER_USB3_0\t\t\t\t5\n#define SLAVE_A1NOC_SNOC\t\t\t6\n#define SLAVE_SERVICE_A1NOC\t\t\t7\n\n#define\tMASTER_QDSS_BAM\t\t\t\t0\n#define\tMASTER_QUP_0\t\t\t\t1\n#define\tMASTER_QUP_2\t\t\t\t2\n#define\tMASTER_A2NOC_CFG\t\t\t3\n#define\tMASTER_CRYPTO\t\t\t\t4\n#define\tMASTER_IPA\t\t\t\t5\n#define\tMASTER_SENSORS_PROC\t\t\t6\n#define\tMASTER_SP\t\t\t\t7\n#define\tMASTER_QDSS_ETR\t\t\t\t8\n#define\tMASTER_QDSS_ETR_1\t\t\t9\n#define\tMASTER_SDCC_2\t\t\t\t10\n#define\tSLAVE_A2NOC_SNOC\t\t\t11\n#define\tSLAVE_SERVICE_A2NOC\t\t\t12\n\n#define MASTER_QUP_CORE_0\t\t\t0\n#define MASTER_QUP_CORE_1\t\t\t1\n#define MASTER_QUP_CORE_2\t\t\t2\n#define SLAVE_QUP_CORE_0\t\t\t3\n#define SLAVE_QUP_CORE_1\t\t\t4\n#define SLAVE_QUP_CORE_2\t\t\t5\n\n#define\tMASTER_GEM_NOC_CNOC\t\t\t0\n#define\tMASTER_GEM_NOC_PCIE_SNOC\t\t1\n#define\tSLAVE_AHB2PHY_SOUTH\t\t\t2\n#define\tSLAVE_AHB2PHY_NORTH\t\t\t3\n#define\tSLAVE_AOSS\t\t\t        4\n#define\tSLAVE_CAMERA_CFG\t\t\t5\n#define\tSLAVE_CLK_CTL\t\t\t        6\n#define\tSLAVE_CDSP_CFG\t\t\t        7\n#define\tSLAVE_RBCPR_CX_CFG\t\t\t8\n#define\tSLAVE_RBCPR_MMCX_CFG\t\t\t9\n#define\tSLAVE_RBCPR_MXA_CFG\t\t\t10\n#define\tSLAVE_RBCPR_MXC_CFG\t\t\t11\n#define\tSLAVE_CRYPTO_0_CFG\t\t\t12\n#define\tSLAVE_CX_RDPM\t\t\t\t13\n#define\tSLAVE_DISPLAY_CFG\t\t\t14\n#define\tSLAVE_GFX3D_CFG\t\t\t        15\n#define\tSLAVE_IMEM_CFG\t\t\t        16\n#define\tSLAVE_IPA_CFG\t\t\t        17\n#define\tSLAVE_IPC_ROUTER_CFG\t\t\t18\n#define\tSLAVE_LPASS\t\t\t        19\n#define\tSLAVE_CNOC_MSS\t\t\t        20\n#define\tSLAVE_MX_RDPM\t\t\t\t21\n#define\tSLAVE_PCIE_0_CFG\t\t\t22\n#define\tSLAVE_PCIE_1_CFG\t\t\t23\n#define\tSLAVE_PDM\t\t\t\t24\n#define\tSLAVE_PIMEM_CFG\t\t\t\t25\n#define\tSLAVE_PRNG\t\t\t\t26\n#define\tSLAVE_QDSS_CFG\t\t\t\t27\n#define\tSLAVE_QSPI_0\t\t\t\t28\n#define\tSLAVE_QUP_0\t\t\t\t29\n#define\tSLAVE_QUP_1\t\t\t\t30\n#define\tSLAVE_QUP_2\t\t\t\t31\n#define\tSLAVE_SDCC_2\t\t\t\t32\n#define\tSLAVE_SDCC_4\t\t\t\t33\n#define\tSLAVE_SPSS_CFG\t\t\t\t34\n#define\tSLAVE_TCSR\t\t\t\t35\n#define\tSLAVE_TLMM\t\t\t\t36\n#define\tSLAVE_TME_CFG\t\t\t\t37\n#define\tSLAVE_UFS_MEM_CFG\t\t\t38\n#define\tSLAVE_USB3_0\t\t\t\t39\n#define\tSLAVE_VENUS_CFG\t\t\t\t40\n#define\tSLAVE_VSENSE_CTRL_CFG\t\t\t41\n#define\tSLAVE_A1NOC_CFG\t\t\t\t42\n#define\tSLAVE_A2NOC_CFG\t\t\t\t43\n#define\tSLAVE_DDRSS_CFG\t\t\t\t44\n#define\tSLAVE_CNOC_MNOC_CFG\t\t\t45\n#define\tSLAVE_PCIE_ANOC_CFG\t\t\t46\n#define\tSLAVE_SNOC_CFG\t\t\t\t47\n#define\tSLAVE_IMEM\t\t\t\t48\n#define\tSLAVE_PIMEM\t\t\t\t49\n#define\tSLAVE_SERVICE_CNOC\t\t\t50\n#define\tSLAVE_PCIE_0\t\t\t\t51\n#define\tSLAVE_PCIE_1\t\t\t\t52\n#define\tSLAVE_QDSS_STM\t\t\t\t53\n#define\tSLAVE_TCU\t\t\t\t54\n\n#define MASTER_GPU_TCU\t\t\t\t0\n#define MASTER_SYS_TCU\t\t\t\t1\n#define MASTER_APPSS_PROC\t\t\t2\n#define MASTER_GFX3D\t\t\t\t3\n#define MASTER_MSS_PROC\t\t\t\t4\n#define MASTER_MNOC_HF_MEM_NOC\t\t\t5\n#define MASTER_MNOC_SF_MEM_NOC\t\t\t6\n#define MASTER_COMPUTE_NOC\t\t\t7\n#define MASTER_ANOC_PCIE_GEM_NOC\t\t8\n#define MASTER_SNOC_GC_MEM_NOC\t\t\t9\n#define MASTER_SNOC_SF_MEM_NOC\t\t\t10\n#define SLAVE_GEM_NOC_CNOC\t\t\t11\n#define SLAVE_LLCC\t\t\t\t12\n#define SLAVE_MEM_NOC_PCIE_SNOC\t\t\t13\n#define MASTER_MNOC_HF_MEM_NOC_DISP\t\t14\n#define MASTER_MNOC_SF_MEM_NOC_DISP\t\t15\n#define MASTER_ANOC_PCIE_GEM_NOC_DISP\t\t16\n#define SLAVE_LLCC_DISP\t\t\t\t17\n\n#define MASTER_CNOC_LPASS_AG_NOC\t\t0\n#define MASTER_LPASS_PROC\t\t\t1\n#define SLAVE_LPASS_CORE_CFG\t\t\t2\n#define SLAVE_LPASS_LPI_CFG\t\t\t3\n#define SLAVE_LPASS_MPU_CFG\t\t\t4\n#define SLAVE_LPASS_TOP_CFG\t\t\t5\n#define SLAVE_LPASS_SNOC\t\t\t6\n#define SLAVE_SERVICES_LPASS_AML_NOC\t\t7\n#define SLAVE_SERVICE_LPASS_AG_NOC\t\t8\n\n#define MASTER_LLCC\t\t\t\t0\n#define SLAVE_EBI1\t\t\t\t1\n#define MASTER_LLCC_DISP\t\t\t2\n#define SLAVE_EBI1_DISP\t\t\t\t3\n\n#define MASTER_CAMNOC_HF\t\t\t0\n#define MASTER_CAMNOC_ICP\t\t\t1\n#define MASTER_CAMNOC_SF\t\t\t2\n#define MASTER_MDP\t\t\t\t3\n#define MASTER_CNOC_MNOC_CFG\t\t\t4\n#define MASTER_ROTATOR\t\t\t\t5\n#define MASTER_CDSP_HCP\t\t\t\t6\n#define MASTER_VIDEO\t\t\t\t7\n#define MASTER_VIDEO_CV_PROC\t\t\t8\n#define MASTER_VIDEO_PROC\t\t\t9\n#define MASTER_VIDEO_V_PROC\t\t\t10\n#define SLAVE_MNOC_HF_MEM_NOC\t\t\t11\n#define SLAVE_MNOC_SF_MEM_NOC\t\t\t12\n#define SLAVE_SERVICE_MNOC\t\t\t13\n#define MASTER_MDP_DISP\t\t\t\t14\n#define MASTER_ROTATOR_DISP\t\t\t15\n#define SLAVE_MNOC_HF_MEM_NOC_DISP\t\t16\n#define SLAVE_MNOC_SF_MEM_NOC_DISP\t\t17\n\n#define MASTER_CDSP_NOC_CFG\t\t\t0\n#define MASTER_CDSP_PROC\t\t\t1\n#define SLAVE_CDSP_MEM_NOC\t\t\t2\n#define SLAVE_SERVICE_NSP_NOC\t\t\t3\n\n#define MASTER_PCIE_ANOC_CFG\t\t\t0\n#define MASTER_PCIE_0\t\t\t\t1\n#define MASTER_PCIE_1\t\t\t\t2\n#define SLAVE_ANOC_PCIE_GEM_NOC\t\t\t3\n#define SLAVE_SERVICE_PCIE_ANOC\t\t\t4\n\n#define MASTER_GIC_AHB\t\t\t\t0\n#define MASTER_A1NOC_SNOC\t\t\t1\n#define MASTER_A2NOC_SNOC\t\t\t2\n#define MASTER_LPASS_ANOC\t\t\t3\n#define MASTER_SNOC_CFG\t\t\t\t4\n#define MASTER_PIMEM\t\t\t\t5\n#define MASTER_GIC\t\t\t\t6\n#define SLAVE_SNOC_GEM_NOC_GC\t\t\t7\n#define SLAVE_SNOC_GEM_NOC_SF\t\t\t8\n#define SLAVE_SERVICE_SNOC\t\t\t9\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}