xmverilog(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.03-s003: Started on Jan 02, 2026 at 04:05:57 CST
ncverilog
	tb.sv
	JAM.v
	+define+P1
	+access+rwc
	-l
	nc.log
xmverilog: *W,NCEXDEP: Executable (ncverilog) is deprecated. Use (xmverilog) instead.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.JAM:v <0x7c5c938c>
			streams: 198, words: 91337
		worklib.testfixture:sv <0x1097899c>
			streams:  14, words: 28106
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               43      43
		Scalar wires:             3       -
		Vectored wires:           7       -
		Always blocks:           17      17
		Initial blocks:           7       7
		Cont. assignments:        2       2
		Pseudo assignments:       3       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_xcelium171.so
xcelium> source /usr/cad/cadence/ncverilog/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> run
FSDB Dumper for Xcelium, Release Verdi_Q-2020.03, Linux x86_64/64bit, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the supported FSDB Writer.     *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'JAM.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
*******************************
** Simulation Start          **
*******************************
PATTERN:   1
-------------- Cost Table --------------
Jobs       0   1   2   3   4   5   6   7
worker0:  11  25  53  41  59  32  25  59
worker1:   4  11  25  11  59  31  53  11
worker2:  11  59  15  11  15  15  53  53
worker3:   4  59  32  34  53  41  34  59
worker4:  15  32  41  34   4  59  34  32
worker5:  41  59  59   4   4  41  34  34
worker6:  53  31  25  41  59  32  31  53
worker7:  11  31  25  11  34  34  53  32
----------------------------------------------------------------------
Get Valid at cycle:    582080
receive MinCost/MatchCount=  119/ 3 , golden MinCost/MatchCount= 119/ 3
----------------------------------------------------------------------
*************************
**  FUNCTION  CORRECT  **
*************************

Simulation complete via $finish(1) at time 5820795 NS + 0
./tb.sv:180                 $finish;
xcelium> exit
TOOL:	xmverilog	22.03-s003: Exiting on Jan 02, 2026 at 04:06:01 CST  (total: 00:00:04)
