vendor_name = ModelSim
source_file = 1, D:/Altera/Courses/test/test.bdf
source_file = 1, D:/Altera/Courses/test/db/test.cbx.xml
design_name = test
instance = comp, \dout[7]~output , dout[7]~output, test, 1
instance = comp, \dout[6]~output , dout[6]~output, test, 1
instance = comp, \dout[5]~output , dout[5]~output, test, 1
instance = comp, \dout[4]~output , dout[4]~output, test, 1
instance = comp, \dout[3]~output , dout[3]~output, test, 1
instance = comp, \dout[2]~output , dout[2]~output, test, 1
instance = comp, \dout[1]~output , dout[1]~output, test, 1
instance = comp, \dout[0]~output , dout[0]~output, test, 1
instance = comp, \clk~input , clk~input, test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, test, 1
instance = comp, \din[7]~input , din[7]~input, test, 1
instance = comp, \inv~input , inv~input, test, 1
instance = comp, \inst1[7] , inst1[7], test, 1
instance = comp, \inst[7] , inst[7], test, 1
instance = comp, \din[6]~input , din[6]~input, test, 1
instance = comp, \inst1[6] , inst1[6], test, 1
instance = comp, \inst[6] , inst[6], test, 1
instance = comp, \din[5]~input , din[5]~input, test, 1
instance = comp, \inst1[5] , inst1[5], test, 1
instance = comp, \inst[5] , inst[5], test, 1
instance = comp, \din[4]~input , din[4]~input, test, 1
instance = comp, \inst1[4] , inst1[4], test, 1
instance = comp, \inst[4] , inst[4], test, 1
instance = comp, \din[3]~input , din[3]~input, test, 1
instance = comp, \inst1[3] , inst1[3], test, 1
instance = comp, \inst[3] , inst[3], test, 1
instance = comp, \din[2]~input , din[2]~input, test, 1
instance = comp, \inst1[2] , inst1[2], test, 1
instance = comp, \inst[2] , inst[2], test, 1
instance = comp, \din[1]~input , din[1]~input, test, 1
instance = comp, \inst1[1] , inst1[1], test, 1
instance = comp, \inst[1] , inst[1], test, 1
instance = comp, \din[0]~input , din[0]~input, test, 1
instance = comp, \inst1[0] , inst1[0], test, 1
instance = comp, \inst[0] , inst[0], test, 1
