Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Jan 30 21:38:55 2026
| Host         : rt7-desktop1 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description      Violations  
--------  --------  ---------------  ----------  
SYNTH-10  Warning   Wide multiplier  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.248ns  (logic 11.805ns (44.975%)  route 14.443ns (55.025%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 IBUF=1 LUT2=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  out_alu_OBUF[31]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.012    out_alu_OBUF[31]_inst_i_6_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.335 f  out_alu_OBUF[31]_inst_i_4/O[1]
                         net (fo=1, routed)           1.116    15.452    out_alu_OBUF[31]_inst_i_4_n_6
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.306    15.758 f  out_alu_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.057    16.815    out_alu_OBUF[29]_inst_i_4_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124    16.939 f  out_alu_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.859    17.798    out_alu_OBUF[29]_inst_i_2_n_0
    SLICE_X0Y80          LUT4 (Prop_lut4_I0_O)        0.124    17.922 r  zero_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000    17.922    zero_OBUF_inst_i_18_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.472 r  zero_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.472    zero_OBUF_inst_i_10_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.586 r  zero_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.586    zero_OBUF_inst_i_5_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.700 r  zero_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.700    zero_OBUF_inst_i_2_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.857 r  zero_OBUF_inst_i_1/CO[1]
                         net (fo=1, routed)           4.526    23.383    zero_OBUF
    C10                  OBUF (Prop_obuf_I_O)         2.865    26.248 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000    26.248    zero
    C10                                                               r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.467ns  (logic 10.883ns (46.375%)  route 12.584ns (53.625%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  out_alu_OBUF[31]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.012    out_alu_OBUF[31]_inst_i_6_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.335 r  out_alu_OBUF[31]_inst_i_4/O[1]
                         net (fo=1, routed)           1.116    15.452    out_alu_OBUF[31]_inst_i_4_n_6
    SLICE_X10Y79         LUT5 (Prop_lut5_I0_O)        0.306    15.758 r  out_alu_OBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.057    16.815    out_alu_OBUF[29]_inst_i_4_n_0
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124    16.939 r  out_alu_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           1.401    18.339    out_alu_OBUF[29]_inst_i_2_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.152    18.491 r  out_alu_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.126    20.618    out_alu_OBUF[29]
    U18                  OBUF (Prop_obuf_I_O)         2.850    23.467 r  out_alu_OBUF[29]_inst/O
                         net (fo=0)                   0.000    23.467    out_alu[29]
    U18                                                               r  out_alu[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            negative
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.141ns  (logic 11.360ns (49.091%)  route 11.781ns (50.909%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  out_alu_OBUF[31]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.012    out_alu_OBUF[31]_inst_i_6_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  out_alu_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    out_alu_OBUF[31]_inst_i_4_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  out_alu_OBUF[35]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.246    out_alu_OBUF[35]_inst_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  out_alu_OBUF[39]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.363    out_alu_OBUF[39]_inst_i_4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  out_alu_OBUF[43]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.480    out_alu_OBUF[43]_inst_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  out_alu_OBUF[47]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.597    out_alu_OBUF[47]_inst_i_4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.714 r  out_alu_OBUF[51]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.714    out_alu_OBUF[51]_inst_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.831 r  out_alu_OBUF[55]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.831    out_alu_OBUF[55]_inst_i_4_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.948 r  out_alu_OBUF[63]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.948    out_alu_OBUF[63]_inst_i_4_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.263 r  out_alu_OBUF[63]_inst_i_2/O[3]
                         net (fo=2, routed)           1.237    16.501    out_alu_OBUF[63]_inst_i_2_n_4
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.307    16.808 r  out_alu_OBUF[63]_inst_i_1/O
                         net (fo=2, routed)           3.659    20.467    negative_OBUF
    A9                   OBUF (Prop_obuf_I_O)         2.674    23.141 r  negative_OBUF_inst/O
                         net (fo=0)                   0.000    23.141    negative
    A9                                                                r  negative (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.886ns  (logic 10.776ns (47.086%)  route 12.110ns (52.914%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.210 r  out_alu_OBUF[31]_inst_i_6/O[3]
                         net (fo=1, routed)           0.959    15.170    out_alu_OBUF[31]_inst_i_6_n_4
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.333    15.503 r  out_alu_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.571    16.074    out_alu_OBUF[27]_inst_i_4_n_0
    SLICE_X4Y81          LUT5 (Prop_lut5_I1_O)        0.348    16.422 r  out_alu_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           1.589    18.011    out_alu_OBUF[27]_inst_i_2_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124    18.135 r  out_alu_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.106    20.241    out_alu_OBUF[27]
    V17                  OBUF (Prop_obuf_I_O)         2.645    22.886 r  out_alu_OBUF[27]_inst/O
                         net (fo=0)                   0.000    22.886    out_alu[27]
    V17                                                               r  out_alu[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.858ns  (logic 10.444ns (45.693%)  route 12.414ns (54.308%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.114 r  out_alu_OBUF[31]_inst_i_6/O[0]
                         net (fo=1, routed)           1.090    15.204    out_alu_OBUF[31]_inst_i_6_n_7
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.295    15.499 r  out_alu_OBUF[24]_inst_i_4/O
                         net (fo=1, routed)           0.830    16.330    out_alu_OBUF[24]_inst_i_4_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    16.454 r  out_alu_OBUF[24]_inst_i_2/O
                         net (fo=2, routed)           1.170    17.624    out_alu_OBUF[24]_inst_i_2_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124    17.748 r  out_alu_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.439    20.187    out_alu_OBUF[24]
    U12                  OBUF (Prop_obuf_I_O)         2.671    22.858 r  out_alu_OBUF[24]_inst/O
                         net (fo=0)                   0.000    22.858    out_alu[24]
    U12                                                               r  out_alu[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.803ns  (logic 10.546ns (46.249%)  route 12.257ns (53.751%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.218 r  out_alu_OBUF[31]_inst_i_6/O[1]
                         net (fo=1, routed)           1.246    15.464    out_alu_OBUF[31]_inst_i_6_n_6
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.306    15.770 r  out_alu_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.665    16.435    out_alu_OBUF[25]_inst_i_4_n_0
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.124    16.559 r  out_alu_OBUF[25]_inst_i_2/O
                         net (fo=2, routed)           1.366    17.925    out_alu_OBUF[25]_inst_i_2_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124    18.049 r  out_alu_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.095    20.145    out_alu_OBUF[25]
    U11                  OBUF (Prop_obuf_I_O)         2.658    22.803 r  out_alu_OBUF[25]_inst/O
                         net (fo=0)                   0.000    22.803    out_alu[25]
    U11                                                               r  out_alu[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.449ns  (logic 10.683ns (47.587%)  route 11.766ns (52.413%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.134 r  out_alu_OBUF[31]_inst_i_6/O[2]
                         net (fo=1, routed)           0.715    14.849    out_alu_OBUF[31]_inst_i_6_n_5
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.301    15.150 r  out_alu_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           0.643    15.793    out_alu_OBUF[26]_inst_i_4_n_0
    SLICE_X5Y81          LUT5 (Prop_lut5_I1_O)        0.124    15.917 r  out_alu_OBUF[26]_inst_i_2/O
                         net (fo=2, routed)           1.406    17.323    out_alu_OBUF[26]_inst_i_2_n_0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.152    17.475 r  out_alu_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.118    19.593    out_alu_OBUF[26]
    T11                  OBUF (Prop_obuf_I_O)         2.856    22.449 r  out_alu_OBUF[26]_inst/O
                         net (fo=0)                   0.000    22.449    out_alu[26]
    T11                                                               r  out_alu[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.442ns  (logic 10.573ns (47.115%)  route 11.869ns (52.885%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 IBUF=1 LUT2=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.005 r  out_alu_OBUF[23]_inst_i_9/O[3]
                         net (fo=1, routed)           0.300    14.305    out_alu_OBUF[23]_inst_i_9_n_4
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.307    14.612 r  out_alu_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           1.223    15.836    out_alu_OBUF[23]_inst_i_4_n_0
    SLICE_X7Y82          LUT5 (Prop_lut5_I1_O)        0.124    15.960 r  out_alu_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           1.156    17.116    out_alu_OBUF[23]_inst_i_2_n_0
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.150    17.266 r  out_alu_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.305    19.571    out_alu_OBUF[23]
    V12                  OBUF (Prop_obuf_I_O)         2.871    22.442 r  out_alu_OBUF[23]_inst/O
                         net (fo=0)                   0.000    22.442    out_alu[23]
    V12                                                               r  out_alu[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.383ns  (logic 11.556ns (51.630%)  route 10.826ns (48.370%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  out_alu_OBUF[31]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.012    out_alu_OBUF[31]_inst_i_6_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  out_alu_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    out_alu_OBUF[31]_inst_i_4_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  out_alu_OBUF[35]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.246    out_alu_OBUF[35]_inst_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  out_alu_OBUF[39]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.363    out_alu_OBUF[39]_inst_i_4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  out_alu_OBUF[43]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.480    out_alu_OBUF[43]_inst_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  out_alu_OBUF[47]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.597    out_alu_OBUF[47]_inst_i_4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.714 r  out_alu_OBUF[51]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.714    out_alu_OBUF[51]_inst_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.831 r  out_alu_OBUF[55]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.831    out_alu_OBUF[55]_inst_i_4_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.146 r  out_alu_OBUF[63]_inst_i_4/O[3]
                         net (fo=1, routed)           1.419    16.566    out_alu_OBUF[63]_inst_i_4_n_4
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.307    16.873 r  out_alu_OBUF[59]_inst_i_2/O
                         net (fo=2, routed)           0.802    17.674    out_alu_OBUF[59]_inst_i_2_n_0
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.150    17.824 r  out_alu_OBUF[59]_inst_i_1/O
                         net (fo=1, routed)           1.721    19.546    out_alu_OBUF[59]
    M14                  OBUF (Prop_obuf_I_O)         2.837    22.383 r  out_alu_OBUF[59]_inst/O
                         net (fo=0)                   0.000    22.383    out_alu[59]
    M14                                                               r  out_alu[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src_b[3]
                            (input port)
  Destination:            out_alu[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.208ns  (logic 11.682ns (52.603%)  route 10.526ns (47.397%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  src_b[3] (IN)
                         net (fo=0)                   0.000     0.000    src_b[3]
    T6                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  src_b_IBUF[3]_inst/O
                         net (fo=102, routed)         5.436     6.421    src_b_IBUF[3]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.272 r  result0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.274    result0__1_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.792 r  result0__2/P[4]
                         net (fo=2, routed)           1.446    13.238    result0__2_n_101
    SLICE_X12Y79         LUT2 (Prop_lut2_I0_O)        0.124    13.362 r  out_alu_OBUF[23]_inst_i_16/O
                         net (fo=1, routed)           0.000    13.362    out_alu_OBUF[23]_inst_i_16_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.895 r  out_alu_OBUF[23]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.895    out_alu_OBUF[23]_inst_i_9_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.012 r  out_alu_OBUF[31]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.012    out_alu_OBUF[31]_inst_i_6_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.129 r  out_alu_OBUF[31]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.129    out_alu_OBUF[31]_inst_i_4_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.246 r  out_alu_OBUF[35]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.246    out_alu_OBUF[35]_inst_i_4_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.363 r  out_alu_OBUF[39]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.363    out_alu_OBUF[39]_inst_i_4_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.480 r  out_alu_OBUF[43]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.480    out_alu_OBUF[43]_inst_i_4_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.597 r  out_alu_OBUF[47]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.597    out_alu_OBUF[47]_inst_i_4_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.714 r  out_alu_OBUF[51]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.714    out_alu_OBUF[51]_inst_i_4_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.831 r  out_alu_OBUF[55]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.831    out_alu_OBUF[55]_inst_i_4_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.948 r  out_alu_OBUF[63]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.948    out_alu_OBUF[63]_inst_i_4_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.271 r  out_alu_OBUF[63]_inst_i_2/O[1]
                         net (fo=1, routed)           0.907    16.179    out_alu_OBUF[63]_inst_i_2_n_6
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.306    16.485 r  out_alu_OBUF[61]_inst_i_2/O
                         net (fo=2, routed)           1.016    17.501    out_alu_OBUF[61]_inst_i_2_n_0
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.150    17.651 r  out_alu_OBUF[61]_inst_i_1/O
                         net (fo=1, routed)           1.718    19.369    out_alu_OBUF[61]
    K18                  OBUF (Prop_obuf_I_O)         2.839    22.208 r  out_alu_OBUF[61]_inst/O
                         net (fo=0)                   0.000    22.208    out_alu[61]
    K18                                                               r  out_alu[61] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_control[2]
                            (input port)
  Destination:            out_alu[63]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.422ns (47.644%)  route 1.563ns (52.356%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  alu_control[2] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[2]
    A15                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  alu_control_IBUF[2]_inst/O
                         net (fo=220, routed)         1.065     1.291    alu_control_IBUF[2]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.336 r  out_alu_OBUF[63]_inst_i_1/O
                         net (fo=2, routed)           0.497     1.834    negative_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.151     2.985 r  out_alu_OBUF[63]_inst/O
                         net (fo=0)                   0.000     2.985    out_alu[63]
    R11                                                               r  out_alu[63] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.398ns (44.595%)  route 1.737ns (55.405%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          0.879     1.085    alu_control_IBUF[3]
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.045     1.130 r  out_alu_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.858     1.988    out_alu_OBUF[12]
    D14                  OBUF (Prop_obuf_I_O)         1.147     3.136 r  out_alu_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.136    out_alu[12]
    D14                                                               r  out_alu[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[1]
                            (input port)
  Destination:            out_alu[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.185ns  (logic 1.467ns (46.041%)  route 1.719ns (53.959%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  alu_control[1] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  alu_control_IBUF[1]_inst/O
                         net (fo=220, routed)         1.250     1.476    alu_control_IBUF[1]
    SLICE_X3Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.521 r  out_alu_OBUF[51]_inst_i_2/O
                         net (fo=2, routed)           0.151     1.672    out_alu_OBUF[51]_inst_i_2_n_0
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.717 r  out_alu_OBUF[51]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.036    out_alu_OBUF[51]
    M13                  OBUF (Prop_obuf_I_O)         1.150     3.185 r  out_alu_OBUF[51]_inst/O
                         net (fo=0)                   0.000     3.185    out_alu[51]
    M13                                                               r  out_alu[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.398ns (43.742%)  route 1.798ns (56.258%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          1.480     1.685    alu_control_IBUF[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.730 r  out_alu_OBUF[56]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.049    out_alu_OBUF[56]
    L18                  OBUF (Prop_obuf_I_O)         1.147     3.196 r  out_alu_OBUF[56]_inst/O
                         net (fo=0)                   0.000     3.196    out_alu[56]
    L18                                                               r  out_alu[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.197ns  (logic 1.397ns (43.698%)  route 1.800ns (56.302%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          1.408     1.614    alu_control_IBUF[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.659 r  out_alu_OBUF[58]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.051    out_alu_OBUF[58]
    L15                  OBUF (Prop_obuf_I_O)         1.146     3.197 r  out_alu_OBUF[58]_inst/O
                         net (fo=0)                   0.000     3.197    out_alu[58]
    L15                                                               r  out_alu[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.399ns (43.606%)  route 1.809ns (56.394%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          1.458     1.663    alu_control_IBUF[3]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     1.708 r  out_alu_OBUF[60]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.060    out_alu_OBUF[60]
    L14                  OBUF (Prop_obuf_I_O)         1.148     3.207 r  out_alu_OBUF[60]_inst/O
                         net (fo=0)                   0.000     3.207    out_alu[60]
    L14                                                               r  out_alu[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[1]
                            (input port)
  Destination:            out_alu[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.479ns (45.908%)  route 1.742ns (54.092%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  alu_control[1] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  alu_control_IBUF[1]_inst/O
                         net (fo=220, routed)         1.257     1.483    alu_control_IBUF[1]
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.528 r  out_alu_OBUF[49]_inst_i_2/O
                         net (fo=2, routed)           0.204     1.732    out_alu_OBUF[49]_inst_i_2_n_0
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.777 r  out_alu_OBUF[49]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.059    out_alu_OBUF[49]
    T18                  OBUF (Prop_obuf_I_O)         1.162     3.221 r  out_alu_OBUF[49]_inst/O
                         net (fo=0)                   0.000     3.221    out_alu[49]
    T18                                                               r  out_alu[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.468ns (45.328%)  route 1.771ns (54.672%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          1.408     1.614    alu_control_IBUF[3]
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.049     1.663 r  out_alu_OBUF[59]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.025    out_alu_OBUF[59]
    M14                  OBUF (Prop_obuf_I_O)         1.213     3.238 r  out_alu_OBUF[59]_inst/O
                         net (fo=0)                   0.000     3.238    out_alu[59]
    M14                                                               r  out_alu[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.275ns  (logic 1.418ns (43.304%)  route 1.857ns (56.696%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          0.998     1.204    alu_control_IBUF[3]
    SLICE_X0Y103         LUT2 (Prop_lut2_I1_O)        0.045     1.249 r  out_alu_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.858     2.108    out_alu_OBUF[10]
    B13                  OBUF (Prop_obuf_I_O)         1.167     3.275 r  out_alu_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.275    out_alu[10]
    B13                                                               r  out_alu[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_control[3]
                            (input port)
  Destination:            out_alu[61]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.285ns  (logic 1.465ns (44.611%)  route 1.820ns (55.389%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  alu_control[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_control[3]
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  alu_control_IBUF[3]_inst/O
                         net (fo=90, routed)          1.458     1.663    alu_control_IBUF[3]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.044     1.707 r  out_alu_OBUF[61]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.069    out_alu_OBUF[61]
    K18                  OBUF (Prop_obuf_I_O)         1.216     3.285 r  out_alu_OBUF[61]_inst/O
                         net (fo=0)                   0.000     3.285    out_alu[61]
    K18                                                               r  out_alu[61] (OUT)
  -------------------------------------------------------------------    -------------------





