# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_func_synth.v" \
"../../../../../RISCV_CPU.srcs/real_testbench/imports/sim/testbench.v" \

# Do not sort compile order
nosort
