Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: spartan3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "spartan3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "spartan3"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : spartan3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "magic_memory.v" in library work
Compiling verilog file "hw_uart.v" in library work
Module <magic_memory> compiled
Module <Rs232Tx> compiled
Module <Rs232Rx> compiled
Compiling verilog file "hw_led.v" in library work
Module <UartDemux> compiled
Compiling verilog file "clock_dcm.v" in library work
Module <LedDriver> compiled
Compiling verilog file "../CPU/cpu.v" in library work
Compiling verilog include file "MicroCode.v"
Module <clock_dcm> compiled
Module <MicroCodeTableInner> compiled
Module <MicroCodeTable> compiled
Module <MyAddSub> compiled
Module <NewAlu> compiled
Module <AddressGenerator> compiled
Module <ProgramCounter> compiled
Compiling verilog file "spartan3.v" in library work
Module <CPU> compiled
Module <MemoryController> compiled
Module <GameLoader> compiled
Module <spartan3> compiled
No errors in compilation
Analysis of file <"spartan3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <spartan3> in library <work>.

Analyzing hierarchy for module <clock_dcm> in library <work>.

Analyzing hierarchy for module <UartDemux> in library <work>.

Analyzing hierarchy for module <LedDriver> in library <work>.

Analyzing hierarchy for module <GameLoader> in library <work>.

Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <magic_memory> in library <work>.

Analyzing hierarchy for module <Rs232Rx> in library <work>.

Analyzing hierarchy for module <AddressGenerator> in library <work>.

Analyzing hierarchy for module <MicroCodeTable> in library <work>.

Analyzing hierarchy for module <NewAlu> in library <work>.

Analyzing hierarchy for module <ProgramCounter> in library <work>.

Analyzing hierarchy for module <MicroCodeTableInner> in library <work>.

Analyzing hierarchy for module <MyAddSub> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <spartan3>.
Module <spartan3> is correct for synthesis.
 
Analyzing module <clock_dcm> in library <work>.
Module <clock_dcm> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clock_dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clock_dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clock_dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clock_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  7" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <clock_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <clock_dcm>.
Analyzing module <UartDemux> in library <work>.
Module <UartDemux> is correct for synthesis.
 
Analyzing module <Rs232Rx> in library <work>.
Module <Rs232Rx> is correct for synthesis.
 
Analyzing module <LedDriver> in library <work>.
Module <LedDriver> is correct for synthesis.
 
Analyzing module <GameLoader> in library <work>.
Module <GameLoader> is correct for synthesis.
 
Analyzing module <CPU> in library <work>.
Module <CPU> is correct for synthesis.
 
Analyzing module <AddressGenerator> in library <work>.
Module <AddressGenerator> is correct for synthesis.
 
Analyzing module <MicroCodeTable> in library <work>.
Module <MicroCodeTable> is correct for synthesis.
 
Analyzing module <MicroCodeTableInner> in library <work>.
Module <MicroCodeTableInner> is correct for synthesis.
 
Analyzing module <NewAlu> in library <work>.
Module <NewAlu> is correct for synthesis.
 
Analyzing module <MyAddSub> in library <work>.
Module <MyAddSub> is correct for synthesis.
 
Analyzing module <ProgramCounter> in library <work>.
Module <ProgramCounter> is correct for synthesis.
 
Analyzing module <magic_memory> in library <work>.
INFO:Xst:2546 - "magic_memory.v" line 48: reading initialization file "../../fpganes/memory_files/loop.lst".
WARNING:Xst:905 - "magic_memory.v" line 56: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem>
Module <magic_memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <P<5>> in unit <CPU> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <P<4>> in unit <CPU> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <LedDriver>.
    Related source file is "hw_led.v".
WARNING:Xst:646 - Signal <digit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <SSEG_CA$mux0000> created at line 30.
    Found 8-bit register for signal <SSEG_CA>.
    Found 8-bit register for signal <SSEG_AN>.
    Found 8-bit 8-to-1 multiplexer for signal <SSEG_AN$mux0000> created at line 20.
    Found 3-bit up counter for signal <state>.
    Found 17-bit up counter for signal <timer>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <LedDriver> synthesized.


Synthesizing Unit <GameLoader>.
    Related source file is "spartan3.v".
WARNING:Xst:1780 - Signal <prgsize> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ines<6><1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ines<7><3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ines<8:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 22-bit register for signal <mem_addr>.
    Found 22-bit register for signal <bytes_left>.
    Found 22-bit subtractor for signal <bytes_left$addsub0000> created at line 162.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0000> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0001> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0002> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0003> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0004> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0005> created at line 132.
    Found 8-bit comparator lessequal for signal <chr_size$cmp_le0006> created at line 132.
    Found 4-bit up counter for signal <ctr>.
    Found 128-bit register for signal <ines>.
    Found 22-bit adder for signal <mem_addr$addsub0000> created at line 163.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0000> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0001> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0002> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0003> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0004> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0005> created at line 124.
    Found 8-bit comparator lessequal for signal <prg_size$cmp_le0006> created at line 124.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 173 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <GameLoader> synthesized.


Synthesizing Unit <magic_memory>.
    Related source file is "magic_memory.v".
WARNING:Xst:647 - Input <wmask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 65536x8-bit dual-port RAM <Mram_mem> for signal <mem>.
WARNING:Xst:737 - Found 8-bit latch for signal <led_val>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
Unit <magic_memory> synthesized.


Synthesizing Unit <Rs232Rx>.
    Related source file is "hw_uart.v".
    Found 1-bit register for signal <data_valid>.
    Found 9-bit register for signal <recvbuf>.
    Found 1-bit register for signal <recving>.
    Found 6-bit down counter for signal <timeout>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <Rs232Rx> synthesized.


Synthesizing Unit <AddressGenerator>.
    Related source file is "../CPU/cpu.v".
    Found 8-bit register for signal <AH>.
    Found 8-bit 4-to-1 multiplexer for signal <AH$mux0000> created at line 140.
    Found 8-bit register for signal <AL>.
    Found 8-bit 4-to-1 multiplexer for signal <AL$mux0000> created at line 133.
    Found 1-bit register for signal <SavedCarry>.
    Found 8-bit adder for signal <TmpAdd>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <AddressGenerator> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "../CPU/cpu.v".
    Found 16-bit register for signal <PC>.
    Found 1-bit xor2 for signal <JumpNoOverflow$xor0000> created at line 156.
    Found 16-bit adder for signal <NewPC$addsub0000>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <MicroCodeTableInner>.
    Related source file is "MicroCode.v".
WARNING:Xst:1781 - Signal <L> is used but never assigned. Tied to default value.
    Found 2048x9-bit ROM for signal <$varindex0000> created at line 2056.
    Found 9-bit register for signal <M>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
Unit <MicroCodeTableInner> synthesized.


Synthesizing Unit <clock_dcm>.
    Related source file is "clock_dcm.v".
Unit <clock_dcm> synthesized.


Synthesizing Unit <UartDemux>.
    Related source file is "hw_uart.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | insend                    (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <addr>.
    Found 1-bit register for signal <checksum_error>.
    Found 1-bit register for signal <write>.
    Found 8-bit register for signal <data>.
    Found 8-bit up accumulator for signal <cksum>.
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count$addsub0000>.
    Found 8-bit adder for signal <new_cksum>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UartDemux> synthesized.


Synthesizing Unit <MicroCodeTable>.
    Related source file is "MicroCode.v".
WARNING:Xst:1781 - Signal <B> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <A> is used but never assigned. Tied to default value.
    Found 32x15-bit ROM for signal <$COND_10>.
    Found 256x19-bit ROM for signal <$varindex0000> created at line 2360.
    Found 19-bit register for signal <AluFlags>.
    Summary:
	inferred   2 ROM(s).
	inferred  19 D-type flip-flop(s).
Unit <MicroCodeTable> synthesized.


Synthesizing Unit <MyAddSub>.
    Related source file is "../CPU/cpu.v".
    Found 8-bit xor3 for signal <I>.
    Summary:
	inferred   8 Xor(s).
Unit <MyAddSub> synthesized.


Synthesizing Unit <NewAlu>.
    Related source file is "../CPU/cpu.v".
    Found 1-bit 8-to-1 multiplexer for signal <CO>.
    Found 8-bit 4-to-1 multiplexer for signal <IntR>.
    Found 8-bit xor2 for signal <CO$xor0000> created at line 88.
    Found 8-bit adder for signal <IntR$addsub0000> created at line 77.
    Found 8-bit 4-to-1 multiplexer for signal <L>.
    Found 8-bit 4-to-1 multiplexer for signal <R>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 Multiplexer(s).
Unit <NewAlu> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "../CPU/cpu.v".
WARNING:Xst:646 - Signal <P<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 4-to-1 multiplexer for signal <dout>.
    Found 16-bit 4-to-1 multiplexer for signal <aout>.
    Found 8-bit register for signal <A>.
    Found 1-bit register for signal <GotInterrupt>.
    Found 8-bit register for signal <IR>.
    Found 1-bit register for signal <IsNMIInterrupt>.
    Found 1-bit register for signal <IsResetInterrupt>.
    Found 1-bit register for signal <JumpTaken>.
    Found 1-bit 8-to-1 multiplexer for signal <JumpTaken$mux0000> created at line 337.
    Found 1-bit register for signal <LastNMI>.
    Found 3-bit 4-to-1 multiplexer for signal <NextState>.
    Found 3-bit adder for signal <NextState$addsub0000> created at line 215.
    Found 2-bit register for signal <P<7:6>>.
    Found 4-bit register for signal <P<3:0>>.
    Found 8-bit register for signal <SP>.
    Found 8-bit adder for signal <SP$addsub0000> created at line 310.
    Found 3-bit register for signal <State>.
    Found 8-bit register for signal <T>.
    Found 8-bit register for signal <X>.
    Found 8-bit register for signal <Y>.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  28 Multiplexer(s).
Unit <CPU> synthesized.


Synthesizing Unit <spartan3>.
    Related source file is "spartan3.v".
WARNING:Xst:1306 - Output <MemClk> is never assigned.
WARNING:Xst:647 - Input <BTN<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <RamUB> is never assigned.
WARNING:Xst:1306 - Output <RamCRE> is never assigned.
WARNING:Xst:1306 - Output <MemOE> is never assigned.
WARNING:Xst:647 - Input <MemWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <MemAdr> is never assigned.
WARNING:Xst:1306 - Output <MemWR> is never assigned.
WARNING:Xst:1306 - Output <MemAdv> is never assigned.
WARNING:Xst:1306 - Output <RamCS> is never assigned.
WARNING:Xst:1306 - Output <RamLB> is never assigned.
WARNING:Xst:1780 - Signal <vram_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <vram_a10> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uart_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <scanline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sample> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prg_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prg_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prg_linaddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prg_dout_mapper> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prg_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <prg_allow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prg_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pause_cpu> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <odd_or_even> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <nmi> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <memory_write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memory_read_ppu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory_read_cpu> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <memory_dout> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <memory_din_ppu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory_din_cpu> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <mapper_irq> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <mapper_flags> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loader_write_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loader_fail> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loader_conf<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <loader_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <led_value> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <led_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <led_enable> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <joypad_strobe> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <joypad_clock> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <joypad_bits2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <joypad_bits<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ibufg_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <has_chr_from_ppu_mapper> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fx_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbgctr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbgadr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cycle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clock_locked> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chr_linaddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chr_from_ppu_mapper> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <chr_allow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cart_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit up counter for signal <cpu_cycle_counter>.
    Found 8-bit register for signal <joypad_bits>.
    Found 8-bit register for signal <joypad_bits2>.
    Found 2-bit register for signal <last_joypad_clock>.
    Found 8-bit register for signal <loader_btn>.
    Found 8-bit register for signal <loader_btn_2>.
    Found 8-bit register for signal <loader_conf>.
    Found 1-bit register for signal <mapper_irq_delayed>.
    Found 2-bit up counter for signal <nes_ce>.
    Found 1-bit register for signal <nmi_active>.
    Found 1-bit register for signal <ramfail>.
    Summary:
	inferred   2 Counter(s).
	inferred  45 D-type flip-flop(s).
Unit <spartan3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x8-bit dual-port RAM                             : 1
# ROMs                                                 : 4
 16x8-bit ROM                                          : 1
 2048x9-bit ROM                                        : 1
 256x19-bit ROM                                        : 1
 32x15-bit ROM                                         : 1
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 1
 22-bit adder                                          : 1
 22-bit subtractor                                     : 1
 3-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit down counter                                    : 1
# Accumulators                                         : 1
 8-bit up loadable accumulator                         : 1
# Registers                                            : 53
 1-bit register                                        : 19
 16-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 1
 22-bit register                                       : 2
 3-bit register                                        : 1
 8-bit register                                        : 26
 9-bit register                                        : 2
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 14
 8-bit comparator lessequal                            : 14
# Multiplexers                                         : 14
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 7
 8-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1
 8-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_demux/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <loader/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <IsNMIInterrupt> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LastNMI> (without init value) has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <nmi_active> (without init value) has a constant value of 0 in block <spartan3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mapper_irq_delayed> (without init value) has a constant value of 0 in block <spartan3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ines_6_0> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <ines_6_1> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <ines_6_4> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <ines_6_5> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <ines_6_6> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <ines_6_7> of sequential type is unconnected in block <loader>.
WARNING:Xst:2677 - Node <loader_conf_1> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_2> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_3> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_4> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_5> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_6> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_7> of sequential type is unconnected in block <spartan3>.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into accumulator <SP>: 1 register on signal <SP>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <LedDriver>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_SSEG_CA_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <LedDriver> synthesized (advanced).

Synthesizing (advanced) Unit <MicroCodeTable>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <AluFlags>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 19-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce_0>          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <AluFlags>      |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 0000000000000000000                            |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MicroCodeTable> synthesized (advanced).

Synthesizing (advanced) Unit <MicroCodeTableInner>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <M>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ce_0>          | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <State>         |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <M>             |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 000000000                                      |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MicroCodeTableInner> synthesized (advanced).

Synthesizing (advanced) Unit <magic_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 8-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | low      |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <wdata>         |          |
    |     doA            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 65536-word x 8-bit                  |          |
    |     addrB          | connected to signal <address>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <magic_memory> synthesized (advanced).
WARNING:Xst:2677 - Node <ines_6_1> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_7_0> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_7_1> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_7_2> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <ines_7_3> of sequential type is unconnected in block <GameLoader>.
WARNING:Xst:2677 - Node <loader_conf_1> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_2> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_3> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_4> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_5> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_6> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader_conf_7> of sequential type is unconnected in block <spartan3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 3
 2048x9-bit single-port block RAM                      : 1
 256x19-bit single-port block RAM                      : 1
 65536x8-bit dual-port distributed RAM                 : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 32x15-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 1
 22-bit adder                                          : 1
 22-bit subtractor                                     : 1
 3-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 17-bit up counter                                     : 1
 2-bit up counter                                      : 2
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit down counter                                    : 1
# Accumulators                                         : 2
 8-bit up loadable accumulator                         : 2
# Registers                                            : 247
 Flip-Flops                                            : 247
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 14
 8-bit comparator lessequal                            : 14
# Multiplexers                                         : 21
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 2
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 6
 8-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1
 8-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <checksum_error> (without init value) has a constant value of 1 in block <UartDemux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <nmi_active> (without init value) has a constant value of 0 in block <spartan3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mapper_irq_delayed> (without init value) has a constant value of 0 in block <spartan3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LastNMI> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IsNMIInterrupt> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GotInterrupt> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <IsResetInterrupt> 
WARNING:Xst:1710 - FF/Latch <SSEG_CA_7> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SSEG_AN_0> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_1> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_2> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_3> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_4> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_5> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_6> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_AN_7> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_0> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_1> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_2> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_3> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_4> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_5> (without init value) has a constant value of 0 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SSEG_CA_6> (without init value) has a constant value of 1 in block <LedDriver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <timer_0> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_1> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_2> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_3> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_4> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_5> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_6> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_7> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_8> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_9> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_10> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_11> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_12> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_13> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_14> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_15> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <timer_16> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <state_0> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <state_1> of sequential type is unconnected in block <LedDriver>.
WARNING:Xst:2677 - Node <state_2> of sequential type is unconnected in block <LedDriver>.

Optimizing unit <spartan3> ...

Optimizing unit <GameLoader> ...

Optimizing unit <Rs232Rx> ...
WARNING:Xst:1293 - FF/Latch <timeout_5> has a constant value of 0 in block <Rs232Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timeout_4> has a constant value of 0 in block <Rs232Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timeout_5> has a constant value of 0 in block <Rs232Rx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <timeout_4> has a constant value of 0 in block <Rs232Rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AddressGenerator> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <MyAddSub> ...

Optimizing unit <UartDemux> ...

Optimizing unit <NewAlu> ...

Optimizing unit <CPU> ...
WARNING:Xst:2677 - Node <loader/ines_7_7> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_7_6> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_7_5> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_7_4> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_6_7> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_6_6> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_6_5> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_6_4> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/ines_6_0> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_21> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_20> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_19> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_18> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_17> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_16> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_15> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_14> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_13> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_12> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_11> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_10> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_9> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_8> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_7> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_6> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_5> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_4> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_3> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_2> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_1> of sequential type is unconnected in block <spartan3>.
WARNING:Xst:2677 - Node <loader/mem_addr_0> of sequential type is unconnected in block <spartan3>.
