<stg><name>crc24a_Pipeline_VITIS_LOOP_15_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %crc_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %crc_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %crc_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %crc_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %crc_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %crc_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %crc_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %crc_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="crc_V_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %d_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %d_V

]]></Node>
<StgValue><ssdm name="d_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln15 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %j_2 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc35.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:2 %trunc_ln779 = trunc i4 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln779"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:3 %zext_ln779 = zext i3 %trunc_ln779

]]></Node>
<StgValue><ssdm name="zext_ln779"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:4 %crc_V_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %d_V_read, i8 %zext_ln779

]]></Node>
<StgValue><ssdm name="crc_V_84"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:5 %switch_ln17 = switch i3 %trunc_ln779, void %arrayidx.0.0.0274.case.7, i3 0, void %for.inc.split.arrayidx.0.0.0274.exit_crit_edge2, i3 1, void %arrayidx.0.0.0274.case.1, i3 2, void %arrayidx.0.0.0274.case.2, i3 3, void %arrayidx.0.0.0274.case.3, i3 4, void %arrayidx.0.0.0274.case.4, i3 5, void %arrayidx.0.0.0274.case.5, i3 6, void %for.inc.split.arrayidx.0.0.0274.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split.arrayidx.0.0.0274.exit_crit_edge:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_6

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx.0.0.0274.exit_crit_edge:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.5:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_5

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.5:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.4:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.4:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.3:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.3:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.2:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.2:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.1:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.1:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split.arrayidx.0.0.0274.exit_crit_edge2:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.arrayidx.0.0.0274.exit_crit_edge2:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx.0.0.0274.case.7:0 %store_ln17 = store i1 %crc_V_84, i1 %crc_V_7

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="trunc_ln779" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.case.7:1 %br_ln17 = br void %arrayidx.0.0.0274.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.0.0.0274.exit:0 %store_ln15 = store i4 %j_2, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.0.0.0274.exit:1 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:0 %crc_V_load = load i1 %crc_V

]]></Node>
<StgValue><ssdm name="crc_V_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:1 %crc_V_1_load = load i1 %crc_V_1

]]></Node>
<StgValue><ssdm name="crc_V_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:2 %crc_V_2_load = load i1 %crc_V_2

]]></Node>
<StgValue><ssdm name="crc_V_2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:3 %crc_V_3_load = load i1 %crc_V_3

]]></Node>
<StgValue><ssdm name="crc_V_3_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:4 %crc_V_4_load = load i1 %crc_V_4

]]></Node>
<StgValue><ssdm name="crc_V_4_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:5 %crc_V_5_load = load i1 %crc_V_5

]]></Node>
<StgValue><ssdm name="crc_V_5_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:6 %crc_V_6_load = load i1 %crc_V_6

]]></Node>
<StgValue><ssdm name="crc_V_6_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:7 %crc_V_7_load = load i1 %crc_V_7

]]></Node>
<StgValue><ssdm name="crc_V_7_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_7_out, i1 %crc_V_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_6_out, i1 %crc_V_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_5_out, i1 %crc_V_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_4_out, i1 %crc_V_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_3_out, i1 %crc_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_2_out, i1 %crc_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_1_out, i1 %crc_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc35.preheader.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_out, i1 %crc_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0">
<![CDATA[
for.inc35.preheader.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="d_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="d_V"/></StgValue>
</port>
<port id="69" name="crc_V_7_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_7_out"/></StgValue>
</port>
<port id="70" name="crc_V_6_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_6_out"/></StgValue>
</port>
<port id="71" name="crc_V_5_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_5_out"/></StgValue>
</port>
<port id="72" name="crc_V_4_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_4_out"/></StgValue>
</port>
<port id="73" name="crc_V_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_3_out"/></StgValue>
</port>
<port id="74" name="crc_V_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_2_out"/></StgValue>
</port>
<port id="75" name="crc_V_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_1_out"/></StgValue>
</port>
<port id="76" name="crc_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="crc_V_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="j" fromId="77" toId="4">
</dataflow>
<dataflow id="79" from="StgValue_77" to="crc_V" fromId="77" toId="5">
</dataflow>
<dataflow id="80" from="StgValue_77" to="crc_V_1" fromId="77" toId="6">
</dataflow>
<dataflow id="81" from="StgValue_77" to="crc_V_2" fromId="77" toId="7">
</dataflow>
<dataflow id="82" from="StgValue_77" to="crc_V_3" fromId="77" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_77" to="crc_V_4" fromId="77" toId="9">
</dataflow>
<dataflow id="84" from="StgValue_77" to="crc_V_5" fromId="77" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_77" to="crc_V_6" fromId="77" toId="11">
</dataflow>
<dataflow id="86" from="StgValue_77" to="crc_V_7" fromId="77" toId="12">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i8" to="d_V_read" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="d_V" to="d_V_read" fromId="68" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="j" to="store_ln0" fromId="4" toId="14">
</dataflow>
<dataflow id="93" from="j" to="j_1" fromId="4" toId="16">
</dataflow>
<dataflow id="94" from="j_1" to="icmp_ln15" fromId="16" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln15" fromId="95" toId="17">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="18">
</dataflow>
<dataflow id="103" from="j_1" to="j_2" fromId="16" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_104" to="j_2" fromId="104" toId="19">
</dataflow>
<dataflow id="106" from="icmp_ln15" to="br_ln15" fromId="17" toId="20">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="107" toId="21">
</dataflow>
<dataflow id="109" from="StgValue_77" to="specpipeline_ln16" fromId="77" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specpipeline_ln16" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_110" to="specpipeline_ln16" fromId="110" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_110" to="specpipeline_ln16" fromId="110" toId="21">
</dataflow>
<dataflow id="115" from="empty_1" to="specpipeline_ln16" fromId="114" toId="21">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="116" toId="22">
</dataflow>
<dataflow id="119" from="empty_9" to="specloopname_ln9" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="j_1" to="trunc_ln779" fromId="16" toId="23">
</dataflow>
<dataflow id="121" from="trunc_ln779" to="zext_ln779" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitSelect.i1.i8.i8" to="crc_V_84" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="d_V_read" to="crc_V_84" fromId="13" toId="25">
</dataflow>
<dataflow id="125" from="zext_ln779" to="crc_V_84" fromId="24" toId="25">
</dataflow>
<dataflow id="126" from="trunc_ln779" to="switch_ln17" fromId="23" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_127" to="switch_ln17" fromId="127" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_129" to="switch_ln17" fromId="129" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln17" fromId="131" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln17" fromId="133" toId="26">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln17" fromId="135" toId="26">
</dataflow>
<dataflow id="138" from="StgValue_137" to="switch_ln17" fromId="137" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln17" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="crc_V_84" to="store_ln17" fromId="25" toId="27">
</dataflow>
<dataflow id="142" from="crc_V_6" to="store_ln17" fromId="11" toId="27">
</dataflow>
<dataflow id="143" from="crc_V_84" to="store_ln17" fromId="25" toId="29">
</dataflow>
<dataflow id="144" from="crc_V_5" to="store_ln17" fromId="10" toId="29">
</dataflow>
<dataflow id="145" from="crc_V_84" to="store_ln17" fromId="25" toId="31">
</dataflow>
<dataflow id="146" from="crc_V_4" to="store_ln17" fromId="9" toId="31">
</dataflow>
<dataflow id="147" from="crc_V_84" to="store_ln17" fromId="25" toId="33">
</dataflow>
<dataflow id="148" from="crc_V_3" to="store_ln17" fromId="8" toId="33">
</dataflow>
<dataflow id="149" from="crc_V_84" to="store_ln17" fromId="25" toId="35">
</dataflow>
<dataflow id="150" from="crc_V_2" to="store_ln17" fromId="7" toId="35">
</dataflow>
<dataflow id="151" from="crc_V_84" to="store_ln17" fromId="25" toId="37">
</dataflow>
<dataflow id="152" from="crc_V_1" to="store_ln17" fromId="6" toId="37">
</dataflow>
<dataflow id="153" from="crc_V_84" to="store_ln17" fromId="25" toId="39">
</dataflow>
<dataflow id="154" from="crc_V" to="store_ln17" fromId="5" toId="39">
</dataflow>
<dataflow id="155" from="crc_V_84" to="store_ln17" fromId="25" toId="41">
</dataflow>
<dataflow id="156" from="crc_V_7" to="store_ln17" fromId="12" toId="41">
</dataflow>
<dataflow id="157" from="j_2" to="store_ln15" fromId="19" toId="43">
</dataflow>
<dataflow id="158" from="j" to="store_ln15" fromId="4" toId="43">
</dataflow>
<dataflow id="159" from="crc_V" to="crc_V_load" fromId="5" toId="45">
</dataflow>
<dataflow id="160" from="crc_V_1" to="crc_V_1_load" fromId="6" toId="46">
</dataflow>
<dataflow id="161" from="crc_V_2" to="crc_V_2_load" fromId="7" toId="47">
</dataflow>
<dataflow id="162" from="crc_V_3" to="crc_V_3_load" fromId="8" toId="48">
</dataflow>
<dataflow id="163" from="crc_V_4" to="crc_V_4_load" fromId="9" toId="49">
</dataflow>
<dataflow id="164" from="crc_V_5" to="crc_V_5_load" fromId="10" toId="50">
</dataflow>
<dataflow id="165" from="crc_V_6" to="crc_V_6_load" fromId="11" toId="51">
</dataflow>
<dataflow id="166" from="crc_V_7" to="crc_V_7_load" fromId="12" toId="52">
</dataflow>
<dataflow id="168" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="53">
</dataflow>
<dataflow id="169" from="crc_V_7_out" to="write_ln0" fromId="69" toId="53">
</dataflow>
<dataflow id="170" from="crc_V_7_load" to="write_ln0" fromId="52" toId="53">
</dataflow>
<dataflow id="171" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="54">
</dataflow>
<dataflow id="172" from="crc_V_6_out" to="write_ln0" fromId="70" toId="54">
</dataflow>
<dataflow id="173" from="crc_V_6_load" to="write_ln0" fromId="51" toId="54">
</dataflow>
<dataflow id="174" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="55">
</dataflow>
<dataflow id="175" from="crc_V_5_out" to="write_ln0" fromId="71" toId="55">
</dataflow>
<dataflow id="176" from="crc_V_5_load" to="write_ln0" fromId="50" toId="55">
</dataflow>
<dataflow id="177" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="56">
</dataflow>
<dataflow id="178" from="crc_V_4_out" to="write_ln0" fromId="72" toId="56">
</dataflow>
<dataflow id="179" from="crc_V_4_load" to="write_ln0" fromId="49" toId="56">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="57">
</dataflow>
<dataflow id="181" from="crc_V_3_out" to="write_ln0" fromId="73" toId="57">
</dataflow>
<dataflow id="182" from="crc_V_3_load" to="write_ln0" fromId="48" toId="57">
</dataflow>
<dataflow id="183" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="58">
</dataflow>
<dataflow id="184" from="crc_V_2_out" to="write_ln0" fromId="74" toId="58">
</dataflow>
<dataflow id="185" from="crc_V_2_load" to="write_ln0" fromId="47" toId="58">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="59">
</dataflow>
<dataflow id="187" from="crc_V_1_out" to="write_ln0" fromId="75" toId="59">
</dataflow>
<dataflow id="188" from="crc_V_1_load" to="write_ln0" fromId="46" toId="59">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="167" toId="60">
</dataflow>
<dataflow id="190" from="crc_V_out" to="write_ln0" fromId="76" toId="60">
</dataflow>
<dataflow id="191" from="crc_V_load" to="write_ln0" fromId="45" toId="60">
</dataflow>
<dataflow id="192" from="icmp_ln15" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="193" from="trunc_ln779" to="StgValue_2" fromId="23" toId="2">
</dataflow>
</dataflows>


</stg>
