<dec f='llvm/build/lib/Target/X86/X86GenRegisterInfo.inc' l='133' type='113'/>
<use f='llvm/llvm/lib/Target/X86/AsmParser/X86Operand.h' l='554' c='_ZNK4llvm10X86Operand19addMaskPairOperandsERNS_6MCInstEj'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='7407' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='1773' macro='1' u='r' c='_ZL17translateRegisterRN4llvm6MCInstENS_15X86Disassembler3RegE'/>
<use f='llvm/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp' l='2010' macro='1' u='r' c='_ZL19translateRMRegisterRN4llvm6MCInstERNS_15X86Disassembler19InternalInstructionE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='259' u='r' c='_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenCallingConv.inc' l='268' u='r' c='_ZL15CC_Intel_OCL_BIjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
