---
title: "RTL ModÃ¼ler Mimarisi"
description: "Ceres RISC-V RTL tasarÄ±mÄ±nÄ±n modÃ¼ler yapÄ±sÄ± ve archi"
date: 2025-12-01
draft: false
weight: 300
---

# Ceres RISC-V RTL ModÃ¼ler Mimarisi

Bu bÃ¶lÃ¼m Ceres RISC-V processor'Ã¼nÃ¼n Register Transfer Level (RTL) tasarÄ±mÄ±nÄ± modÃ¼ler olarak aÃ§Ä±klamaktadÄ±r. Her modÃ¼l kendi bÃ¶lÃ¼mÃ¼nde detaylÄ± bir ÅŸekilde incelenmiÅŸtir.

---

## ğŸ“‹ RTL YapÄ±sÄ± (Dizin YapÄ±sÄ±)

```
rtl/
â”œâ”€â”€ pkg/                          # Parametreler & type tanÄ±mlarÄ±
â”‚   â””â”€â”€ ceres_param.sv
â”œâ”€â”€ include/                      # Header dosyalarÄ±
â”‚   â””â”€â”€ *.svh
â”œâ”€â”€ core/                         # CPU Ã§ekirdeÄŸi
â”‚   â”œâ”€â”€ cpu.sv                    # Top-level CPU module
â”‚   â”œâ”€â”€ hazard_unit.sv            # Pipeline hazard yÃ¶netimi
â”‚   â”œâ”€â”€ stage01_fetch/            # Instruction Fetch aÅŸamasÄ±
â”‚   â”‚   â”œâ”€â”€ fetch.sv
â”‚   â”‚   â”œâ”€â”€ align_buffer.sv
â”‚   â”‚   â”œâ”€â”€ compressed_decoder.sv
â”‚   â”‚   â”œâ”€â”€ gshare_bp.sv          # Gshare Branch Predictor
â”‚   â”‚   â””â”€â”€ ras.sv                # Return Address Stack
â”‚   â”œâ”€â”€ stage02_decode/           # Instruction Decode aÅŸamasÄ±
â”‚   â”‚   â”œâ”€â”€ decode.sv
â”‚   â”‚   â”œâ”€â”€ control_unit.sv
â”‚   â”‚   â”œâ”€â”€ reg_file.sv           # 32x32-bit Register File
â”‚   â”‚   â””â”€â”€ extend.sv             # Immediate extension
â”‚   â”œâ”€â”€ stage03_execute/          # Execution aÅŸamasÄ±
â”‚   â”‚   â”œâ”€â”€ execution.sv
â”‚   â”‚   â”œâ”€â”€ alu.sv                # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ cs_reg_file.sv        # CSR (Control & Status Registers)
â”‚   â”‚   â””â”€â”€ mul_div/              # Multiply/Divide modÃ¼lÃ¼
â”‚   â”‚       â”œâ”€â”€ mul_int.sv        # Integer multiplier
â”‚   â”‚       â”œâ”€â”€ divu_int.sv       # Unsigned divider
â”‚   â”‚       â””â”€â”€ wallace32x32/     # Wallace tree multiplier
â”‚   â”‚           â”œâ”€â”€ mul.sv
â”‚   â”‚           â”œâ”€â”€ wallace.sv
â”‚   â”‚           â”œâ”€â”€ dadda.sv
â”‚   â”‚           â”œâ”€â”€ add.sv
â”‚   â”‚           â”œâ”€â”€ cla.sv        # Carry Look-Ahead
â”‚   â”‚           â”œâ”€â”€ ha.sv         # Half Adder
â”‚   â”‚           â”œâ”€â”€ fa.sv         # Full Adder
â”‚   â”‚           â”œâ”€â”€ configure.sv
â”‚   â”‚           â””â”€â”€ mutex.sv
â”‚   â”œâ”€â”€ stage04_memory/           # Memory aÅŸamasÄ±
â”‚   â”‚   â”œâ”€â”€ memory.sv             # Load/Store iÅŸlemleri
â”‚   â”‚   â”œâ”€â”€ cache.sv              # L1 Data Cache
â”‚   â”‚   â””â”€â”€ memory_arbiter.sv     # Memory arbitration
â”‚   â”œâ”€â”€ stage05_writeback/        # Write-back aÅŸamasÄ±
â”‚   â”‚   â””â”€â”€ writeback.sv
â”‚   â”œâ”€â”€ mmu/                      # Memory Management Unit
â”‚   â”‚   â”œâ”€â”€ cache.sv              # Cache controller
â”‚   â”‚   â””â”€â”€ memory_arbiter.sv     # Memory arbiter
â”‚   â””â”€â”€ pmp_pma/                  # Physical Memory Protection
â”‚       â””â”€â”€ pma.sv                # Physical Memory Attributes
â”œâ”€â”€ periph/                       # Peripherals (Ã‡evre birimler)
â”‚   â”œâ”€â”€ uart.sv                   # UART kontroller
â”‚   â”œâ”€â”€ uart_rx.sv                # UART receiver
â”‚   â””â”€â”€ uart_tx.sv                # UART transmitter
â”œâ”€â”€ ram/                          # Memory modÃ¼lÃ¼
â”‚   â””â”€â”€ sp_bram.sv                # Single-port Block RAM
â”œâ”€â”€ util/                         # Utility modÃ¼lleri
â”‚   â””â”€â”€ fifo.sv                   # FIFO buffer
â”œâ”€â”€ tracer/                       # Trace & Debug
â”‚   â””â”€â”€ konata_logger.sv          # Konata format tracer
â””â”€â”€ wrapper/                      # Top-level wrappers
    â”œâ”€â”€ ceres_soc.sv              # SoC wrapper
    â”œâ”€â”€ ceres_wrapper.sv          # Main top module
    â”œâ”€â”€ ram_programmer.sv         # Memory programmer
    â””â”€â”€ wrapper_ram.sv            # RAM interface wrapper
```

---

## ğŸ¯ ModÃ¼ller HiyerarÅŸisi

### Seviye 1: Top-Level (Top Module)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚            ceres_wrapper.sv                         â”‚
â”‚  â€¢ System controller                                â”‚
â”‚  â€¢ Memory mapping                                   â”‚
â”‚  â€¢ Peripheral management                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                     â”‚                  â”‚
        â–¼                     â–¼                  â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ ceres_soc.sv  â”‚  â”‚  periph/         â”‚  â”‚ wrapper_ram  â”‚
â”‚ (SoC core)    â”‚  â”‚  (UART, etc.)    â”‚  â”‚ (RAM iface)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚
        â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              cpu.sv                                 â”‚
â”‚  â€¢ CPU pipeline orchestration                       â”‚
â”‚  â€¢ Hazard detection & stall management              â”‚
â”‚  â€¢ Exception handling                               â”‚
â”‚  â€¢ Pipeline forwarding logic                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚          â”‚          â”‚          â”‚          â”‚
    â–¼          â–¼          â–¼          â–¼          â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”
â”‚Fetch â”‚  â”‚Decodeâ”‚  â”‚Exec  â”‚  â”‚Mem   â”‚  â”‚WB    â”‚
â”‚Stage1â”‚  â”‚Stage2â”‚  â”‚Stage3â”‚  â”‚Stage4â”‚  â”‚Stage5â”‚
â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜
```

### Seviye 2: Pipeline AÅŸamalarÄ±

Ceres 5-stage pipeline'Ä±:

1. **Stage 1 (IF)**: Instruction Fetch
2. **Stage 2 (ID)**: Instruction Decode
3. **Stage 3 (EX)**: Execution
4. **Stage 4 (MEM)**: Memory Access
5. **Stage 5 (WB)**: Write-Back

---

## ğŸ“ ModÃ¼l Referans HaritasÄ±

| ModÃ¼l | Dosya | AmaÃ§ | BaÄŸlantÄ±lar |
|-------|-------|------|-------------|
| **Top-Level** | `ceres_wrapper.sv` | SoC wrapper | â†’ CPU, Periph, RAM |
| **CPU** | `cpu.sv` | Pipeline orchestrator | â†’ TÃ¼m stages |
| **Hazard Unit** | `hazard_unit.sv` | Stall & forward logic | â† TÃ¼m stages |
| **Fetch** | `fetch.sv` | Instruction fetch | â†’ IF stage |
| **Decode** | `decode.sv` | Inst decoding | â†’ ID stage |
| **Execute** | `execution.sv` | ALU, CSR | â†’ EX stage |
| **Memory** | `memory.sv` | Load/Store | â†’ MEM stage |
| **Write-Back** | `writeback.sv` | Register update | â†’ WB stage |
| **ALU** | `alu.sv` | Arithmetic operations | â† Execute |
| **CSR File** | `cs_reg_file.sv` | Control registers | â† Execute |
| **Multiplier** | `mul_int.sv` | Integer MUL | â† Execute |
| **Divider** | `divu_int.sv` | Integer DIV | â† Execute |
| **Register File** | `reg_file.sv` | GP registers (x0-x31) | â† Decode |
| **Cache** | `cache.sv` | L1 I/D cache | â† Memory |
| **UART** | `uart.sv` | Serial I/O | â† Wrapper |
| **RAM** | `sp_bram.sv` | Memory | â† Memory arbiter |

---

## ğŸ”„ Dataflow: Instruction Execution Path

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚               INSTRUCTION EXECUTION PATH                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

1. FETCH (Instruction Memory)
   â”œâ”€ PC â†’ I-Cache
   â”œâ”€ I-Cache â†’ Align Buffer
   â”œâ”€ Align Buffer â†’ Compressed Decoder (if C ext)
   â”œâ”€ Instruction â†’ Output
   â””â”€ Exception detection (DEBUG, MISALIGNED, ACCESS_FAULT, ILLEGAL)
                    â”‚
                    â–¼
2. DECODE (Instruction Decoding)
   â”œâ”€ Opcode â†’ Control Unit
   â”œâ”€ Registers rs1, rs2 â†’ Register File
   â”œâ”€ Immediate â†’ Extender
   â”œâ”€ Forward logic check
   â””â”€ Exception from ID stage
                    â”‚
                    â–¼
3. EXECUTE (ALU & Operations)
   â”œâ”€ Operands from RS1, RS2 (or forwarded)
   â”œâ”€ ALU â†’ Arithmetic result
   â”œâ”€ CSR operations â†’ CSR File
   â”œâ”€ MUL/DIV (if enabled)
   â”œâ”€ Branch target calculation
   â””â”€ Exception from EX stage (LOAD_MISALIGNED, etc.)
                    â”‚
                    â–¼
4. MEMORY (Load/Store)
   â”œâ”€ Address calculation
   â”œâ”€ Cache lookup/access
   â”œâ”€ Load data extraction / Store
   â””â”€ Exception (DATA_MISALIGNED, ACCESS_FAULT)
                    â”‚
                    â–¼
5. WRITE-BACK (Result Storage)
   â”œâ”€ Select source (ALU, Memory, CSR, PC+4)
   â”œâ”€ Write to destination register (rd)
   â””â”€ Pipeline forwarding signals
```

---

## ğŸŒŠ Signal Flow DiyagramÄ±

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  PIPELINE CONTROL SIGNALS                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                         â”‚
â”‚  hazard_unit.sv                                         â”‚
â”‚  â”œâ”€ stall_i       â†’ Pipeline stall cause               â”‚
â”‚  â”œâ”€ fwd_a, fwd_b  â†’ Data forwarding multiplexer        â”‚
â”‚  â”œâ”€ flush_i       â†’ Exception flush                    â”‚
â”‚  â””â”€ flush_pc_i    â†’ Exception handler PC                â”‚
â”‚                                                         â”‚
â”‚  cpu.sv (Orchestrator)                                 â”‚
â”‚  â”œâ”€ lx_ireq/res   â†’ I-Cache interface                  â”‚
â”‚  â”œâ”€ lx_dreq/res   â†’ D-Cache interface                  â”‚
â”‚  â”œâ”€ iomem_req/res â†’ I/O memory interface               â”‚
â”‚  â””â”€ trap signals  â†’ Exception coordination              â”‚
â”‚                                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š ModÃ¼l Dependency Graph

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              MODÃœLLER BAÄIMLILIK GRAFI                   â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤

ceres_wrapper.sv
    â”œâ”€â”€â†’ ceres_soc.sv
    â”‚    â””â”€â”€â†’ cpu.sv
    â”‚         â”œâ”€â”€â†’ hazard_unit.sv
    â”‚         â”œâ”€â”€â†’ fetch.sv
    â”‚         â”‚    â”œâ”€â”€â†’ align_buffer.sv
    â”‚         â”‚    â”œâ”€â”€â†’ compressed_decoder.sv
    â”‚         â”‚    â”œâ”€â”€â†’ gshare_bp.sv
    â”‚         â”‚    â””â”€â”€â†’ ras.sv
    â”‚         â”œâ”€â”€â†’ decode.sv
    â”‚         â”‚    â”œâ”€â”€â†’ control_unit.sv
    â”‚         â”‚    â”œâ”€â”€â†’ reg_file.sv
    â”‚         â”‚    â””â”€â”€â†’ extend.sv
    â”‚         â”œâ”€â”€â†’ execution.sv
    â”‚         â”‚    â”œâ”€â”€â†’ alu.sv
    â”‚         â”‚    â”œâ”€â”€â†’ cs_reg_file.sv
    â”‚         â”‚    â””â”€â”€â†’ mul_div/ (mul_int, divu_int, wallace32x32)
    â”‚         â”œâ”€â”€â†’ memory.sv
    â”‚         â”‚    â””â”€â”€â†’ cache.sv
    â”‚         â””â”€â”€â†’ writeback.sv
    â”œâ”€â”€â†’ periph/
    â”‚    â”œâ”€â”€â†’ uart.sv
    â”‚    â”œâ”€â”€â†’ uart_rx.sv
    â”‚    â””â”€â”€â†’ uart_tx.sv
    â”œâ”€â”€â†’ ram/
    â”‚    â””â”€â”€â†’ sp_bram.sv
    â””â”€â”€â†’ wrapper_ram.sv

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              PACKAGE IMPORTS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤

TÃ¼m modÃ¼ller:
    â”œâ”€ import ceres_param::*;
    â”‚  â””â”€ Parametreler, typedef'ler, type tanÄ±mlarÄ±
    â””â”€ `include "ceres_defines.svh"
       â””â”€ Makrolar ve define'lar

```

---

## ğŸ›ï¸ KonfigÃ¼rasyon Parametreleri

TÃ¼m modÃ¼llerin temelinde `rtl/pkg/ceres_param.sv` dosyasÄ± yer almaktadÄ±r.

### Ana Parametreler

```systemverilog
// Sistem parametreleri
localparam CPU_CLK = 50_000_000;              // 50 MHz (varsayÄ±lan)
localparam PROG_BAUD_RATE = 115200;           // UART baud rate
localparam PROGRAM_SEQUENCE = "CERESTEST";    // Boot sequence
localparam RESET_VECTOR = 32'h8000_0000;      // BaÅŸlama adresi
localparam RAS_SIZE = 8;                       // Return Address Stack size
localparam XLEN = 32;                          // 32-bit (word length)
localparam BLK_SIZE = 128;                     # Cache line size (bits)

// Cache parametreleri
localparam IC_WAY = 8;                         // I-Cache: 8 ways
localparam DC_WAY = 8;                         // D-Cache: 8 ways
localparam IC_CAPACITY = 32 * (2 ** 10) * 8;  // I-Cache: 256 KB
localparam DC_CAPACITY = 32 * (2 ** 10) * 8;  // D-Cache: 256 KB

// Multiplier seÃ§imi
localparam Mul_Type = 0;  // 0: Wallace tree, 1: Dadda multiplier
```

---

## ğŸ”— BaÄŸlantÄ± NoktalarÄ± (Interface)

ModÃ¼ller arasÄ±nda veri akÄ±ÅŸÄ± ÅŸu ana arayÃ¼zler Ã¼zerinde gerÃ§ekleÅŸir:

### CPU â†’ Memory Interface
```systemverilog
ilowX_req_t  lx_ireq;   // Instruction request
ilowX_res_t  lx_ires;   // Instruction response
dlowX_req_t  lx_dreq;   // Data request
dlowX_res_t  lx_dres;   // Data response
```

### CPU â†’ I/O Interface
```systemverilog
iomem_req_t  iomem_req; // I/O memory request
iomem_res_t  iomem_res; // I/O memory response
```

### Control Signals
```systemverilog
stall_e       stall_cause;  // Pipeline stall nedeni
logic         flush_i;      // Pipeline flush (exception)
logic [31:0]  flush_pc_i;   // Flush target PC
logic [31:0]  trap_pc;      // Exception handler PC
```

---

## âš™ï¸ Pipeline Senkronizasyonu

```
Clock Domains:
    All modules: clk_i (single clock domain)
    
Reset Sequence:
    1. rst_ni = 0 (active low)
    2. TÃ¼m registers reset edilir
    3. PC â† RESET_VECTOR
    4. Pipeline flushed
    5. rst_ni = 1 (normal operation)

Stall Management:
    stall_cause âˆˆ {
        NO_STALL,
        LOAD_RAW_STALL,     // Load-Use data hazard
        IMISS_STALL,        // I-Cache miss
        DMISS_STALL,        // D-Cache miss
        ALU_STALL,          // ALU (MUL/DIV) latency
        FENCEI_STALL        // FENCE.I memory barrier
    }
```

---

## ğŸ“‹ ModÃ¼l Ã–zet Tablosu

| ModÃ¼l | Dosya SayÄ±sÄ± | SatÄ±r SayÄ± | AmaÃ§ | Latency |
|-------|--------------|-----------|------|---------|
| **Fetch Stage** | 5 | ~1000 | I-fetch & prediction | 1 |
| **Decode Stage** | 4 | ~500 | Decoding & register read | 1 |
| **Execute Stage** | 6 | ~800 | ALU, CSR, MUL/DIV | 1-34 |
| **Memory Stage** | 3 | ~600 | Load/Store & cache | 1-10 |
| **Write-Back Stage** | 1 | ~100 | Result write | 1 |
| **Hazard Unit** | 1 | ~300 | Stall & forward | Comb |
| **Multiplier** | 10 | ~1500 | 32x32 Wallace tree | 2 |
| **Divider** | 1 | ~400 | Integer divider | 34 |
| **ALU** | 1 | ~200 | Arithmetic logic | Comb |
| **Register File** | 1 | ~100 | 32x32 bit | 1 |
| **CSR File** | 1 | ~300 | Control registers | 1 |
| **Cache** | 1 | ~800 | L1 caches | 1-10 |
| **UART** | 3 | ~500 | Serial I/O | â€” |
| **RAM** | 1 | ~150 | Memory | â€” |
| **Tracer** | 1 | ~300 | Simulation trace | â€” |
| **Wrapper** | 4 | ~600 | Top-level | â€” |

---

## ğŸš€ Pipeline Execution Timeline

Instruction'un CPU iÃ§indeki yolculuÄŸu:

```
Cycle 1 (IF):
    PC â†’ Instruction Memory/Cache
    Fetch valid instruction & PC increment
    
Cycle 2 (ID):
    Instruction decode
    Register file read (rs1, rs2)
    Immediate extension
    
Cycle 3 (EX):
    ALU operation
    Branch target calculation
    CSR read/write
    
Cycle 4 (MEM):
    Memory address calculation
    Data cache access (load/store)
    
Cycle 5 (WB):
    Write result to destination register
    Signal next instruction
    
Hazard resolution:
    Data forwarding (EXâ†’ID, MEMâ†’ID, WBâ†’ID)
    Stall on Load-Use RAW
    Stall on I-Cache miss
    Stall on D-Cache miss
    Stall on MUL/DIV latency
```

---

## ğŸ“ Sonraki BÃ¶lÃ¼mler

Her modÃ¼l iÃ§in detaylÄ± dÃ¶kÃ¼mantasyon:

- [Fetch Stage (Stage 1)](./stages/fetch_stage.md)
- [Decode Stage (Stage 2)](./stages/decode_stage.md)
- [Execute Stage (Stage 3)](./stages/execute_stage.md)
- [Memory Stage (Stage 4)](./stages/memory_stage.md)
- [Write-Back Stage (Stage 5)](./stages/writeback_stage.md)
- [Hazard Unit](./units/hazard_unit.md)
- [Peripheral: UART](./periph/uart.md)
- [Memory: BRAM](./memory/bram.md)

---

**Versiyon**: 1.0  
**Son GÃ¼ncelleme**: 1 AralÄ±k 2025

