{
  "sha": "41be57caf36943d71ccc6ea70be27a4939399118",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NDFiZTU3Y2FmMzY5NDNkNzFjY2M2ZWE3MGJlMjdhNDkzOTM5OTExOA==",
  "commit": {
    "author": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2019-07-01T14:17:22Z"
    },
    "committer": {
      "name": "Matthew Malcomson",
      "email": "matthew.malcomson@arm.com",
      "date": "2019-07-01T14:17:22Z"
    },
    "message": "[gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AES\n\nI had mistakenly given all variants of the new SVE2 instructions\npmull{t,b} a dependency on the feature +sve2-aes.\n\nOnly the variant specifying .Q -> .D  sizes should have that\nrestriction.\n\nThis patch fixes that mistake and updates the testsuite to have extra\ntests (matching the given set of tests per line in aarch64-tbl.h that\nthe rest of the SVE2 tests follow).\n\nWe also add a line in the documentation of the command line to clarify\nhow to enable `pmull{t,b}` of this larger size.  This is needed because\nall other instructions gated under the `sve2-aes` architecture extension\nare marked in the instruction documentation by an `HaveSVE2AES` check\nwhile pmull{t,b} is gated under the `HaveSVE2PMULL128` check.\n\nRegtested targeting aarch64-linux.\n\ngas/ChangeLog:\n\n2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* testsuite/gas/aarch64/illegal-sve2-aes.d: Update tests.\n\t* testsuite/gas/aarch64/illegal-sve2.l: Update tests.\n\t* doc/c-aarch64.texi: Add special note of pmull{t,b}\n\tinstructions under the sve2-aes architecture extension.\n\t* testsuite/gas/aarch64/illegal-sve2.s: Add small size\n\tpmull{t,b} instructions.\n\t* testsuite/gas/aarch64/sve2.d: Add small size pmull{t,b}\n\tdisassembly.\n\t* testsuite/gas/aarch64/sve2.s: Add small size pmull{t,b}\n\tinstructions.\n\ninclude/ChangeLog:\n\n2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* opcode/aarch64.h (enum aarch64_insn_class): sve_size_013\n\trenamed to sve_size_13.\n\nopcodes/ChangeLog:\n\n2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n\n\t* aarch64-asm.c (aarch64_encode_variant_using_iclass): Use new\n\tsve_size_13 icode to account for variant behaviour of\n\tpmull{t,b}.\n\t* aarch64-dis-2.c: Regenerate.\n\t* aarch64-dis.c (aarch64_decode_variant_using_iclass): Use new\n\tsve_size_13 icode to account for variant behaviour of\n\tpmull{t,b}.\n\t* aarch64-tbl.h (OP_SVE_VVV_HD_BS): Add new qualifier.\n\t(OP_SVE_VVV_Q_D): Add new qualifier.\n\t(OP_SVE_VVV_QHD_DBS): Remove now unused qualifier.\n\t(struct aarch64_opcode): Split pmull{t,b} into those requiring\n\tAES and those not.",
    "tree": {
      "sha": "5c7137a796014a9b952ed9c622b7bad5815b2dce",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/5c7137a796014a9b952ed9c622b7bad5815b2dce"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/41be57caf36943d71ccc6ea70be27a4939399118",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/41be57caf36943d71ccc6ea70be27a4939399118",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/41be57caf36943d71ccc6ea70be27a4939399118",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/41be57caf36943d71ccc6ea70be27a4939399118/comments",
  "author": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "mmalcomson",
    "id": 57484298,
    "node_id": "MDQ6VXNlcjU3NDg0Mjk4",
    "avatar_url": "https://avatars.githubusercontent.com/u/57484298?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/mmalcomson",
    "html_url": "https://github.com/mmalcomson",
    "followers_url": "https://api.github.com/users/mmalcomson/followers",
    "following_url": "https://api.github.com/users/mmalcomson/following{/other_user}",
    "gists_url": "https://api.github.com/users/mmalcomson/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/mmalcomson/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/mmalcomson/subscriptions",
    "organizations_url": "https://api.github.com/users/mmalcomson/orgs",
    "repos_url": "https://api.github.com/users/mmalcomson/repos",
    "events_url": "https://api.github.com/users/mmalcomson/events{/privacy}",
    "received_events_url": "https://api.github.com/users/mmalcomson/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "65392b3edd1f6873204a4890efc286c8970abf4e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/65392b3edd1f6873204a4890efc286c8970abf4e",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/65392b3edd1f6873204a4890efc286c8970abf4e"
    }
  ],
  "stats": {
    "total": 702,
    "additions": 389,
    "deletions": 313
  },
  "files": [
    {
      "sha": "8209cd07daa06d7ac295660fa7ebca761ca96b95",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -1,3 +1,16 @@\n+2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* testsuite/gas/aarch64/illegal-sve2-aes.d: Update tests.\n+\t* testsuite/gas/aarch64/illegal-sve2.l: Update tests.\n+\t* doc/c-aarch64.texi: Add special note of pmull{t,b}\n+\tinstructions under the sve2-aes architecture extension.\n+\t* testsuite/gas/aarch64/illegal-sve2.s: Add small size\n+\tpmull{t,b} instructions.\n+\t* testsuite/gas/aarch64/sve2.d: Add small size pmull{t,b}\n+\tdisassembly.\n+\t* testsuite/gas/aarch64/sve2.s: Add small size pmull{t,b}\n+\tinstructions.\n+\n 2019-07-01  Nick Clifton  <nickc@redhat.com>\n \n \tPR 24738"
    },
    {
      "sha": "6844f5980214919bec6d1a37b76d0a69ebb12983",
      "filename": "gas/doc/c-aarch64.texi",
      "status": "modified",
      "additions": 2,
      "deletions": 1,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/doc/c-aarch64.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/doc/c-aarch64.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-aarch64.texi?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -203,7 +203,8 @@ automatically cause those extensions to be disabled.\n @item @code{sve2-sm4} @tab ARMv8-A @tab No\n  @tab Enable SVE2 SM4 Extension.\n @item @code{sve2-aes} @tab ARMv8-A @tab No\n- @tab Enable SVE2 AES Extension.\n+ @tab Enable SVE2 AES Extension.  This also enables the .Q->.B form of the\n+ @code{pmullt} and @code{pmullb} instructions.\n @item @code{sve2-sha3} @tab ARMv8-A @tab No\n  @tab Enable SVE2 SHA3 Extension.\n @end multitable"
    },
    {
      "sha": "926db22e4d2b38823d9f9d2328f1052f6397d05c",
      "filename": "gas/testsuite/gas/aarch64/illegal-sve2-aes.d",
      "status": "modified",
      "additions": 0,
      "deletions": 4,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2-aes.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2-aes.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sve2-aes.d?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -12,9 +12,5 @@\n #error: [^ :]+:[0-9]+: Error: selected processor does not support `aesmc z0\\.b,z0\\.b'\n #error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullb z17\\.q,z21\\.d,z27\\.d'\n #error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullb z0\\.q,z0\\.d,z0\\.d'\n-#error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullb z0\\.h,z0\\.b,z0\\.b'\n-#error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullb z0\\.d,z0\\.s,z0\\.s'\n #error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullt z17\\.q,z21\\.d,z27\\.d'\n #error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullt z0\\.q,z0\\.d,z0\\.d'\n-#error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullt z0\\.h,z0\\.b,z0\\.b'\n-#error: [^ :]+:[0-9]+: Error: selected processor does not support `pmullt z0\\.d,z0\\.s,z0\\.s'"
    },
    {
      "sha": "01c68479c4c7fd7afd07d68f74487b33130addba",
      "filename": "gas/testsuite/gas/aarch64/illegal-sve2.l",
      "status": "modified",
      "additions": 12,
      "deletions": 6,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sve2.l?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -756,18 +756,24 @@\n [^ :]+:[0-9]+: Error: operand mismatch -- `pmullb z0\\.d,z0\\.d,z0\\.d'\n [^ :]+:[0-9]+: Info:    did you mean this\\?\n [^ :]+:[0-9]+: Info:    \tpmullb z0\\.q, z0\\.d, z0\\.d\n-[^ :]+:[0-9]+: Info:    other valid variant\\(s\\):\n-[^ :]+:[0-9]+: Info:    \tpmullb z0\\.h, z0\\.b, z0\\.b\n-[^ :]+:[0-9]+: Info:    \tpmullb z0\\.d, z0\\.s, z0\\.s\n+[^ :]+:[0-9]+: Error: operand 1 must be an SVE vector register -- `pmullb z32\\.h,z0\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Error: operand 2 must be an SVE vector register -- `pmullb z0\\.h,z32\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Error: operand 3 must be an SVE vector register -- `pmullb z0\\.h,z0\\.b,z32\\.b'\n+[^ :]+:[0-9]+: Error: operand mismatch -- `pmullb z0\\.b,z0\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Info:    did you mean this\\?\n+[^ :]+:[0-9]+: Info:    \tpmullb z0\\.q, z0\\.d, z0\\.d\n [^ :]+:[0-9]+: Error: operand 1 must be an SVE vector register -- `pmullt z32\\.q,z0\\.d,z0\\.d'\n [^ :]+:[0-9]+: Error: operand 2 must be an SVE vector register -- `pmullt z0\\.q,z32\\.d,z0\\.d'\n [^ :]+:[0-9]+: Error: operand 3 must be an SVE vector register -- `pmullt z0\\.q,z0\\.d,z32\\.d'\n [^ :]+:[0-9]+: Error: operand mismatch -- `pmullt z0\\.d,z0\\.d,z0\\.d'\n [^ :]+:[0-9]+: Info:    did you mean this\\?\n [^ :]+:[0-9]+: Info:    \tpmullt z0\\.q, z0\\.d, z0\\.d\n-[^ :]+:[0-9]+: Info:    other valid variant\\(s\\):\n-[^ :]+:[0-9]+: Info:    \tpmullt z0\\.h, z0\\.b, z0\\.b\n-[^ :]+:[0-9]+: Info:    \tpmullt z0\\.d, z0\\.s, z0\\.s\n+[^ :]+:[0-9]+: Error: operand 1 must be an SVE vector register -- `pmullt z32\\.h,z0\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Error: operand 2 must be an SVE vector register -- `pmullt z0\\.h,z32\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Error: operand 3 must be an SVE vector register -- `pmullt z0\\.h,z0\\.b,z32\\.b'\n+[^ :]+:[0-9]+: Error: operand mismatch -- `pmullt z0\\.b,z0\\.b,z0\\.b'\n+[^ :]+:[0-9]+: Info:    did you mean this\\?\n+[^ :]+:[0-9]+: Info:    \tpmullt z0\\.q, z0\\.d, z0\\.d\n [^ :]+:[0-9]+: Error: operand mismatch -- `raddhnb z0\\.h,z0\\.h,z0\\.h'\n [^ :]+:[0-9]+: Info:    did you mean this\\?\n [^ :]+:[0-9]+: Info:    \traddhnb z0\\.b, z0\\.h, z0\\.h"
    },
    {
      "sha": "c963a5c2710876df39c641ad908859585cec0dc1",
      "filename": "gas/testsuite/gas/aarch64/illegal-sve2.s",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/illegal-sve2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-sve2.s?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -519,11 +519,21 @@ pmullb z0.q, z32.d, z0.d\n pmullb z0.q, z0.d, z32.d\n pmullb z0.d, z0.d, z0.d\n \n+pmullb z32.h, z0.b, z0.b\n+pmullb z0.h, z32.b, z0.b\n+pmullb z0.h, z0.b, z32.b\n+pmullb z0.b, z0.b, z0.b\n+\n pmullt z32.q, z0.d, z0.d\n pmullt z0.q, z32.d, z0.d\n pmullt z0.q, z0.d, z32.d\n pmullt z0.d, z0.d, z0.d\n \n+pmullt z32.h, z0.b, z0.b\n+pmullt z0.h, z32.b, z0.b\n+pmullt z0.h, z0.b, z32.b\n+pmullt z0.b, z0.b, z0.b\n+\n raddhnb z0.h, z0.h, z0.h\n raddhnb z32.b, z0.h, z0.h\n raddhnb z0.b, z32.h, z0.h"
    },
    {
      "sha": "5324583020fda14912f799ac15a41ab5dfebc1ab",
      "filename": "gas/testsuite/gas/aarch64/sve2.d",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/sve2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/sve2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sve2.d?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -264,10 +264,12 @@ Disassembly of section \\.text:\n  *[0-9a-f]+:\t04206400 \tpmul\tz0\\.b, z0\\.b, z0\\.b\n  *[0-9a-f]+:\t451b6ab1 \tpmullb\tz17\\.q, z21\\.d, z27\\.d\n  *[0-9a-f]+:\t45006800 \tpmullb\tz0\\.q, z0\\.d, z0\\.d\n+ *[0-9a-f]+:\t455b6ab1 \tpmullb\tz17\\.h, z21\\.b, z27\\.b\n  *[0-9a-f]+:\t45406800 \tpmullb\tz0\\.h, z0\\.b, z0\\.b\n  *[0-9a-f]+:\t45c06800 \tpmullb\tz0\\.d, z0\\.s, z0\\.s\n  *[0-9a-f]+:\t451b6eb1 \tpmullt\tz17\\.q, z21\\.d, z27\\.d\n  *[0-9a-f]+:\t45006c00 \tpmullt\tz0\\.q, z0\\.d, z0\\.d\n+ *[0-9a-f]+:\t455b6eb1 \tpmullt\tz17\\.h, z21\\.b, z27\\.b\n  *[0-9a-f]+:\t45406c00 \tpmullt\tz0\\.h, z0\\.b, z0\\.b\n  *[0-9a-f]+:\t45c06c00 \tpmullt\tz0\\.d, z0\\.s, z0\\.s\n  *[0-9a-f]+:\t457b6ab1 \traddhnb\tz17\\.b, z21\\.h, z27\\.h"
    },
    {
      "sha": "9417a0d27b1c6fc2b962f196c62706536a929a3c",
      "filename": "gas/testsuite/gas/aarch64/sve2.s",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/sve2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/gas/testsuite/gas/aarch64/sve2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/sve2.s?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -338,11 +338,15 @@ pmul z0.b, z0.b, z0.b\n \n pmullb z17.q, z21.d, z27.d\n pmullb z0.q, z0.d, z0.d\n+\n+pmullb z17.h, z21.b, z27.b\n pmullb z0.h, z0.b, z0.b\n pmullb z0.d, z0.s, z0.s\n \n pmullt z17.q, z21.d, z27.d\n pmullt z0.q, z0.d, z0.d\n+\n+pmullt z17.h, z21.b, z27.b\n pmullt z0.h, z0.b, z0.b\n pmullt z0.d, z0.s, z0.s\n "
    },
    {
      "sha": "5ef479aa0fd5ec0068a12dd47ce851f1a87181f8",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -1,3 +1,8 @@\n+2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* opcode/aarch64.h (enum aarch64_insn_class): sve_size_013\n+\trenamed to sve_size_13.\n+\n 2019-06-19  Nick Alcock <nick.alcock@oracle.com>\n \n \t* ctf.h (ctf_slice_t): Make cts_offset and cts_bits unsigned"
    },
    {
      "sha": "d0bbe01be6cd4084054a5646107d2bc6ad82bd07",
      "filename": "include/opcode/aarch64.h",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/include/opcode/aarch64.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/include/opcode/aarch64.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/aarch64.h?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -599,7 +599,7 @@ enum aarch64_insn_class\n   sve_size_sd,\n   sve_size_bh,\n   sve_size_sd2,\n-  sve_size_013,\n+  sve_size_13,\n   sve_shift_tsz_hsd,\n   sve_shift_tsz_bhsd,\n   sve_size_tsz_bhs,"
    },
    {
      "sha": "6f5fcdd0b3a0700f84055df89607dc198358b716",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -1,3 +1,18 @@\n+2019-07-01  Matthew Malcomson  <matthew.malcomson@arm.com>\n+\n+\t* aarch64-asm.c (aarch64_encode_variant_using_iclass): Use new\n+\tsve_size_13 icode to account for variant behaviour of\n+\tpmull{t,b}.\n+\t* aarch64-dis-2.c: Regenerate.\n+\t* aarch64-dis.c (aarch64_decode_variant_using_iclass): Use new\n+\tsve_size_13 icode to account for variant behaviour of\n+\tpmull{t,b}.\n+\t* aarch64-tbl.h (OP_SVE_VVV_HD_BS): Add new qualifier.\n+\t(OP_SVE_VVV_Q_D): Add new qualifier.\n+\t(OP_SVE_VVV_QHD_DBS): Remove now unused qualifier.\n+\t(struct aarch64_opcode): Split pmull{t,b} into those requiring\n+\tAES and those not.\n+\n 2019-07-01  Jan Beulich  <jbeulich@suse.com>\n \n \t* opcodes/i386-gen.c (operand_type_init): Remove"
    },
    {
      "sha": "67ebad687cc7473842e258858c0838dd5459cf2e",
      "filename": "opcodes/aarch64-asm.c",
      "status": "modified",
      "additions": 2,
      "deletions": 2,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-asm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-asm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm.c?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -1679,8 +1679,8 @@ aarch64_encode_variant_using_iclass (struct aarch64_inst *inst)\n \t\t     0, 2, FLD_SVE_tszl_19, FLD_SVE_sz);\n       break;\n \n-    case sve_size_013:\n-      variant = aarch64_get_variant (inst);\n+    case sve_size_13:\n+      variant = aarch64_get_variant (inst) + 1;\n       if (variant == 2)\n \t  variant = 3;\n       insert_field (FLD_size, &inst->value, variant, 0);"
    },
    {
      "sha": "17edc76dcd00434eb0ea287b2d9375dac7c72ae1",
      "filename": "opcodes/aarch64-dis-2.c",
      "status": "modified",
      "additions": 308,
      "deletions": 286,
      "changes": 594,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-dis-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-dis-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis-2.c?ref=41be57caf36943d71ccc6ea70be27a4939399118"
    },
    {
      "sha": "7ae844a601c409b23f0a537355aec6b54f7ef385",
      "filename": "opcodes/aarch64-dis.c",
      "status": "modified",
      "additions": 5,
      "deletions": 8,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis.c?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -2822,14 +2822,11 @@ aarch64_decode_variant_using_iclass (aarch64_inst *inst)\n       variant = i - 1;\n       break;\n \n-    case sve_size_013:\n-      i = extract_field (FLD_size, inst->value, 0);\n-      if (i == 2)\n-\treturn FALSE;\n-      if (i == 3)\n-\tvariant = 2;\n-      else\n-\tvariant = i;\n+    case sve_size_13:\n+      /* Ignore low bit of this field since that is set in the opcode for\n+\t instructions of this iclass.  */\n+      i = (extract_field (FLD_size, inst->value, 0) & 2);\n+      variant = (i >> 1);\n       break;\n \n     case sve_shift_tsz_bhsd:"
    },
    {
      "sha": "9ee92ea35b226d7ca375d8b81e324220256c6b89",
      "filename": "opcodes/aarch64-tbl.h",
      "status": "modified",
      "additions": 10,
      "deletions": 5,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41be57caf36943d71ccc6ea70be27a4939399118/opcodes/aarch64-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-tbl.h?ref=41be57caf36943d71ccc6ea70be27a4939399118",
      "patch": "@@ -1958,15 +1958,18 @@\n {                                                       \\\n   QLF3(S_S,S_S,S_S),                                    \\\n }\n+#define OP_SVE_VVV_HD_BS\t\t\t\t\\\n+{                                                       \\\n+  QLF3(S_H,S_B,S_B),                                    \\\n+  QLF3(S_D,S_S,S_S),                                    \\\n+}\n #define OP_SVE_VVV_S_B                                  \\\n {                                                       \\\n   QLF3(S_S,S_B,S_B),                                    \\\n }\n-#define OP_SVE_VVV_QHD_DBS                              \\\n+#define OP_SVE_VVV_Q_D\t\t\t\t\t\\\n {                                                       \\\n   QLF3(S_Q,S_D,S_D),                                    \\\n-  QLF3(S_H,S_B,S_B),                                    \\\n-  QLF3(S_D,S_S,S_S),                                    \\\n }\n #define OP_SVE_VVV_HSD_BHS                              \\\n {                                                       \\\n@@ -4673,6 +4676,8 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   SVE2_INSNC (\"nbsl\", 0x04e03c00, 0xffe0fc00, sve_misc, 0, OP4 (SVE_Zd, SVE_Zd, SVE_Zm_16, SVE_Zn), OP_SVE_DDDD, 0, C_SCAN_MOVPRFX, 1),\n   SVE2_INSN (\"nmatch\", 0x45208010, 0xffa0e010,  sve_size_bh, 0, OP4 (SVE_Pd, SVE_Pg3, SVE_Zn, SVE_Zm_16), OP_SVE_VZVV_BH, 0, 0),\n   SVE2_INSN (\"pmul\", 0x04206400, 0xffe0fc00,  sve_misc, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_BBB, 0, 0),\n+  SVE2_INSN (\"pmullb\", 0x45406800, 0xff60fc00, sve_size_13, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_HD_BS, 0, 0),\n+  SVE2_INSN (\"pmullt\", 0x45406c00, 0xff60fc00, sve_size_13, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_HD_BS, 0, 0),\n   SVE2_INSN (\"raddhnb\", 0x45206800, 0xff20fc00,  sve_size_hsd, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_BHS_HSD, 0, 0),\n   SVE2_INSN (\"raddhnt\", 0x45206c00, 0xff20fc00,  sve_size_hsd, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_BHS_HSD, 0, 0),\n   SVE2_INSN (\"rshrnb\", 0x45201800, 0xffa0fc00,  sve_shift_tsz_hsd, 0, OP3 (SVE_Zd, SVE_Zn, SVE_SHRIMM_UNPRED_22), OP_SVE_VVU_BHS_HSD, 0, 0),\n@@ -4892,8 +4897,8 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   SVE2AES_INSN (\"aese\", 0x4522e000, 0xfffffc00, sve_misc, 0, OP3 (SVE_Zd, SVE_Zd, SVE_Zn), OP_SVE_BBB, 0, 1),\n   SVE2AES_INSN (\"aesimc\", 0x4520e400, 0xffffffe0, sve_misc, 0, OP2 (SVE_Zd, SVE_Zd), OP_SVE_BB, 0, 1),\n   SVE2AES_INSN (\"aesmc\", 0x4520e000, 0xffffffe0, sve_misc, 0, OP2 (SVE_Zd, SVE_Zd), OP_SVE_BB, 0, 1),\n-  SVE2AES_INSN (\"pmullb\", 0x45006800, 0xff20fc00,  sve_size_013, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_QHD_DBS, 0, 0),\n-  SVE2AES_INSN (\"pmullt\", 0x45006c00, 0xff20fc00,  sve_size_013, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_QHD_DBS, 0, 0),\n+  SVE2AES_INSN (\"pmullb\", 0x45006800, 0xffe0fc00, sve_misc, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_Q_D, 0, 0),\n+  SVE2AES_INSN (\"pmullt\", 0x45006c00, 0xffe0fc00, sve_misc, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_VVV_Q_D, 0, 0),\n   /* SVE2_SHA3 instructions.  */\n   SVE2SHA3_INSN (\"rax1\", 0x4520f400, 0xffe0fc00,  sve_misc, 0, OP3 (SVE_Zd, SVE_Zn, SVE_Zm_16), OP_SVE_DDD, 0, 0),\n   /* SVE2_BITPERM instructions. */"
    }
  ]
}