(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "mux_8_1")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_D0_output_0_0_to_lut_out_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (578.776:578.776:578.776) (578.776:578.776:578.776))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_D1_output_0_0_to_lut_out_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (698.776:698.776:698.776) (698.776:698.776:698.776))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_S0_output_0_0_to_lut_out_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (578.776:578.776:578.776) (578.776:578.776:578.776))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_S1_output_0_0_to_lut_out_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (578.776:578.776:578.776) (578.776:578.776:578.776))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_S2_output_0_0_to_lut_out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (590.776:590.776:590.776) (590.776:590.776:590.776))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_out_output_0_0_to_out_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (658.204:658.204:658.204) (658.204:658.204:658.204))
            )
        )
    )

    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_out)
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (280:280:280) (280:280:280))
                (IOPATH in[1] out (220:220:220) (220:220:220))
                (IOPATH in[2] out (170:170:170) (170:170:170))
                (IOPATH in[3] out (120:120:120) (120:120:120))
                (IOPATH in[4] out (70:70:70) (70:70:70))
            )
        )
    )
    
)
