,NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL,,,,,,

CONNECTION,CLK_I,,IO_CLK,top_earlgrey,clkmgr_clk_io
CONNECTION,CLK_USB,,IO_CLK_USB_48MHZ,top_earlgrey,clkmgr_clk_usb
CONNECTION,RST_N,,IO_RST_N,top_earlgrey,rst_ni

CONNECTION,JTAG_EN,,IO_DPS6,jtag_mux,in_padring_i[16]
,,,,,,CONDITION,padring,mio_attr_i[16][0],0
CONNECTION,JTCK,,IO_DPS0,top_earlgrey,jtag_tck_i
,,,,,,CONDITION,padring,dio_attr_i[14][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1
CONNECTION,JTMS,,IO_DPS3,top_earlgrey,jtag_tms_i
,,,,,,CONDITION,padring,dio_attr_i[13][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1
CONNECTION,JTDI,,IO_DPS1,top_earlgrey,jtag_tdi_i
,,,,,,CONDITION,padring,dio_attr_i[12][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1
CONNECTION,JTRST,,IO_DPS4,top_earlgrey,jtag_trst_ni
,,,,,,CONDITION,padring,mio_attr_i[18][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1
CONNECTION,JSRST,,IO_DPS5,jtag_mux,jtag_srst_no
,,,,,,CONDITION,padring,mio_attr_i[19][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1
CONNECTION,JTDO,top_earlgrey,jtag_tdo_o,,IO_DPS2
,,,,,,CONDITION,padring,dio_attr_i[11][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,1

CONNECTION,SDSCK,,IO_DPS0,top_earlgrey,cio_spi_device_sck_p2d
,,,,,,CONDITION,padring,dio_attr_i[14][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
CONNECTION,SDCSB,,IO_DPS3,top_earlgrey,cio_spi_device_csb_p2d
,,,,,,CONDITION,padring,dio_attr_i[13][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
CONNECTION,SDMOSI,,IO_DPS1,top_earlgrey,cio_spi_device_sdi_p2d
,,,,,,CONDITION,padring,dio_attr_i[12][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
CONNECTION,SDMISO,top_earlgrey,cio_spi_device_sdo_d2p,,IO_DPS2
,,,,,,CONDITION,padring,dio_attr_i[11][1:0],0
,,,,,,CONDITION,top_earlgrey,cio_spi_device_sdo_en_d2p,1
,,,,,,CONDITION,jtag_mux,jtag_en,0

CONNECTION,URX,,IO_URX,top_earlgrey.u_uart,cio_rx_i
,,,,,,CONDITION,padring,dio_attr_i[10][0],0
CONNECTION,UTX,top_earlgrey.u_uart,cio_tx_o,padring,dio_out_i[9]
,,,,,,CONDITION,top_earlgrey.u_uart,cio_tx_en_o,1
,,,,,,CONDITION,top_earlgrey.u_pinmux,sleep_en_q,0

CONNECTION,USBDP,,IO_USB_DP0,top_earlgrey.u_usbdev,cio_dp_i
,,,,,,CONDITION,padring,dio_attr_i[1][0],0
CONNECTION,USBDN,,IO_USB_DN0,top_earlgrey.u_usbdev,cio_dn_i
,,,,,,CONDITION,padring,dio_attr_i[0][0],0
CONNECTION,USB_DP_PULLUP,top_earlgrey.u_usbdev,cio_dn_pullup_o,,IO_USB_DPPULLUP0
,,,,,,CONDITION,top_earlgrey.u_usbdev,cio_dp_pullup_en_o,1
,,,,,,CONDITION,padring,dio_attr_i[6][1:0],0
CONNECTION,USB_DN_PULLUP,top_earlgrey.u_usbdev,cio_dn_pullup_o,,IO_USB_DNPULLUP0
,,,,,,CONDITION,top_earlgrey.u_usbdev,cio_dn_pullup_en_o,1
,,,,,,CONDITION,padring,dio_attr_i[5][1:0],0


CONNECTION,GPIO0_I,,IO_GP0,top_earlgrey.u_gpio,cio_gpio_i[0]
,,,,,,CONDITION,padring,mio_attr_i[0][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[0].q,2

CONNECTION,GPIO0_O,top_earlgrey.u_gpio,cio_gpio_o[0],,IO_GP0
,,,,,,CONDITION,padring,mio_attr_i[0][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[0],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[0].q,3

CONNECTION,GPIO1_I,,IO_GP1,top_earlgrey.u_gpio,cio_gpio_i[1]
,,,,,,CONDITION,padring,mio_attr_i[1][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[1].q,3

CONNECTION,GPIO1_O,top_earlgrey.u_gpio,cio_gpio_o[1],,IO_GP1
,,,,,,CONDITION,padring,mio_attr_i[1][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[1],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[1].q,4

CONNECTION,GPIO2_I,,IO_GP2,top_earlgrey.u_gpio,cio_gpio_i[2]
,,,,,,CONDITION,padring,mio_attr_i[2][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[2].q,4

CONNECTION,GPIO2_O,top_earlgrey.u_gpio,cio_gpio_o[2],,IO_GP2
,,,,,,CONDITION,padring,mio_attr_i[2][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[2],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[2].q,5

CONNECTION,GPIO3_I,,IO_GP3,top_earlgrey.u_gpio,cio_gpio_i[3]
,,,,,,CONDITION,padring,mio_attr_i[3][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[3].q,5

CONNECTION,GPIO3_O,top_earlgrey.u_gpio,cio_gpio_o[3],,IO_GP3
,,,,,,CONDITION,padring,mio_attr_i[3][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[3],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[3].q,6

CONNECTION,GPIO4_I,,IO_GP4,top_earlgrey.u_gpio,cio_gpio_i[4]
,,,,,,CONDITION,padring,mio_attr_i[4][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[4].q,6

CONNECTION,GPIO4_O,top_earlgrey.u_gpio,cio_gpio_o[4],,IO_GP4
,,,,,,CONDITION,padring,mio_attr_i[4][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[4],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[4].q,7

CONNECTION,GPIO5_I,,IO_GP5,top_earlgrey.u_gpio,cio_gpio_i[5]
,,,,,,CONDITION,padring,mio_attr_i[5][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[5].q,7

CONNECTION,GPIO5_O,top_earlgrey.u_gpio,cio_gpio_o[5],,IO_GP5
,,,,,,CONDITION,padring,mio_attr_i[5][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[5],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[5].q,8

CONNECTION,GPIO6_I,,IO_GP6,top_earlgrey.u_gpio,cio_gpio_i[6]
,,,,,,CONDITION,padring,mio_attr_i[6][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[6].q,8

CONNECTION,GPIO6_O,top_earlgrey.u_gpio,cio_gpio_o[6],,IO_GP6
,,,,,,CONDITION,padring,mio_attr_i[6][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[6],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[6].q,9

CONNECTION,GPIO7_I,,IO_GP7,top_earlgrey.u_gpio,cio_gpio_i[7]
,,,,,,CONDITION,padring,mio_attr_i[7][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[7].q,9

CONNECTION,GPIO7_O,top_earlgrey.u_gpio,cio_gpio_o[7],,IO_GP7
,,,,,,CONDITION,padring,mio_attr_i[7][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[7],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[7].q,10

CONNECTION,GPIO8_I,,IO_GP8,top_earlgrey.u_gpio,cio_gpio_i[8]
,,,,,,CONDITION,padring,mio_attr_i[8][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[8].q,10

CONNECTION,GPIO8_O,top_earlgrey.u_gpio,cio_gpio_o[8],,IO_GP8
,,,,,,CONDITION,padring,mio_attr_i[8][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[8],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[8].q,11

CONNECTION,GPIO9_I,,IO_GP9,top_earlgrey.u_gpio,cio_gpio_i[9]
,,,,,,CONDITION,padring,mio_attr_i[9][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[9].q,11

CONNECTION,GPIO9_O,top_earlgrey.u_gpio,cio_gpio_o[9],,IO_GP9
,,,,,,CONDITION,padring,mio_attr_i[9][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[9],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[9].q,12

CONNECTION,GPIO10_I,,IO_GP10,top_earlgrey.u_gpio,cio_gpio_i[10]
,,,,,,CONDITION,padring,mio_attr_i[10][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[10].q,12

CONNECTION,GPIO10_O,top_earlgrey.u_gpio,cio_gpio_o[10],,IO_GP10
,,,,,,CONDITION,padring,mio_attr_i[10][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[10],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[10].q,13

CONNECTION,GPIO11_I,,IO_GP11,top_earlgrey.u_gpio,cio_gpio_i[11]
,,,,,,CONDITION,padring,mio_attr_i[11][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[11].q,13

CONNECTION,GPIO11_O,top_earlgrey.u_gpio,cio_gpio_o[11],,IO_GP11
,,,,,,CONDITION,padring,mio_attr_i[11][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[11],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[11].q,14

CONNECTION,GPIO12_I,,IO_GP12,top_earlgrey.u_gpio,cio_gpio_i[12]
,,,,,,CONDITION,padring,mio_attr_i[12][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[12].q,14

CONNECTION,GPIO12_O,top_earlgrey.u_gpio,cio_gpio_o[12],,IO_GP12
,,,,,,CONDITION,padring,mio_attr_i[12][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[12],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[12].q,15

CONNECTION,GPIO13_I,,IO_GP13,top_earlgrey.u_gpio,cio_gpio_i[13]
,,,,,,CONDITION,padring,mio_attr_i[13][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[13].q,15

CONNECTION,GPIO13_O,top_earlgrey.u_gpio,cio_gpio_o[13],,IO_GP13
,,,,,,CONDITION,padring,mio_attr_i[13][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[13],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[13].q,16

CONNECTION,GPIO14_I,,IO_GP14,top_earlgrey.u_gpio,cio_gpio_i[14]
,,,,,,CONDITION,padring,mio_attr_i[14][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[14].q,16

CONNECTION,GPIO14_O,top_earlgrey.u_gpio,cio_gpio_o[14],,IO_GP14
,,,,,,CONDITION,padring,mio_attr_i[14][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[14],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[14].q,17

CONNECTION,GPIO15_I,,IO_GP15,top_earlgrey.u_gpio,cio_gpio_i[15]
,,,,,,CONDITION,padring,mio_attr_i[15][0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.periph_insel[15].q,17


CONNECTION,GPIO15_O,top_earlgrey.u_gpio,cio_gpio_o[15],,IO_GP15
,,,,,,CONDITION,padring,mio_attr_i[15][1:0],0
,,,,,,CONDITION,jtag_mux,jtag_en,0
,,,,,,CONDITION,top_earlgrey.u_gpio,cio_gpio_en_o[15],1
,,,,,,CONDITION,top_earlgrey.u_pinmux,reg2hw.mio_outsel[15].q,18

