

================================================================
== Vitis HLS Report for 'EntryConv'
================================================================
* Date:           Sun Jul  9 00:04:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        vitis_workflow2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      148|  1.480 us|  1.480 us|  149|  149|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121  |EntryConv_Pipeline_VITIS_LOOP_8_1  |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
        |grp_EntryConv_Pipeline_OL_fu_134              |EntryConv_Pipeline_OL              |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   13|    2967|   3629|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    253|    -|
|Register         |        -|    -|     267|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   13|    3234|   3953|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|       3|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_EntryConv_Pipeline_OL_fu_134              |EntryConv_Pipeline_OL              |        0|  13|  1264|  1915|    0|
    |grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121  |EntryConv_Pipeline_VITIS_LOOP_8_1  |        0|   0|   627|   556|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|   246|   424|    0|
    |gmem_m_axi_U                                  |gmem_m_axi                         |        4|   0|   830|   734|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        4|  13|  2967|  3629|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_169_p2  |         +|   0|  0|  71|          64|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  71|          64|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  87|         18|    1|         18|
    |gmem_ARADDR    |  20|          4|   64|        256|
    |gmem_ARLEN     |  20|          4|   32|        128|
    |gmem_ARVALID   |  20|          4|    1|          4|
    |gmem_AWADDR    |  14|          3|   64|        192|
    |gmem_AWLEN     |  14|          3|   32|         96|
    |gmem_AWVALID   |  14|          3|    1|          3|
    |gmem_BREADY    |  14|          3|    1|          3|
    |gmem_RREADY    |  14|          3|    1|          3|
    |gmem_WVALID    |   9|          2|    1|          2|
    |gmem_blk_n_AR  |   9|          2|    1|          2|
    |gmem_blk_n_AW  |   9|          2|    1|          2|
    |gmem_blk_n_B   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 253|         53|  201|        711|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  17|   0|   17|          0|
    |grp_EntryConv_Pipeline_OL_fu_134_ap_start_reg              |   1|   0|    1|          0|
    |grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln13_1_reg_281                                       |  62|   0|   62|          0|
    |trunc_ln8_1_reg_270                                        |  62|   0|   62|          0|
    |trunc_ln8_reg_265                                          |  62|   0|   62|          0|
    |trunc_ln_reg_275                                           |  62|   0|   62|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 267|   0|  267|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     EntryConv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     EntryConv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     EntryConv|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%Z_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Z"   --->   Operation 18 'read' 'Z_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%W_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %W"   --->   Operation 19 'read' 'W_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%X_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %X"   --->   Operation 20 'read' 'X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_1_029_loc = alloca i64 1"   --->   Operation 21 'alloca' 'x_1_029_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_2_030_loc = alloca i64 1"   --->   Operation 22 'alloca' 'x_2_030_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w_0_031_loc = alloca i64 1"   --->   Operation 23 'alloca' 'w_0_031_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_1_032_loc = alloca i64 1"   --->   Operation 24 'alloca' 'w_1_032_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_2_033_loc = alloca i64 1"   --->   Operation 25 'alloca' 'w_2_033_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %W_read, i32 2, i32 63" [conv.cpp:8->conv.cpp:33]   --->   Operation 26 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %X_read, i32 2, i32 63" [conv.cpp:8->conv.cpp:33]   --->   Operation 27 'partselect' 'trunc_ln8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.46ns)   --->   "%call_ln8 = call void @EntryConv_Pipeline_VITIS_LOOP_8_1, i32 %gmem, i62 %trunc_ln8, i62 %trunc_ln8_1, i32 %w_2_033_loc, i32 %w_1_032_loc, i32 %w_0_031_loc, i32 %x_2_030_loc, i32 %x_1_029_loc" [conv.cpp:8->conv.cpp:33]   --->   Operation 28 'call' 'call_ln8' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln13 = add i64 %X_read, i64 8" [conv.cpp:13->conv.cpp:33]   --->   Operation 29 'add' 'add_ln13' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln13, i32 2, i32 63" [conv.cpp:13->conv.cpp:33]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Z_read, i32 2, i32 63" [conv.cpp:13->conv.cpp:33]   --->   Operation 31 'partselect' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln8 = call void @EntryConv_Pipeline_VITIS_LOOP_8_1, i32 %gmem, i62 %trunc_ln8, i62 %trunc_ln8_1, i32 %w_2_033_loc, i32 %w_1_032_loc, i32 %w_0_031_loc, i32 %x_2_030_loc, i32 %x_1_029_loc" [conv.cpp:8->conv.cpp:33]   --->   Operation 32 'call' 'call_ln8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i62 %trunc_ln" [conv.cpp:13->conv.cpp:33]   --->   Operation 33 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln13" [conv.cpp:13->conv.cpp:33]   --->   Operation 34 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 41 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 42 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i62 %trunc_ln13_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 43 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln13_1" [conv.cpp:13->conv.cpp:33]   --->   Operation 44 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_1, i32 98" [conv.cpp:13->conv.cpp:33]   --->   Operation 45 'writereq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%w_2_033_loc_load = load i32 %w_2_033_loc"   --->   Operation 46 'load' 'w_2_033_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/1] (0.00ns)   --->   "%w_1_032_loc_load = load i32 %w_1_032_loc"   --->   Operation 47 'load' 'w_1_032_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%w_0_031_loc_load = load i32 %w_0_031_loc"   --->   Operation 48 'load' 'w_0_031_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%x_2_030_loc_load = load i32 %x_2_030_loc"   --->   Operation 49 'load' 'x_2_030_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%x_1_029_loc_load = load i32 %x_1_029_loc"   --->   Operation 50 'load' 'x_1_029_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [2/2] (1.58ns)   --->   "%call_ln13 = call void @EntryConv_Pipeline_OL, i32 %x_2_030_loc_load, i32 %x_1_029_loc_load, i32 %gmem, i62 %trunc_ln13_1, i62 %trunc_ln, i32 %w_0_031_loc_load, i32 %w_1_032_loc_load, i32 %w_2_033_loc_load" [conv.cpp:13->conv.cpp:33]   --->   Operation 51 'call' 'call_ln13' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln13 = call void @EntryConv_Pipeline_OL, i32 %x_2_030_loc_load, i32 %x_1_029_loc_load, i32 %gmem, i62 %trunc_ln13_1, i62 %trunc_ln, i32 %w_0_031_loc_load, i32 %w_1_032_loc_load, i32 %w_2_033_loc_load" [conv.cpp:13->conv.cpp:33]   --->   Operation 52 'call' 'call_ln13' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 53 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [conv.cpp:23->conv.cpp:33]   --->   Operation 53 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 54 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [conv.cpp:23->conv.cpp:33]   --->   Operation 54 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 55 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [conv.cpp:23->conv.cpp:33]   --->   Operation 55 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 56 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [conv.cpp:23->conv.cpp:33]   --->   Operation 56 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [conv.cpp:26]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %X, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %W, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Z, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Z, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_1" [conv.cpp:23->conv.cpp:33]   --->   Operation 67 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [conv.cpp:34]   --->   Operation 68 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Z_read             (read         ) [ 000000000000000000]
W_read             (read         ) [ 000000000000000000]
X_read             (read         ) [ 000000000000000000]
x_1_029_loc        (alloca       ) [ 011111111111000000]
x_2_030_loc        (alloca       ) [ 011111111111000000]
w_0_031_loc        (alloca       ) [ 011111111111000000]
w_1_032_loc        (alloca       ) [ 011111111111000000]
w_2_033_loc        (alloca       ) [ 011111111111000000]
trunc_ln8          (partselect   ) [ 001000000000000000]
trunc_ln8_1        (partselect   ) [ 001000000000000000]
add_ln13           (add          ) [ 000000000000000000]
trunc_ln           (partselect   ) [ 001111111111100000]
trunc_ln13_1       (partselect   ) [ 001111111111100000]
call_ln8           (call         ) [ 000000000000000000]
sext_ln13          (sext         ) [ 000000000000000000]
gmem_addr          (getelementptr) [ 000011111110000000]
empty              (readreq      ) [ 000000000000000000]
sext_ln13_1        (sext         ) [ 000000000000000000]
gmem_addr_1        (getelementptr) [ 000000000001111111]
empty_26           (writereq     ) [ 000000000000000000]
w_2_033_loc_load   (load         ) [ 000000000000100000]
w_1_032_loc_load   (load         ) [ 000000000000100000]
w_0_031_loc_load   (load         ) [ 000000000000100000]
x_2_030_loc_load   (load         ) [ 000000000000100000]
x_1_029_loc_load   (load         ) [ 000000000000100000]
call_ln13          (call         ) [ 000000000000000000]
spectopmodule_ln26 (spectopmodule) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000]
empty_27           (writeresp    ) [ 000000000000000000]
ret_ln34           (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Z">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Z"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntryConv_Pipeline_VITIS_LOOP_8_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EntryConv_Pipeline_OL"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_1_029_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1_029_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_2_030_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2_030_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="w_0_031_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_031_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="w_1_032_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_1_032_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="w_2_033_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2_033_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Z_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Z_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="W_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="X_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_readreq_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_writeresp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_26/10 empty_27/13 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="62" slack="0"/>
<pin id="125" dir="0" index="3" bw="62" slack="0"/>
<pin id="126" dir="0" index="4" bw="32" slack="0"/>
<pin id="127" dir="0" index="5" bw="32" slack="0"/>
<pin id="128" dir="0" index="6" bw="32" slack="0"/>
<pin id="129" dir="0" index="7" bw="32" slack="0"/>
<pin id="130" dir="0" index="8" bw="32" slack="0"/>
<pin id="131" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_EntryConv_Pipeline_OL_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="32" slack="0"/>
<pin id="139" dir="0" index="4" bw="62" slack="10"/>
<pin id="140" dir="0" index="5" bw="62" slack="10"/>
<pin id="141" dir="0" index="6" bw="32" slack="0"/>
<pin id="142" dir="0" index="7" bw="32" slack="0"/>
<pin id="143" dir="0" index="8" bw="32" slack="0"/>
<pin id="144" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln13/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln8_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="7" slack="0"/>
<pin id="152" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln8_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln13_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="62" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="0" index="3" bw="7" slack="0"/>
<pin id="180" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln13_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="62" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="0" index="2" bw="3" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="62" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln13_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="62" slack="2"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="gmem_addr_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln13_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="62" slack="9"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gmem_addr_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/10 "/>
</bind>
</comp>

<comp id="215" class="1004" name="w_2_033_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="10"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_033_loc_load/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="w_1_032_loc_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="10"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_1_032_loc_load/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="w_0_031_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="10"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_0_031_loc_load/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="x_2_030_loc_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="10"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_030_loc_load/11 "/>
</bind>
</comp>

<comp id="231" class="1004" name="x_1_029_loc_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="10"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_029_loc_load/11 "/>
</bind>
</comp>

<comp id="235" class="1005" name="x_1_029_loc_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_1_029_loc "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_2_030_loc_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_2_030_loc "/>
</bind>
</comp>

<comp id="247" class="1005" name="w_0_031_loc_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_0_031_loc "/>
</bind>
</comp>

<comp id="253" class="1005" name="w_1_032_loc_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_1_032_loc "/>
</bind>
</comp>

<comp id="259" class="1005" name="w_2_033_loc_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="w_2_033_loc "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln8_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="62" slack="1"/>
<pin id="267" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln8_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="62" slack="1"/>
<pin id="272" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="trunc_ln_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="62" slack="2"/>
<pin id="277" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="281" class="1005" name="trunc_ln13_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="62" slack="9"/>
<pin id="283" dir="1" index="1" bw="62" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="gmem_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="gmem_addr_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="3"/>
<pin id="294" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="94" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="157"><net_src comp="147" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="100" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="168"><net_src comp="158" pin="4"/><net_sink comp="121" pin=3"/></net>

<net id="173"><net_src comp="100" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="88" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="198" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="134" pin=8"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="134" pin=7"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="134" pin=6"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="238"><net_src comp="68" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="121" pin=8"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="244"><net_src comp="72" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="121" pin=7"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="250"><net_src comp="76" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="121" pin=6"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="256"><net_src comp="80" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="121" pin=5"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="262"><net_src comp="84" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="121" pin=4"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="268"><net_src comp="147" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="273"><net_src comp="158" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="121" pin=3"/></net>

<net id="278"><net_src comp="175" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="134" pin=5"/></net>

<net id="284"><net_src comp="185" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="134" pin=4"/></net>

<net id="290"><net_src comp="198" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="295"><net_src comp="208" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="113" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: EntryConv : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: EntryConv : X | {1 }
	Port: EntryConv : W | {1 }
	Port: EntryConv : Z | {1 }
  - Chain level:
	State 1
		call_ln8 : 1
		trunc_ln : 1
	State 2
	State 3
		gmem_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		gmem_addr_1 : 1
		empty_26 : 2
	State 11
		call_ln13 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121 |    0    |    0    |   358   |   353   |
|          |       grp_EntryConv_Pipeline_OL_fu_134       |    13   |  4.764  |   1455  |   1798  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    add   |                add_ln13_fu_169               |    0    |    0    |    0    |    71   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               Z_read_read_fu_88              |    0    |    0    |    0    |    0    |
|   read   |               W_read_read_fu_94              |    0    |    0    |    0    |    0    |
|          |              X_read_read_fu_100              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_106              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_113             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln8_fu_147               |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln8_1_fu_158              |    0    |    0    |    0    |    0    |
|          |                trunc_ln_fu_175               |    0    |    0    |    0    |    0    |
|          |              trunc_ln13_1_fu_185             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln13_fu_195               |    0    |    0    |    0    |    0    |
|          |              sext_ln13_1_fu_205              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    13   |  4.764  |   1813  |   2222  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem_addr_1_reg_292|   32   |
|  gmem_addr_reg_287 |   32   |
|trunc_ln13_1_reg_281|   62   |
| trunc_ln8_1_reg_270|   62   |
|  trunc_ln8_reg_265 |   62   |
|  trunc_ln_reg_275  |   62   |
| w_0_031_loc_reg_247|   32   |
| w_1_032_loc_reg_253|   32   |
| w_2_033_loc_reg_259|   32   |
| x_1_029_loc_reg_235|   32   |
| x_2_030_loc_reg_241|   32   |
+--------------------+--------+
|        Total       |   472  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|              grp_readreq_fu_106              |  p1  |   2  |  32  |   64   ||    9    |
|             grp_writeresp_fu_113             |  p0  |   2  |   1  |    2   |
|             grp_writeresp_fu_113             |  p1  |   2  |  32  |   64   ||    9    |
| grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121 |  p2  |   2  |  62  |   124  ||    9    |
| grp_EntryConv_Pipeline_VITIS_LOOP_8_1_fu_121 |  p3  |   2  |  62  |   124  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   378  ||   7.94  ||    36   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    4   |  1813  |  2222  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   472  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   12   |  2285  |  2258  |
+-----------+--------+--------+--------+--------+
