---
content_type: page
description: 'The reading assignments are from chapters in the course textbook: Rabaey,
  Jan, Anantha Chandrakasan, Bora Nikolic. Digital Integrated Circuits: A Design Perspective.
  2nd ed. Prentice Hall, 2002.'
learning_resource_types:
- Readings
ocw_type: CourseSection
title: Readings
uid: 9a558f90-3947-d4db-f5d4-2d55246d3bb2
---

The reading assignments are from chapters in the [course textbook](http://bwrc.eecs.berkeley.edu/IcBook/): Rabaey, Jan, Anantha Chandrakasan, and Bora Nikolic. _Digital Integrated Circuits: A Design Perspective_. 2nd ed. Upper Saddle River, NJ: Prentice Hall, 2002. ISBN: 0130909963.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
LECÂ #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
READINGS
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
_Challenges in Digital IC Design_  
  
Course Overview
{{< tdclose >}}
{{< tdopen >}}
1
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
_CMOS Inverter I_  
  
MOS Device Model with Sub-micron Effects  
VTC Parameters - DC Characteristics
{{< tdclose >}}
{{< tdopen >}}
3.1-3.3, 5.1-5.3
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
_CMOS Inverter II_  
  
CMOS Propagation Delay  
Parasitic Capacitance Estimation  
Layout of an Inverter  
Supply and Threshold Voltage Scaling  
SPICE Simulation Techniques
{{< tdclose >}}
{{< tdopen >}}
5.4.1, 5.4.2
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
Tutorial on Design Tools - Layout of a CMOS Gate, Extraction, SPICE, IRSIM
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
4
{{< tdclose >}}
{{< tdopen >}}
_CMOS Inverter III_  
  
Components of Energy and Power  
Switching, Short-Circuit and Leakage Components  
SPICE Simulation Techniques
{{< tdclose >}}
{{< tdopen >}}
5.5
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
5
{{< tdclose >}}
{{< tdopen >}}
_Combinational Logic I_  
  
Static CMOS Construction  
Ratioed Logic
{{< tdclose >}}
{{< tdopen >}}
6.1, 6.2.1 (pp. 237-251), 6.2.2
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
6
{{< tdclose >}}
{{< tdopen >}}
_Combinational Logic II_  
  
Pass Transistor / Transmission Gate Logic  
DCVSL  
Introduction to Dynamic Logic
{{< tdclose >}}
{{< tdopen >}}
6.2.3
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
7
{{< tdclose >}}
{{< tdopen >}}
_Combinational Logic III_  
  
Dynamic Logic Design Considerations  
Power Dissipation in CMOS
{{< tdclose >}}
{{< tdopen >}}
6.3
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
8
{{< tdclose >}}
{{< tdopen >}}
_Combinational Logic IV_  
  
Power Consumption in CMOS Logic (cont.)  
Leakage Power Dissipation  
Logical Effort Sizing - Performance Optimization of Digital Circuits
{{< tdclose >}}
{{< tdopen >}}
pp. 251-263, 6.4
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
9
{{< tdclose >}}
{{< tdopen >}}
_Arithmetic Structures / Bit Slice Design_  
  
Adders, Multipliers, Shifters  
Design Methodology  
Layout Techniques and Mapping  
  
_Project Schedule and Guidelines_
{{< tdclose >}}
{{< tdopen >}}
11.1-11.6, 8
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
10
{{< tdclose >}}
{{< tdopen >}}
_Evening Session on Exploring Project Ideas_  
  
Finish Arithmetic Structures and Project Ideas
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
11
{{< tdclose >}}
{{< tdopen >}}
_Guest Lecture by Prof. Tayo Akinwande  
_  
Integrated CMOS Processing
{{< tdclose >}}
{{< tdopen >}}
2
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
12
{{< tdclose >}}
{{< tdopen >}}
_Sequential Circuits I_  
  
Classification / Parameters  
Static Latches and Register
{{< tdclose >}}
{{< tdopen >}}
7.1, 7.2
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
13
{{< tdclose >}}
{{< tdopen >}}
_Sequential Circuits II_  
  
Race Condition  
Dynamic Latches and Registers  
Two Phase vs. Single Phase
{{< tdclose >}}
{{< tdopen >}}
7.3
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
_Quiz #1  
_  
Covers Inverter, Combinational Logic
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
14
{{< tdclose >}}
{{< tdopen >}}
_Sequential Circuits: III_  
  
Pulse Based Registers  
Latch vs. Register Systems  
Metastability
{{< tdclose >}}
{{< tdopen >}}
7.4-7.8, 10.3.4, 10.5.1
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
15
{{< tdclose >}}
{{< tdopen >}}
_Interconnect_  
  
Capacitance Estimation  
Buffer Chains  
Low Swing Drivers  
Power Distribution
{{< tdclose >}}
{{< tdopen >}}
4.1-4.3, 4.4.1-4.4.4, 9
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
16
{{< tdclose >}}
{{< tdopen >}}
_Interconnect (cont.)_  
  
Issues in Timing - Impact of Clock Skew and Jitter
{{< tdclose >}}
{{< tdopen >}}
9, 10.1, 10.2
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
17
{{< tdclose >}}
{{< tdopen >}}
_Clock Distribution_  
  
Origins of Clock Skew / Jitter and Impact on Performance  
Clock Distribution Techniques  
Self-timed Circuits
{{< tdclose >}}
{{< tdopen >}}
10.3.1-10.3.3, 10.4
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
18
{{< tdclose >}}
{{< tdopen >}}
_Memory I: ROM / EPROM / PLA Design_  
  
Organization / Architecture  
Cell Design  
Sense-amplifiers  
PLA folding techniques  
Self-timing
{{< tdclose >}}
{{< tdopen >}}
12
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
19
{{< tdclose >}}
{{< tdopen >}}
_Memory II: SRAM Design_  
  
Cell Design  
Differential Sense Amplifiers  
Self-timing
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
20
{{< tdclose >}}
{{< tdopen >}}
_Memory III_  
  
DRAM Design  
Single Ended Sense Amplifier  
CMOS Scaling
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}

{{< tdclose >}}
{{< tdopen >}}
_Quiz #2_  
  
Covers Arithmetic Structures, Inter-connect, Sequential Circuits and Memory
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
21
{{< tdclose >}}
{{< tdopen >}}
_Advanced Voltage Scaling Techniques_  
  
DC-DC Converter Design  
Performance Feedback  
Dynamic Voltage / Frequency Scaling
{{< tdclose >}}
{{< tdopen >}}
11.7
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
22
{{< tdclose >}}
{{< tdopen >}}
_Power Reduction Through Switching Activity Reduction_  
  
_Testing in VLSI_  
  
Defects, Fault Models, Path Sensitization  
Scan, Built-in-self Test, IDDQ
{{< tdclose >}}
{{< tdopen >}}
Insert H
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
23
{{< tdclose >}}
{{< tdopen >}}
Presentation of Final Projects
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
24
{{< tdclose >}}
{{< tdopen >}}
Presentation of Final Projects (cont.)
{{< tdclose >}}
{{< tdopen >}}

{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}