(* ----------
  Trace file 
  25/4/2010 -- 18h 24mn 21.092596s
  List of commands executed
  ----------  *)
(* ++++ Loading... *)
load[ fir.alpha mute -> True ];
(* ++++  Analyzing ... *)
analyze[ mute -> True ]
(* ++++  Scheduling ... *)
scd[ addConstraints -> {TxD1>=1}, lpResolution -> False, integerSolution -> False ]
(* ++++ Applying schedule ... *)
appSched[  ]
pipeVars[ mute -> True ]
(* ++++ Generating Alpha0 ...*) 
toAlpha0v2[ mute -> True, verbose -> False ]
(* ++++ Generating AlphHard ... *)
alpha0ToAlphard[ mergeDomains -> True, verbose-> False, mute -> True ]
(* ++++ Setting parameter's value ... *)
fixParameter[ N, 4, mute->True ]
fixParameter[ M, 100, mute->True ]
(* ++++ Generating Vhdl ... *)
a2v[ vhdlDir->firSYN/VHDL, mute->True, verbose->False, 
      vhdlPatterns -> False ];
(*
----  Vhdl was generated in Directory firSYN/VHDL
----  Congratulations, you made it ! 
----  Total time: 2.91697 seconds
 *)
