#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 16 14:17:07 2021
# Process ID: 11000
# Current directory: C:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9848 C:\Users\ASUS\Desktop\stall\IP\Supplementary\VGA\VGA.xpr
# Log file: C:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/vivado.log
# Journal file: C:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp05/basic/OExp04-IP2SOC/IP/Supplementary/VGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 744.648 ; gain = 74.840
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/asus/desktop/stall/ip/supplementary/vga/vga.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
ipx::package_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 807.461 ; gain = 1.926
set_property description VGA [ipx::current_core]
set_property display_name VGA [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1'
close_project
open_project C:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/asus/desktop/stall/ip/supplementary/vga/vga.srcs/sources_1 -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
set_property display_name VGA [ipx::current_core]
set_property description VGA [ipx::current_core]
ipx::add_bus_parameter POLARITY [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/ASUS/Desktop/stall/IP/Supplementary/VGA/VGA.srcs/sources_1'
close_project
