{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 15:34:23 2019 " "Info: Processing started: Thu Dec 19 15:34:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW3 -c HW3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW3 -c HW3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 5 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_register~1210 write_reg\[1\] clk 10.477 ns register " "Info: tsu for register \"my_register~1210\" (data pin = \"write_reg\[1\]\", clock pin = \"clk\") is 10.477 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.726 ns + Longest pin register " "Info: + Longest pin to register delay is 13.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns write_reg\[1\] 1 PIN PIN_P20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_P20; Fanout = 16; PIN Node = 'write_reg\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_reg[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.695 ns) + CELL(0.459 ns) 6.449 ns my_register~3451 2 COMB LC_X51_Y9_N1 16 " "Info: 2: + IC(4.695 ns) + CELL(0.459 ns) = 6.449 ns; Loc. = LC_X51_Y9_N1; Fanout = 16; COMB Node = 'my_register~3451'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.154 ns" { write_reg[1] my_register~3451 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.442 ns) + CELL(0.459 ns) 10.350 ns my_register~3457 3 COMB LC_X41_Y21_N5 8 " "Info: 3: + IC(3.442 ns) + CELL(0.459 ns) = 10.350 ns; Loc. = LC_X41_Y21_N5; Fanout = 8; COMB Node = 'my_register~3457'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.901 ns" { my_register~3451 my_register~3457 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.726 ns) 13.726 ns my_register~1210 4 REG LC_X45_Y18_N8 1 " "Info: 4: + IC(2.650 ns) + CELL(0.726 ns) = 13.726 ns; Loc. = LC_X45_Y18_N8; Fanout = 1; REG Node = 'my_register~1210'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { my_register~3457 my_register~1210 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 21.41 % ) " "Info: Total cell delay = 2.939 ns ( 21.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.787 ns ( 78.59 % ) " "Info: Total interconnect delay = 10.787 ns ( 78.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.726 ns" { write_reg[1] my_register~3451 my_register~3457 my_register~1210 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.726 ns" { write_reg[1] {} write_reg[1]~out0 {} my_register~3451 {} my_register~3457 {} my_register~1210 {} } { 0.000ns 0.000ns 4.695ns 3.442ns 2.650ns } { 0.000ns 1.295ns 0.459ns 0.459ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.259 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clk 1 CLK PIN_R3 2048 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 2048; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.560 ns) 3.259 ns my_register~1210 2 REG LC_X45_Y18_N8 1 " "Info: 2: + IC(1.831 ns) + CELL(0.560 ns) = 3.259 ns; Loc. = LC_X45_Y18_N8; Fanout = 1; REG Node = 'my_register~1210'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { clk my_register~1210 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.82 % ) " "Info: Total cell delay = 1.428 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 56.18 % ) " "Info: Total interconnect delay = 1.831 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { clk my_register~1210 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { clk {} clk~out0 {} my_register~1210 {} } { 0.000ns 0.000ns 1.831ns } { 0.000ns 0.868ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.726 ns" { write_reg[1] my_register~3451 my_register~3457 my_register~1210 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.726 ns" { write_reg[1] {} write_reg[1]~out0 {} my_register~3451 {} my_register~3457 {} my_register~1210 {} } { 0.000ns 0.000ns 4.695ns 3.442ns 2.650ns } { 0.000ns 1.295ns 0.459ns 0.459ns 0.726ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.259 ns" { clk my_register~1210 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.259 ns" { clk {} clk~out0 {} my_register~1210 {} } { 0.000ns 0.000ns 1.831ns } { 0.000ns 0.868ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk read_data\[4\] my_register~1557 18.961 ns register " "Info: tco from clock \"clk\" to destination pin \"read_data\[4\]\" through register \"my_register~1557\" is 18.961 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.190 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clk 1 CLK PIN_R3 2048 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 2048; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.560 ns) 3.190 ns my_register~1557 2 REG LC_X34_Y9_N3 1 " "Info: 2: + IC(1.762 ns) + CELL(0.560 ns) = 3.190 ns; Loc. = LC_X34_Y9_N3; Fanout = 1; REG Node = 'my_register~1557'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { clk my_register~1557 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 44.76 % ) " "Info: Total cell delay = 1.428 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.762 ns ( 55.24 % ) " "Info: Total interconnect delay = 1.762 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk my_register~1557 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~out0 {} my_register~1557 {} } { 0.000ns 0.000ns 1.762ns } { 0.000ns 0.868ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.595 ns + Longest register pin " "Info: + Longest register to pin delay is 15.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_register~1557 1 REG LC_X34_Y9_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y9_N3; Fanout = 1; REG Node = 'my_register~1557'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_register~1557 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.332 ns) 1.456 ns my_register~2896 2 COMB LC_X34_Y10_N4 1 " "Info: 2: + IC(1.124 ns) + CELL(0.332 ns) = 1.456 ns; Loc. = LC_X34_Y10_N4; Fanout = 1; COMB Node = 'my_register~2896'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { my_register~1557 my_register~2896 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.459 ns) 3.034 ns my_register~2897 3 COMB LC_X34_Y12_N9 1 " "Info: 3: + IC(1.119 ns) + CELL(0.459 ns) = 3.034 ns; Loc. = LC_X34_Y12_N9; Fanout = 1; COMB Node = 'my_register~2897'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { my_register~2896 my_register~2897 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.459 ns) 6.090 ns my_register~2898 4 COMB LC_X34_Y22_N2 1 " "Info: 4: + IC(2.597 ns) + CELL(0.459 ns) = 6.090 ns; Loc. = LC_X34_Y22_N2; Fanout = 1; COMB Node = 'my_register~2898'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { my_register~2897 my_register~2898 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.087 ns) 7.332 ns my_register~2901 5 COMB LC_X34_Y20_N3 1 " "Info: 5: + IC(1.155 ns) + CELL(0.087 ns) = 7.332 ns; Loc. = LC_X34_Y20_N3; Fanout = 1; COMB Node = 'my_register~2901'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { my_register~2898 my_register~2901 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.459 ns) 8.148 ns my_register~2902 6 COMB LC_X34_Y20_N1 1 " "Info: 6: + IC(0.357 ns) + CELL(0.459 ns) = 8.148 ns; Loc. = LC_X34_Y20_N1; Fanout = 1; COMB Node = 'my_register~2902'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { my_register~2901 my_register~2902 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.459 ns) 9.889 ns my_register~2913 7 COMB LC_X35_Y22_N5 1 " "Info: 7: + IC(1.282 ns) + CELL(0.459 ns) = 9.889 ns; Loc. = LC_X35_Y22_N5; Fanout = 1; COMB Node = 'my_register~2913'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { my_register~2902 my_register~2913 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.332 ns) 12.051 ns my_register~2914 8 COMB LC_X51_Y25_N4 1 " "Info: 8: + IC(1.830 ns) + CELL(0.332 ns) = 12.051 ns; Loc. = LC_X51_Y25_N4; Fanout = 1; COMB Node = 'my_register~2914'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { my_register~2913 my_register~2914 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(2.495 ns) 15.595 ns read_data\[4\] 9 PIN PIN_K20 0 " "Info: 9: + IC(1.049 ns) + CELL(2.495 ns) = 15.595 ns; Loc. = PIN_K20; Fanout = 0; PIN Node = 'read_data\[4\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { my_register~2914 read_data[4] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.082 ns ( 32.59 % ) " "Info: Total cell delay = 5.082 ns ( 32.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.513 ns ( 67.41 % ) " "Info: Total interconnect delay = 10.513 ns ( 67.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.595 ns" { my_register~1557 my_register~2896 my_register~2897 my_register~2898 my_register~2901 my_register~2902 my_register~2913 my_register~2914 read_data[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.595 ns" { my_register~1557 {} my_register~2896 {} my_register~2897 {} my_register~2898 {} my_register~2901 {} my_register~2902 {} my_register~2913 {} my_register~2914 {} read_data[4] {} } { 0.000ns 1.124ns 1.119ns 2.597ns 1.155ns 0.357ns 1.282ns 1.830ns 1.049ns } { 0.000ns 0.332ns 0.459ns 0.459ns 0.087ns 0.459ns 0.459ns 0.332ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.190 ns" { clk my_register~1557 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.190 ns" { clk {} clk~out0 {} my_register~1557 {} } { 0.000ns 0.000ns 1.762ns } { 0.000ns 0.868ns 0.560ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.595 ns" { my_register~1557 my_register~2896 my_register~2897 my_register~2898 my_register~2901 my_register~2902 my_register~2913 my_register~2914 read_data[4] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.595 ns" { my_register~1557 {} my_register~2896 {} my_register~2897 {} my_register~2898 {} my_register~2901 {} my_register~2902 {} my_register~2913 {} my_register~2914 {} read_data[4] {} } { 0.000ns 1.124ns 1.119ns 2.597ns 1.155ns 0.357ns 1.282ns 1.830ns 1.049ns } { 0.000ns 0.332ns 0.459ns 0.459ns 0.087ns 0.459ns 0.459ns 0.332ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read_reg\[6\] read_data\[1\] 21.671 ns Longest " "Info: Longest tpd from source pin \"read_reg\[6\]\" to destination pin \"read_data\[1\]\" is 21.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.295 ns) 1.295 ns read_reg\[6\] 1 PIN PIN_M19 255 " "Info: 1: + IC(0.000 ns) + CELL(1.295 ns) = 1.295 ns; Loc. = PIN_M19; Fanout = 255; PIN Node = 'read_reg\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_reg[6] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.386 ns) + CELL(0.459 ns) 8.140 ns my_register~2301 2 COMB LC_X39_Y11_N2 1 " "Info: 2: + IC(6.386 ns) + CELL(0.459 ns) = 8.140 ns; Loc. = LC_X39_Y11_N2; Fanout = 1; COMB Node = 'my_register~2301'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { read_reg[6] my_register~2301 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.332 ns) 9.591 ns my_register~2302 3 COMB LC_X39_Y10_N8 1 " "Info: 3: + IC(1.119 ns) + CELL(0.332 ns) = 9.591 ns; Loc. = LC_X39_Y10_N8; Fanout = 1; COMB Node = 'my_register~2302'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { my_register~2301 my_register~2302 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.332 ns) 10.500 ns my_register~2303 4 COMB LC_X40_Y10_N2 1 " "Info: 4: + IC(0.577 ns) + CELL(0.332 ns) = 10.500 ns; Loc. = LC_X40_Y10_N2; Fanout = 1; COMB Node = 'my_register~2303'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { my_register~2302 my_register~2303 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.213 ns) 11.598 ns my_register~2306 5 COMB LC_X44_Y10_N5 1 " "Info: 5: + IC(0.885 ns) + CELL(0.213 ns) = 11.598 ns; Loc. = LC_X44_Y10_N5; Fanout = 1; COMB Node = 'my_register~2306'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { my_register~2303 my_register~2306 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.332 ns) 13.924 ns my_register~2307 6 COMB LC_X47_Y19_N0 1 " "Info: 6: + IC(1.994 ns) + CELL(0.332 ns) = 13.924 ns; Loc. = LC_X47_Y19_N0; Fanout = 1; COMB Node = 'my_register~2307'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { my_register~2306 my_register~2307 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.213 ns) 15.292 ns my_register~2318 7 COMB LC_X48_Y21_N5 1 " "Info: 7: + IC(1.155 ns) + CELL(0.213 ns) = 15.292 ns; Loc. = LC_X48_Y21_N5; Fanout = 1; COMB Node = 'my_register~2318'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { my_register~2307 my_register~2318 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.459 ns) 16.618 ns my_register~2361 8 COMB LC_X44_Y21_N2 1 " "Info: 8: + IC(0.867 ns) + CELL(0.459 ns) = 16.618 ns; Loc. = LC_X44_Y21_N2; Fanout = 1; COMB Node = 'my_register~2361'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { my_register~2318 my_register~2361 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.332 ns) 18.030 ns my_register~2404 9 COMB LC_X45_Y20_N1 1 " "Info: 9: + IC(1.080 ns) + CELL(0.332 ns) = 18.030 ns; Loc. = LC_X45_Y20_N1; Fanout = 1; COMB Node = 'my_register~2404'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { my_register~2361 my_register~2404 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(2.495 ns) 21.671 ns read_data\[1\] 10 PIN PIN_N21 0 " "Info: 10: + IC(1.146 ns) + CELL(2.495 ns) = 21.671 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'read_data\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { my_register~2404 read_data[1] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.462 ns ( 29.82 % ) " "Info: Total cell delay = 6.462 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.209 ns ( 70.18 % ) " "Info: Total interconnect delay = 15.209 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.671 ns" { read_reg[6] my_register~2301 my_register~2302 my_register~2303 my_register~2306 my_register~2307 my_register~2318 my_register~2361 my_register~2404 read_data[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.671 ns" { read_reg[6] {} read_reg[6]~out0 {} my_register~2301 {} my_register~2302 {} my_register~2303 {} my_register~2306 {} my_register~2307 {} my_register~2318 {} my_register~2361 {} my_register~2404 {} read_data[1] {} } { 0.000ns 0.000ns 6.386ns 1.119ns 0.577ns 0.885ns 1.994ns 1.155ns 0.867ns 1.080ns 1.146ns } { 0.000ns 1.295ns 0.459ns 0.332ns 0.332ns 0.213ns 0.332ns 0.213ns 0.459ns 0.332ns 2.495ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_register~1496 write_data\[7\] clk -1.673 ns register " "Info: th for register \"my_register~1496\" (data pin = \"write_data\[7\]\", clock pin = \"clk\") is -1.673 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.260 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clk 1 CLK PIN_R3 2048 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R3; Fanout = 2048; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.560 ns) 3.260 ns my_register~1496 2 REG LC_X52_Y19_N9 1 " "Info: 2: + IC(1.832 ns) + CELL(0.560 ns) = 3.260 ns; Loc. = LC_X52_Y19_N9; Fanout = 1; REG Node = 'my_register~1496'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.392 ns" { clk my_register~1496 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.80 % ) " "Info: Total cell delay = 1.428 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 56.20 % ) " "Info: Total interconnect delay = 1.832 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { clk my_register~1496 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.260 ns" { clk {} clk~out0 {} my_register~1496 {} } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.868ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.033 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns write_data\[7\] 1 PIN PIN_M26 256 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_M26; Fanout = 256; PIN Node = 'write_data\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.075 ns) + CELL(0.090 ns) 5.033 ns my_register~1496 2 REG LC_X52_Y19_N9 1 " "Info: 2: + IC(4.075 ns) + CELL(0.090 ns) = 5.033 ns; Loc. = LC_X52_Y19_N9; Fanout = 1; REG Node = 'my_register~1496'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { write_data[7] my_register~1496 } "NODE_NAME" } } { "Vhdl1.vhd" "" { Text "D:/VLSI/HW3B/Vhdl1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 19.03 % ) " "Info: Total cell delay = 0.958 ns ( 19.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.075 ns ( 80.97 % ) " "Info: Total interconnect delay = 4.075 ns ( 80.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { write_data[7] my_register~1496 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { write_data[7] {} write_data[7]~out0 {} my_register~1496 {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 0.868ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { clk my_register~1496 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.260 ns" { clk {} clk~out0 {} my_register~1496 {} } { 0.000ns 0.000ns 1.832ns } { 0.000ns 0.868ns 0.560ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { write_data[7] my_register~1496 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { write_data[7] {} write_data[7]~out0 {} my_register~1496 {} } { 0.000ns 0.000ns 4.075ns } { 0.000ns 0.868ns 0.090ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 15:34:23 2019 " "Info: Processing ended: Thu Dec 19 15:34:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
