$date
	Wed Nov 05 00:29:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ring_using_dec_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module ring_using_dec_ins $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 2 $ w [1:0] $end
$var wire 4 % Q [3:0] $end
$var wire 1 & B $end
$var wire 1 ' A $end
$scope module TFF1 $end
$var wire 1 ( T $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ' Q $end
$upscope $end
$scope module TFF2 $end
$var wire 1 ) T $end
$var wire 1 ' clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module dec2to4_ins $end
$var wire 1 * en $end
$var wire 2 + w [1:0] $end
$var reg 4 , y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 ,
b0 +
1*
1)
1(
0'
0&
b1000 %
b0 $
0#
0"
b1000 !
$end
#2
1#
1"
#4
b100 !
b100 %
b100 ,
b1 $
b1 +
1'
0"
#6
1"
#8
1&
b10 !
b10 %
b10 ,
b10 $
b10 +
0'
0"
#10
1"
#12
b1 !
b1 %
b1 ,
b11 $
b11 +
1'
0"
#14
1"
#16
0&
b1000 !
b1000 %
b1000 ,
b0 $
b0 +
0'
0"
#18
1"
#20
b100 !
b100 %
b100 ,
b1 $
b1 +
1'
0"
#22
1"
#24
1&
b10 !
b10 %
b10 ,
b10 $
b10 +
0'
0"
#26
1"
#28
b1 !
b1 %
b1 ,
b11 $
b11 +
1'
0"
#30
1"
#32
0&
b1000 !
b1000 %
b1000 ,
b0 $
b0 +
0'
0"
#34
1"
#36
b100 !
b100 %
b100 ,
b1 $
b1 +
1'
0"
#38
1"
#40
1&
b10 !
b10 %
b10 ,
b10 $
b10 +
0'
0"
#42
1"
