From 9d6cd8fac7decbb3dd265347b4307ea8747b423f Mon Sep 17 00:00:00 2001
From: "zhancai.yang" <zhancai.yang@amlogic.com>
Date: Mon, 19 May 2014 12:26:34 +0800
Subject: [PATCH 4132/5965] PD#92000 add M8 bb support

---
 drivers/amlogic/wifi/wifi_dt.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/amlogic/wifi/wifi_dt.c b/drivers/amlogic/wifi/wifi_dt.c
index a2f5ad39aecd..4f2cf74431ae 100755
--- a/drivers/amlogic/wifi/wifi_dt.c
+++ b/drivers/amlogic/wifi/wifi_dt.c
@@ -189,7 +189,7 @@ int wifi_setup_dt()
 	//setup 32k clock
 	wifi_request_32k_clk(1, OWNER_NAME);
 	
-#ifndef CONFIG_ARCH_MESON8
+#if ((!(defined CONFIG_ARCH_MESON8)) && (!(defined CONFIG_ARCH_MESON8B)))
 	//setup sdio pullup
 	aml_clr_reg32_mask(P_PAD_PULL_UP_REG4,0xf|1<<8|1<<9|1<<11|1<<12);		
 	aml_clr_reg32_mask(P_PAD_PULL_UP_REG2,1<<7|1<<8|1<<9);	
@@ -282,7 +282,7 @@ void wifi_request_32k_clk(int is_on, const char *requestor)
 			amlogic_gpio_direction_output(wifi_info.clock_32k_pin, 0, OWNER_NAME);
 			CHECK_RET(ret);
 			SHOW_PIN_OWN("clock_32k_pin", wifi_info.clock_32k_pin);
-#ifdef CONFIG_ARCH_MESON8
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
 			aml_set_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<22);//set mode GPIOX_10-->CLK_OUT3
 #else
             if(wifi_info.clock_32k_pin == 96) { // GPIOD_1, as PWM_D output
@@ -305,7 +305,7 @@ void wifi_request_32k_clk(int is_on, const char *requestor)
         if(clk_32k_on < 0)
             clk_32k_on = 0; 
 		if (clk_32k_on == 0) {
-#ifdef CONFIG_ARCH_MESON8
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
                         aml_clr_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<22);
 #else
 			aml_clr_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<21);
-- 
2.19.0

