[2021-09-09 09:06:40,909]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 09:06:40,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:41,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; ".

Peak memory: 14262272 bytes

[2021-09-09 09:06:41,536]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:41,668]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34615296 bytes

[2021-09-09 09:06:41,670]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 09:06:41,670]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:41,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :154
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :154
score:100
	Report mapping result:
		klut_size()     :216
		klut.num_gates():154
		max delay       :9
		max area        :154
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :123
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 8249344 bytes

[2021-09-09 09:06:41,719]mapper_test.py:220:[INFO]: area: 154 level: 9
[2021-09-09 10:54:21,748]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 10:54:21,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:22,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; ".

Peak memory: 14553088 bytes

[2021-09-09 10:54:22,357]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:22,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-09-09 10:54:22,494]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 10:54:22,495]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:24,414]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :154
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :253
score:100
	Report mapping result:
		klut_size()     :216
		klut.num_gates():154
		max delay       :9
		max area        :154
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :123
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16486400 bytes

[2021-09-09 10:54:24,415]mapper_test.py:220:[INFO]: area: 154 level: 9
[2021-09-09 12:23:24,059]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 12:23:24,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:24,692]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; ".

Peak memory: 14336000 bytes

[2021-09-09 12:23:24,693]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:24,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34729984 bytes

[2021-09-09 12:23:24,837]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 12:23:24,837]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:26,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :152
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :254
score:100
	Report mapping result:
		klut_size()     :214
		klut.num_gates():152
		max delay       :9
		max area        :152
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :121
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16351232 bytes

[2021-09-09 12:23:26,867]mapper_test.py:220:[INFO]: area: 152 level: 9
[2021-09-09 14:47:02,939]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 14:47:02,939]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:47:03,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 14:47:03,514]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:47:03,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34725888 bytes

[2021-09-09 14:47:03,642]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 14:47:03,642]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:47:05,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16470016 bytes

[2021-09-09 14:47:05,570]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-09 14:51:52,152]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 14:51:52,152]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:52,152]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:52,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34545664 bytes

[2021-09-09 14:51:52,320]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 14:51:52,321]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:54,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16379904 bytes

[2021-09-09 14:51:54,315]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-09 15:20:52,936]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 15:20:52,936]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:52,936]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:53,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-09-09 15:20:53,106]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 15:20:53,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:55,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16474112 bytes

[2021-09-09 15:20:55,151]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-09 15:58:52,120]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 15:58:52,121]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:52,121]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:52,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34242560 bytes

[2021-09-09 15:58:52,291]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 15:58:52,292]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:54,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16343040 bytes

[2021-09-09 15:58:54,450]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-09 16:33:28,336]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 16:33:28,337]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:28,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:28,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34656256 bytes

[2021-09-09 16:33:28,478]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 16:33:28,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:30,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16478208 bytes

[2021-09-09 16:33:30,599]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-09 17:10:11,071]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-09 17:10:11,072]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:11,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:11,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34447360 bytes

[2021-09-09 17:10:11,258]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-09 17:10:11,258]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:13,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16343040 bytes

[2021-09-09 17:10:13,512]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-13 23:18:26,963]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-13 23:18:26,963]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:26,964]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:27,092]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-09-13 23:18:27,094]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-13 23:18:27,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:28,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:17
	current map manager:
		current min nodes:368
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :244
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13590528 bytes

[2021-09-13 23:18:28,940]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-13 23:39:57,401]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-13 23:39:57,401]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:57,402]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:57,538]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33988608 bytes

[2021-09-13 23:39:57,540]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-13 23:39:57,540]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:57,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 7847936 bytes

[2021-09-13 23:39:57,594]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-14 08:46:45,851]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-14 08:46:45,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:45,851]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:45,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-09-14 08:46:45,981]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-14 08:46:45,982]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:47,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16347136 bytes

[2021-09-14 08:46:47,835]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-14 09:18:53,256]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-14 09:18:53,256]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:53,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:53,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-09-14 09:18:53,389]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-14 09:18:53,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:53,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 8380416 bytes

[2021-09-14 09:18:53,453]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-15 15:22:44,375]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-15 15:22:44,375]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:44,375]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:44,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-09-15 15:22:44,497]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-15 15:22:44,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:46,271]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 16216064 bytes

[2021-09-15 15:22:46,271]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-15 15:52:32,763]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-15 15:52:32,763]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:32,763]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:32,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-09-15 15:52:32,887]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-15 15:52:32,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:32,930]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 8028160 bytes

[2021-09-15 15:52:32,931]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-18 13:53:24,734]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-18 13:53:24,735]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:24,735]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:24,848]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34160640 bytes

[2021-09-18 13:53:24,850]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-18 13:53:24,851]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:26,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13185024 bytes

[2021-09-18 13:53:26,545]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-18 16:18:22,765]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-18 16:18:22,765]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:22,765]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:22,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34353152 bytes

[2021-09-18 16:18:22,884]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-18 16:18:22,884]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:24,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :236
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-09-18 16:18:24,640]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-22 08:52:55,698]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-22 08:52:55,699]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:55,699]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:55,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34312192 bytes

[2021-09-22 08:52:55,822]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-22 08:52:55,822]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:56,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :10
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11960320 bytes

[2021-09-22 08:52:56,680]mapper_test.py:220:[INFO]: area: 169 level: 10
[2021-09-22 11:17:13,410]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-22 11:17:13,411]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:13,411]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:13,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-09-22 11:17:13,579]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-22 11:17:13,579]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:15,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-09-22 11:17:15,337]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-23 16:35:06,224]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-23 16:35:06,224]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:06,224]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:06,349]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34365440 bytes

[2021-09-23 16:35:06,352]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-23 16:35:06,352]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:08,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12976128 bytes

[2021-09-23 16:35:08,149]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-23 16:59:11,234]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-23 16:59:11,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:11,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:11,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34009088 bytes

[2021-09-23 16:59:11,359]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-23 16:59:11,359]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:13,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-09-23 16:59:13,147]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-23 17:40:18,908]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-23 17:40:18,908]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:18,909]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:19,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-23 17:40:19,027]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-23 17:40:19,027]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:20,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13090816 bytes

[2021-09-23 17:40:20,731]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-23 17:59:50,256]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-23 17:59:50,257]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:50,257]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:50,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-09-23 17:59:50,376]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-23 17:59:50,376]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:52,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12980224 bytes

[2021-09-23 17:59:52,122]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-27 16:27:16,393]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-27 16:27:16,394]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:16,394]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:16,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-09-27 16:27:16,572]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-27 16:27:16,572]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:18,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13123584 bytes

[2021-09-27 16:27:18,353]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-27 17:34:08,358]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-27 17:34:08,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:08,359]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:08,478]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34246656 bytes

[2021-09-27 17:34:08,481]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-27 17:34:08,481]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:10,218]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
balancing!
	current map manager:
		current min nodes:368
		current min depth:18
rewriting!
	current map manager:
		current min nodes:368
		current min depth:18
balancing!
	current map manager:
		current min nodes:368
		current min depth:16
rewriting!
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13365248 bytes

[2021-09-27 17:34:10,218]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-28 02:00:18,967]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-28 02:00:18,967]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:18,967]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:19,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34078720 bytes

[2021-09-28 02:00:19,088]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-28 02:00:19,089]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:20,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13238272 bytes

[2021-09-28 02:00:20,810]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-28 16:40:18,898]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-28 16:40:18,898]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:18,898]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:19,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34402304 bytes

[2021-09-28 16:40:19,069]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-28 16:40:19,069]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:20,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-09-28 16:40:20,765]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-09-28 17:19:13,895]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-09-28 17:19:13,895]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:13,895]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:14,011]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-09-28 17:19:14,013]mapper_test.py:156:[INFO]: area: 114 level: 9
[2021-09-28 17:19:14,014]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:15,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 13127680 bytes

[2021-09-28 17:19:15,756]mapper_test.py:220:[INFO]: area: 169 level: 9
[2021-10-09 10:37:18,168]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-09 10:37:18,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:18,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:18,340]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-10-09 10:37:18,342]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-09 10:37:18,342]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:18,515]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :235
score:100
	Report mapping result:
		klut_size()     :297
		klut.num_gates():235
		max delay       :7
		max area        :235
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 8294400 bytes

[2021-10-09 10:37:18,516]mapper_test.py:224:[INFO]: area: 235 level: 7
[2021-10-09 11:19:58,981]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-09 11:19:58,981]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:58,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:59,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34459648 bytes

[2021-10-09 11:19:59,161]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-09 11:19:59,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:59,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :235
score:100
	Report mapping result:
		klut_size()     :297
		klut.num_gates():235
		max delay       :7
		max area        :235
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 8261632 bytes

[2021-10-09 11:19:59,334]mapper_test.py:224:[INFO]: area: 235 level: 7
[2021-10-09 16:28:29,040]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-09 16:28:29,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:29,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:29,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34295808 bytes

[2021-10-09 16:28:29,167]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-09 16:28:29,167]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:30,034]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11452416 bytes

[2021-10-09 16:28:30,035]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-09 16:45:39,562]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-09 16:45:39,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:39,563]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:39,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34156544 bytes

[2021-10-09 16:45:39,683]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-09 16:45:39,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:40,605]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11419648 bytes

[2021-10-09 16:45:40,605]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-12 10:50:02,568]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-12 10:50:02,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:02,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:02,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34271232 bytes

[2021-10-12 10:50:02,693]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-12 10:50:02,694]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:04,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12201984 bytes

[2021-10-12 10:50:04,551]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-12 11:13:52,697]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-12 11:13:52,697]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:52,697]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:52,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34275328 bytes

[2021-10-12 11:13:52,833]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-12 11:13:52,833]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:52,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :235
score:100
	Report mapping result:
		klut_size()     :297
		klut.num_gates():235
		max delay       :7
		max area        :235
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :103
		LUT fanins:4	 numbers :79
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 7938048 bytes

[2021-10-12 11:13:52,950]mapper_test.py:224:[INFO]: area: 235 level: 7
[2021-10-12 13:25:28,774]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-12 13:25:28,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:28,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:28,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-10-12 13:25:28,957]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-12 13:25:28,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:30,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-10-12 13:25:30,769]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-12 14:56:04,419]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-12 14:56:04,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:04,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:04,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-10-12 14:56:04,545]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-12 14:56:04,545]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:06,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :234
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11603968 bytes

[2021-10-12 14:56:06,323]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-12 18:40:38,642]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-12 18:40:38,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:38,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:38,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34148352 bytes

[2021-10-12 18:40:38,812]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-12 18:40:38,812]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:40,617]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :239
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11370496 bytes

[2021-10-12 18:40:40,618]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-18 11:34:06,872]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-18 11:34:06,873]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:06,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:06,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34410496 bytes

[2021-10-18 11:34:06,995]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-18 11:34:06,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:08,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :239
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-18 11:34:08,834]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-18 12:02:33,413]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-18 12:02:33,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-10-18 12:02:33,538]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-18 12:02:33,538]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6524928 bytes

[2021-10-18 12:02:33,570]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-19 14:10:30,849]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-19 14:10:30,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:30,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:30,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-10-19 14:10:30,971]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-19 14:10:30,971]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:30,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6520832 bytes

[2021-10-19 14:10:31,000]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-22 13:28:37,047]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-22 13:28:37,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:37,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:37,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33837056 bytes

[2021-10-22 13:28:37,180]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-22 13:28:37,180]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:37,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 9420800 bytes

[2021-10-22 13:28:37,283]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-22 13:49:29,879]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-22 13:49:29,879]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:29,880]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:30,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33923072 bytes

[2021-10-22 13:49:30,009]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-22 13:49:30,009]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:30,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 9441280 bytes

[2021-10-22 13:49:30,117]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-22 14:00:52,041]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-22 14:00:52,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:52,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:52,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-10-22 14:00:52,167]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-22 14:00:52,167]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:52,197]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6574080 bytes

[2021-10-22 14:00:52,198]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-22 14:04:12,740]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-22 14:04:12,740]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:12,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:12,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34074624 bytes

[2021-10-22 14:04:12,859]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-22 14:04:12,860]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:12,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6504448 bytes

[2021-10-22 14:04:12,889]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-23 13:24:18,743]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-23 13:24:18,744]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:18,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:18,919]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-10-23 13:24:18,922]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-23 13:24:18,922]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:20,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :221
score:100
	Report mapping result:
		klut_size()     :283
		klut.num_gates():221
		max delay       :8
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :88
		LUT fanins:4	 numbers :62
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11571200 bytes

[2021-10-23 13:24:20,785]mapper_test.py:224:[INFO]: area: 221 level: 8
[2021-10-24 17:35:31,654]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-24 17:35:31,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:31,654]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:31,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-10-24 17:35:31,805]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-24 17:35:31,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:33,599]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :221
score:100
	Report mapping result:
		klut_size()     :283
		klut.num_gates():221
		max delay       :8
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :88
		LUT fanins:4	 numbers :62
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-24 17:35:33,600]mapper_test.py:224:[INFO]: area: 221 level: 8
[2021-10-24 17:55:57,754]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-24 17:55:57,754]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:57,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:57,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34525184 bytes

[2021-10-24 17:55:57,885]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-24 17:55:57,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:59,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:18
	current map manager:
		current min nodes:368
		current min depth:16
	current map manager:
		current min nodes:368
		current min depth:16
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :169
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :239
score:100
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11395072 bytes

[2021-10-24 17:55:59,643]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-26 10:24:05,341]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-26 10:24:05,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:05,342]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-10-26 10:24:05,488]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-26 10:24:05,488]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:05,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	current map manager:
		current min nodes:368
		current min depth:24
	Report mapping result:
		klut_size()     :216
		klut.num_gates():154
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :98
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6361088 bytes

[2021-10-26 10:24:05,524]mapper_test.py:224:[INFO]: area: 154 level: 9
[2021-10-26 10:53:13,708]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-26 10:53:13,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:13,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:13,829]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-10-26 10:53:13,831]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-26 10:53:13,831]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:15,643]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :216
		klut.num_gates():154
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :98
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-26 10:53:15,644]mapper_test.py:224:[INFO]: area: 154 level: 9
[2021-10-26 11:14:59,438]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-26 11:14:59,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:59,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:59,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-10-26 11:14:59,613]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-26 11:14:59,613]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:01,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :270
		klut.num_gates():208
		max delay       :8
		max area        :221
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :113
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11554816 bytes

[2021-10-26 11:15:01,369]mapper_test.py:224:[INFO]: area: 208 level: 8
[2021-10-26 12:13:04,443]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-26 12:13:04,443]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:04,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:04,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33894400 bytes

[2021-10-26 12:13:04,616]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-26 12:13:04,616]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:06,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-10-26 12:13:06,402]mapper_test.py:224:[INFO]: area: 169 level: 9
[2021-10-26 14:11:44,485]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-26 14:11:44,485]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:44,485]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-10-26 14:11:44,662]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-26 14:11:44,662]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:44,715]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :216
		klut.num_gates():154
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :98
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6418432 bytes

[2021-10-26 14:11:44,716]mapper_test.py:224:[INFO]: area: 154 level: 9
[2021-10-29 16:08:46,673]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-10-29 16:08:46,674]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:46,674]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:46,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-10-29 16:08:46,797]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-10-29 16:08:46,797]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:46,831]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :288
		klut.num_gates():226
		max delay       :9
		max area        :226
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :110
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
Peak memory: 6262784 bytes

[2021-10-29 16:08:46,832]mapper_test.py:224:[INFO]: area: 226 level: 9
[2021-11-03 09:49:46,238]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-03 09:49:46,238]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:46,239]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:46,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-11-03 09:49:46,361]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-03 09:49:46,361]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:46,410]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :288
		klut.num_gates():226
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :110
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 6926336 bytes

[2021-11-03 09:49:46,411]mapper_test.py:226:[INFO]: area: 226 level: 9
[2021-11-03 10:01:45,526]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-03 10:01:45,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:45,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:45,651]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34029568 bytes

[2021-11-03 10:01:45,653]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-03 10:01:45,653]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:45,706]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :309
		klut.num_gates():247
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :121
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 6901760 bytes

[2021-11-03 10:01:45,706]mapper_test.py:226:[INFO]: area: 247 level: 9
[2021-11-03 13:41:46,071]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-03 13:41:46,071]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:46,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:46,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34267136 bytes

[2021-11-03 13:41:46,246]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-03 13:41:46,247]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:46,308]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :309
		klut.num_gates():247
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :121
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 6950912 bytes

[2021-11-03 13:41:46,309]mapper_test.py:226:[INFO]: area: 247 level: 9
[2021-11-03 13:48:01,415]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-03 13:48:01,415]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:01,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:01,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-11-03 13:48:01,590]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-03 13:48:01,591]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:01,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :309
		klut.num_gates():247
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :65
		LUT fanins:3	 numbers :61
		LUT fanins:4	 numbers :121
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 6987776 bytes

[2021-11-03 13:48:01,654]mapper_test.py:226:[INFO]: area: 247 level: 9
[2021-11-04 15:54:52,107]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-04 15:54:52,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:52,108]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:52,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-11-04 15:54:52,239]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-04 15:54:52,240]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:52,300]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 6967296 bytes

[2021-11-04 15:54:52,300]mapper_test.py:226:[INFO]: area: 161 level: 9
[2021-11-04 17:06:49,134]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-04 17:06:49,138]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:49,139]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:49,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-11-04 17:06:49,263]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-04 17:06:49,264]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:49,343]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.008943 secs
Mapping time: 0.008941 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig_output.v
	Peak memory: 7008256 bytes

[2021-11-04 17:06:49,344]mapper_test.py:230:[INFO]: area: 161 level: 9
[2021-11-16 12:26:47,309]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-16 12:26:47,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:47,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34193408 bytes

[2021-11-16 12:26:47,435]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-16 12:26:47,436]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:47,485]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.005838 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-16 12:26:47,486]mapper_test.py:228:[INFO]: area: 161 level: 9
[2021-11-16 14:15:42,169]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-16 14:15:42,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:42,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:42,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-11-16 14:15:42,299]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-16 14:15:42,299]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:42,336]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.00612 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-16 14:15:42,337]mapper_test.py:228:[INFO]: area: 161 level: 9
[2021-11-16 14:22:01,482]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-16 14:22:01,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:01,483]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:01,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34385920 bytes

[2021-11-16 14:22:01,710]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-16 14:22:01,711]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:01,771]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.005922 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6307840 bytes

[2021-11-16 14:22:01,772]mapper_test.py:228:[INFO]: area: 161 level: 9
[2021-11-16 14:28:16,088]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-16 14:28:16,089]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:16,089]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:16,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34320384 bytes

[2021-11-16 14:28:16,222]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-16 14:28:16,222]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:16,256]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
best size: 169
curr size: 169
Mapping time: 0.005798 secs
	Report mapping result:
		klut_size()     :223
		klut.num_gates():161
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :41
		LUT fanins:4	 numbers :97
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6397952 bytes

[2021-11-16 14:28:16,257]mapper_test.py:228:[INFO]: area: 161 level: 9
[2021-11-17 16:34:39,834]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-17 16:34:39,835]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:39,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:39,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-11-17 16:34:39,960]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-17 16:34:39,960]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:39,994]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.005787 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6787072 bytes

[2021-11-17 16:34:39,994]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-18 10:17:05,104]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-18 10:17:05,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:05,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:05,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-11-18 10:17:05,234]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-18 10:17:05,235]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:05,275]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.011894 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6983680 bytes

[2021-11-18 10:17:05,276]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-23 16:09:55,820]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-23 16:09:55,820]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:55,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:55,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34365440 bytes

[2021-11-23 16:09:55,947]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-23 16:09:55,947]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:55,988]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.011689 secs
	Report mapping result:
		klut_size()     :215
		klut.num_gates():153
		max delay       :9
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :99
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6856704 bytes

[2021-11-23 16:09:55,988]mapper_test.py:228:[INFO]: area: 153 level: 9
[2021-11-23 16:40:53,263]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-23 16:40:53,264]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:53,264]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:53,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-11-23 16:40:53,456]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-23 16:40:53,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:53,518]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.01769 secs
	Report mapping result:
		klut_size()     :215
		klut.num_gates():153
		max delay       :9
		max area        :153
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :99
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6864896 bytes

[2021-11-23 16:40:53,519]mapper_test.py:228:[INFO]: area: 153 level: 9
[2021-11-24 11:37:43,558]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 11:37:43,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:43,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 11:37:43,681]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 11:37:43,682]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:43,710]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.000327 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-24 11:37:43,711]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-24 12:00:58,424]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 12:00:58,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:58,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-11-24 12:00:58,551]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 12:00:58,551]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,583]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.000317 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-24 12:00:58,584]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-24 12:04:25,115]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 12:04:25,115]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:25,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33869824 bytes

[2021-11-24 12:04:25,290]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 12:04:25,291]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:25,332]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.005747 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6799360 bytes

[2021-11-24 12:04:25,332]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-24 12:10:17,496]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 12:10:17,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34258944 bytes

[2021-11-24 12:10:17,620]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 12:10:17,620]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,648]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00169 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():110
		max delay       :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :59
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6627328 bytes

[2021-11-24 12:10:17,649]mapper_test.py:228:[INFO]: area: 110 level: 12
[2021-11-24 12:56:23,737]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 12:56:23,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:23,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:23,857]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-11-24 12:56:23,860]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 12:56:23,860]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:23,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.009137 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 6799360 bytes

[2021-11-24 12:56:23,914]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-24 13:00:43,378]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 13:00:43,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:43,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:43,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 33931264 bytes

[2021-11-24 13:00:43,507]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 13:00:43,507]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:45,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.005642 secs
Mapping time: 0.0093 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 11030528 bytes

[2021-11-24 13:00:45,349]mapper_test.py:228:[INFO]: area: 169 level: 9
[2021-11-24 13:24:22,479]mapper_test.py:79:[INFO]: run case "C880.iscas_comb"
[2021-11-24 13:24:22,479]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:22,480]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:22,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     307.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    9.00.  Ar =     169.0.  Edge =      509.  Cut =     1800.  T =     0.00 sec
P:  Del =    9.00.  Ar =     129.0.  Edge =      457.  Cut =     1773.  T =     0.00 sec
P:  Del =    9.00.  Ar =     124.0.  Edge =      413.  Cut =     1785.  T =     0.00 sec
E:  Del =    9.00.  Ar =     121.0.  Edge =      410.  Cut =     1785.  T =     0.00 sec
F:  Del =    9.00.  Ar =     124.0.  Edge =      407.  Cut =     1562.  T =     0.00 sec
E:  Del =    9.00.  Ar =     120.0.  Edge =      396.  Cut =     1562.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1565.  T =     0.00 sec
A:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
E:  Del =    9.00.  Ar =     114.0.  Edge =      378.  Cut =     1564.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     21.05 %
Or           =        0      0.00 %
Other        =       90     78.95 %
TOTAL        =      114    100.00 %
Level =    1.  COs =   11.    42.3 %
Level =    2.  COs =    6.    65.4 %
Level =    7.  COs =    3.    76.9 %
Level =    8.  COs =    3.    88.5 %
Level =    9.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-11-24 13:24:22,603]mapper_test.py:160:[INFO]: area: 114 level: 9
[2021-11-24 13:24:22,603]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:24,414]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.opt.aig
Mapping time: 0.000308 secs
Mapping time: 0.000438 secs
	Report mapping result:
		klut_size()     :231
		klut.num_gates():169
		max delay       :9
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :54
		LUT fanins:3	 numbers :59
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C880.iscas_comb/C880.iscas_comb.ifpga.v
	Peak memory: 11239424 bytes

[2021-11-24 13:24:24,415]mapper_test.py:228:[INFO]: area: 169 level: 9
