Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 30 19:07:58 2023
| Host         : DESKTOP-DD3FGS6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
CKBF-1     Warning   connects_I_driver_BUFR                                                                                 1           
LUTAR-1    Warning   LUT drives async reset alert                                                                           5           
PDRC-190   Warning   Suboptimally placed synchronized register chain                                                        5           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-16  Warning   Large setup violation                                                                                  46          
TIMING-18  Warning   Missing input or output delay                                                                          7           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.177     -258.862                    724                14814        0.051        0.000                      0                14814        0.264        0.000                       0                  5873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
RGMII_0_rxc                                     {0.000 4.000}        8.000           125.000         
ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                      {0.000 2.500}        5.000           200.000         
  clk_10                                        {0.000 50.000}       100.000         10.000          
    i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4  {0.000 200.000}      400.000         2.500           
  clkfbout                                      {0.000 2.500}        5.000           200.000         
  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2    {0.000 4.000}        8.000           125.000         
  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RGMII_0_rxc                                           3.843        0.000                      0                   22        0.055        0.000                      0                   22        3.500        0.000                       0                    19  
clk_fpga_0                                           -2.177     -258.862                    724                14638        0.051        0.000                      0                14638        0.264        0.000                       0                  5798  
  clk_10                                                                                                                                                                                         98.334        0.000                       0                     2  
    i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4                                                                                                                                                  397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                                                        3.751        0.000                       0                     2  
  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2          3.311        0.000                      0                   53        0.190        0.000                      0                   53        3.500        0.000                       0                    48  
  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  RGMII_0_rxc                                     0.266        0.000                      0                    5        0.294        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.669        0.000                      0                   96        0.506        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                  From Clock                                  To Clock                                  
----------                                  ----------                                  --------                                  
(none)                                      ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk    RGMII_0_rxc                                 
(none)                                                                                  clk_fpga_0                                  
(none)                                      clk_fpga_0                                  clk_fpga_0                                  
(none)                                      RGMII_0_rxc                                 i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                      clk_fpga_0                                  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                      i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                      clk_fpga_0                                  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3  
(none)                                      clk_fpga_0                                  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                  From Clock                                  To Clock                                  
----------                                  ----------                                  --------                                  
(none)                                      clk_fpga_0                                                                              
(none)                                      clkfbout                                                                                
(none)                                      i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2                                              
(none)                                                                                  clk_fpga_0                                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RGMII_0_rxc
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.697ns (13.464%)  route 4.480ns (86.536%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    3.837ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408     1.887    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609     3.496 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.341     3.837    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y94         IDDR (Prop_iddr_C_Q1)        0.517     4.354 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           2.591     6.945    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X42Y86         LUT2 (Prop_lut2_I1_O)        0.180     7.125 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           1.889     9.014    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.471    12.850    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                         clock pessimism              0.071    12.920    
                         clock uncertainty           -0.035    12.885    
    SLICE_X24Y80         FDRE (Setup_fdre_C_D)       -0.028    12.857    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.518ns (22.860%)  route 1.748ns (77.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           1.748     7.565    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[6])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.456ns (20.383%)  route 1.781ns (79.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           1.781     7.536    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[2])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.228ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.518ns (23.218%)  route 1.713ns (76.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           1.713     7.530    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[5])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.228    

Slack (MET) :             4.241ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.518ns (23.455%)  route 1.691ns (76.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.652     5.308    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y88         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y88         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           1.691     7.516    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[7])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.456ns (20.734%)  route 1.743ns (79.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           1.743     7.498    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[3])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.518ns (22.796%)  route 1.754ns (77.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.518     5.817 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           1.754     7.571    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXDV)
                                                     -1.360    11.882    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.456ns (22.192%)  route 1.599ns (77.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           1.599     7.354    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[1])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.518ns (27.377%)  route 1.374ns (72.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.641     5.297    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_fdre_C_Q)         0.518     5.815 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           1.374     7.189    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_0_rxc rise@8.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.518ns (27.537%)  route 1.363ns (72.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.641     5.297    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_fdre_C_Q)         0.518     5.815 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           1.363     7.178    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      8.000     8.000 r  
    J18                                               0.000     8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           1.880    11.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.379 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.607    12.987    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism              0.291    13.277    
                         clock uncertainty           -0.035    13.242    
    PS7_X0Y0             PS7 (Setup_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                     -1.484    11.758    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.449ns (22.695%)  route 1.529ns (77.305%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.288     3.498    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y87         IDDR (Prop_iddr_C_Q1)        0.449     3.947 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.529     5.476    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.641     5.297    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                         clock pessimism             -0.071     5.226    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.195     5.421    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.421    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.441ns (21.056%)  route 1.653ns (78.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.288     3.498    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y87         IDDR (Prop_iddr_C_Q2)        0.441     3.939 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.653     5.592    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.641     5.297    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                         clock pessimism             -0.071     5.226    
    SLICE_X24Y71         FDRE (Hold_fdre_C_D)         0.185     5.411    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.411    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.449ns (22.013%)  route 1.591ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.502    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y93         IDDR (Prop_iddr_C_Q1)        0.449     3.951 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.591     5.541    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[2]
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                         clock pessimism             -0.071     5.228    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.132     5.360    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.360    
                         arrival time                           5.541    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.449ns (21.226%)  route 1.666ns (78.774%))
  Logic Levels:           0  
  Clock Path Skew:        1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.299ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.293     3.503    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q1)        0.449     3.952 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           1.666     5.618    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[3]
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.643     5.299    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                         clock pessimism             -0.071     5.228    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.148     5.376    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.376    
                         arrival time                           5.618    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.441ns (20.068%)  route 1.757ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.308ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.293     3.503    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.441     3.944 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           1.757     5.700    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X24Y88         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.652     5.308    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y88         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                         clock pessimism             -0.071     5.237    
    SLICE_X24Y88         FDRE (Hold_fdre_C_D)         0.196     5.433    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           5.700    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.449ns (19.635%)  route 1.838ns (80.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.387ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.502    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y94         IDDR (Prop_iddr_C_Q1)        0.449     3.951 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           1.838     5.788    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X42Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.731     5.387    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X42Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                         clock pessimism             -0.071     5.316    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.195     5.511    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           5.788    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.180ns (16.001%)  route 0.945ns (83.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     0.909 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.095     1.004    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y90         IDDR (Prop_iddr_C_Q1)        0.180     1.184 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           0.945     2.129    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.683     1.117    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.146 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.815     1.961    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X25Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                         clock pessimism             -0.188     1.774    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.045     1.819    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.179ns (15.699%)  route 0.961ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.004ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     0.909 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.095     1.004    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y90         IDDR (Prop_iddr_C_Q2)        0.179     1.183 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           0.961     2.144    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.683     1.117    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.146 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.815     1.961    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y80         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                         clock pessimism             -0.188     1.774    
    SLICE_X24Y80         FDRE (Hold_fdre_C_D)         0.034     1.808    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.164ns (20.704%)  route 0.628ns (79.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.627     0.874    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.900 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.546     1.445    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           0.628     2.238    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.683     1.117    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.146 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.923     2.069    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism             -0.252     1.817    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[4])
                                                      0.000     1.817    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
                            (rising edge-triggered cell PS7 clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - RGMII_0_rxc rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.164ns (20.095%)  route 0.652ns (79.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.627     0.874    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.900 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.546     1.445    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    SLICE_X24Y71         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y71         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           0.652     2.262    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.683     1.117    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.146 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.923     2.069    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXCLK
                         clock pessimism             -0.252     1.817    
    PS7_X0Y0             PS7 (Hold_ps7_EMIOENET0GMIIRXCLK_EMIOENET0GMIIRXD[0])
                                                      0.000     1.817    ZYNQ_CORE_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_0_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_0_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Min Period        n/a     BUFIO/I  n/a            1.666         8.000       6.334      BUFIO_X0Y4      ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y94    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y87    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y90    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y93    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y96    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y82    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y85    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y71    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y85    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y85    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y71    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y71    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y85    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y85    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y71    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y71    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y80    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          724  Failing Endpoints,  Worst Slack       -2.177ns,  Total Violation     -258.862ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 3.628ns (51.317%)  route 3.442ns (48.683%))
  Logic Levels:           13  (CARRY4=8 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.735 f  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.289     8.024    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.306     8.330 f  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=4, routed)           0.594     8.925    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X23Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.049 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_6/O
                         net (fo=1, routed)           0.854     9.903    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_4
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    10.027 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1_comp/O
                         net (fo=1, routed)           0.000    10.027    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_20
    SLICE_X23Y27         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.481     7.674    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X23Y27         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.029     7.850    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          7.850    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 3.382ns (51.305%)  route 3.210ns (48.695%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.748 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[0]
                         net (fo=2, routed)           0.579     8.327    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[16]
    SLICE_X23Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.622 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[16]_i_1/O
                         net (fo=2, routed)           0.927     9.549    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[16]
    SLICE_X25Y27         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.481     7.674    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y27         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]/C
                         clock pessimism              0.230     7.904    
                         clock uncertainty           -0.083     7.821    
    SLICE_X25Y27         FDRE (Setup_fdre_C_D)       -0.067     7.754    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                          7.754    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 3.731ns (57.250%)  route 2.786ns (42.750%))
  Logic Levels:           14  (CARRY4=11 LUT4=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.763    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.086 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__5/O[1]
                         net (fo=1, routed)           0.408     8.494    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[25]
    SLICE_X25Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.800 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[25]_i_3__0/O
                         net (fo=3, routed)           0.674     9.474    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[25]
    SLICE_X23Y29         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.484     7.676    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X23Y29         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]/C
                         clock pessimism              0.230     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.067     7.757    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[25]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.646ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 3.382ns (52.186%)  route 3.099ns (47.814%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.748 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[0]
                         net (fo=2, routed)           0.579     8.327    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[16]
    SLICE_X23Y25         LUT4 (Prop_lut4_I3_O)        0.295     8.622 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[16]_i_1/O
                         net (fo=2, routed)           0.815     9.438    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[16]
    SLICE_X24Y25         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.478     7.670    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X24Y25         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]/C
                         clock pessimism              0.230     7.901    
                         clock uncertainty           -0.083     7.818    
    SLICE_X24Y25         FDRE (Setup_fdre_C_D)       -0.026     7.792    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[16]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -1.646    

Slack (VIOLATED) :        -1.564ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 3.263ns (50.956%)  route 3.141ns (49.044%))
  Logic Levels:           10  (CARRY4=7 LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 7.670 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.618 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[1]
                         net (fo=1, routed)           0.418     8.036    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[9]
    SLICE_X22Y26         LUT4 (Prop_lut4_I3_O)        0.306     8.342 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[9]_i_1/O
                         net (fo=3, routed)           1.019     9.361    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[9]
    SLICE_X24Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.478     7.670    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X24Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[9]/C
                         clock pessimism              0.265     7.935    
                         clock uncertainty           -0.083     7.852    
    SLICE_X24Y24         FDRE (Setup_fdre_C_D)       -0.056     7.796    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[9]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 -1.564    

Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 3.525ns (56.216%)  route 2.745ns (43.784%))
  Logic Levels:           13  (CARRY4=10 LUT4=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[2]
                         net (fo=1, routed)           0.407     8.292    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[22]
    SLICE_X25Y28         LUT4 (Prop_lut4_I3_O)        0.301     8.593 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[22]_i_1/O
                         net (fo=3, routed)           0.635     9.227    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[22]
    SLICE_X25Y28         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.483     7.675    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y28         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22]/C
                         clock pessimism              0.230     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.081     7.742    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                 -1.485    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 3.525ns (56.135%)  route 2.754ns (43.865%))
  Logic Levels:           13  (CARRY4=10 LUT4=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.885 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[2]
                         net (fo=1, routed)           0.407     8.292    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[22]
    SLICE_X25Y28         LUT4 (Prop_lut4_I3_O)        0.301     8.593 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[22]_i_1/O
                         net (fo=3, routed)           0.644     9.236    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[22]
    SLICE_X23Y26         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.480     7.672    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X23Y26         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]/C
                         clock pessimism              0.230     7.903    
                         clock uncertainty           -0.083     7.820    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)       -0.067     7.753    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[22]
  -------------------------------------------------------------------
                         required time                          7.753    
                         arrival time                          -9.236    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.410ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.731ns (60.216%)  route 2.465ns (39.784%))
  Logic Levels:           14  (CARRY4=11 LUT4=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.763 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.763    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.086 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__5/O[1]
                         net (fo=1, routed)           0.408     8.494    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[25]
    SLICE_X25Y28         LUT4 (Prop_lut4_I3_O)        0.306     8.800 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[25]_i_3__0/O
                         net (fo=3, routed)           0.353     9.153    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[25]
    SLICE_X23Y29         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.484     7.676    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X23Y29         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[25]/C
                         clock pessimism              0.230     7.907    
                         clock uncertainty           -0.083     7.824    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.081     7.743    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 -1.410    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 3.497ns (56.737%)  route 2.667ns (43.263%))
  Logic Levels:           12  (CARRY4=9 LUT4=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.852 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/O[1]
                         net (fo=2, routed)           0.316     8.168    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[17]
    SLICE_X25Y27         LUT4 (Prop_lut4_I3_O)        0.306     8.474 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[17]_i_1/O
                         net (fo=2, routed)           0.646     9.121    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[17]
    SLICE_X25Y26         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.480     7.672    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y26         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[17]/C
                         clock pessimism              0.230     7.903    
                         clock uncertainty           -0.083     7.820    
    SLICE_X25Y26         FDRE (Setup_fdre_C_D)       -0.103     7.717    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[17]
  -------------------------------------------------------------------
                         required time                          7.717    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.614ns (58.277%)  route 2.587ns (41.723%))
  Logic Levels:           13  (CARRY4=10 LUT4=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.649     2.957    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y24         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[1]_replica/Q
                         net (fo=3, routed)           0.806     4.219    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup[1]_repN
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124     4.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.875 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.875    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.989 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     4.998    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.112 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.112    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__1_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.383 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__2/CO[0]
                         net (fo=33, routed)          0.880     6.263    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X24Y23         LUT4 (Prop_lut4_I2_O)        0.373     6.636 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.636    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.169 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.169    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.286 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.295    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.412 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.412    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.529 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.529    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.646 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.646    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__3_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.969 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__4/O[1]
                         net (fo=2, routed)           0.409     8.378    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[21]
    SLICE_X23Y29         LUT4 (Prop_lut4_I3_O)        0.306     8.684 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[21]_i_1/O
                         net (fo=2, routed)           0.474     9.158    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[21]
    SLICE_X25Y28         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.483     7.675    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/s_axi_lite_aclk
    SLICE_X25Y28         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]/C
                         clock pessimism              0.230     7.906    
                         clock uncertainty           -0.083     7.823    
    SLICE_X25Y28         FDRE (Setup_fdre_C_D)       -0.061     7.762    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[21]
  -------------------------------------------------------------------
                         required time                          7.762    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 -1.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.851%)  route 0.182ns (55.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.560     0.901    ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X20Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y6          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[66]/Q
                         net (fo=1, routed)           0.182     1.230    ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0[0]
    SLICE_X23Y7          FDSE                                         r  ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.827     1.197    ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X23Y7          FDSE                                         r  ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y7          FDSE (Hold_fdse_C_D)         0.017     1.180    ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.401%)  route 0.263ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.558     0.899    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/s_axi_lite_aclk
    SLICE_X28Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]/Q
                         net (fo=1, routed)           0.263     1.326    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X1Y2          RAMB36E1                                     r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.871     1.241    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.296     1.275    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.187ns (41.770%)  route 0.261ns (58.230%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.555     0.896    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X23Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=18, routed)          0.261     1.297    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/ADDRA3
    SLICE_X20Y16         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.046     1.343 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/O
                         net (fo=1, routed)           0.000     1.343    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.823     1.193    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.131     1.290    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.564%)  route 0.213ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.213     1.267    ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[18]
    SLICE_X5Y50          FDRE                                         r  ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.853     1.223    ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.016     1.210    ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.839%)  route 0.187ns (45.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.560     0.901    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/s_axi_lite_aclk
    SLICE_X19Y12         FDSE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDSE (Prop_fdse_C_Q)         0.128     1.029 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg/Q
                         net (fo=3, routed)           0.187     1.215    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_addr_reg_empty
    SLICE_X22Y11         LUT6 (Prop_lut6_I3_O)        0.099     1.314 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_i_1/O
                         net (fo=1, routed)           0.000     1.314    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_i_1_n_0
    SLICE_X22Y11         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.826     1.196    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/s_axi_lite_aclk
    SLICE_X22Y11         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.092     1.254    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_halt_cmplt_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.989%)  route 0.300ns (68.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.556     0.896    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/s_axi_lite_aclk
    SLICE_X31Y18         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]/Q
                         net (fo=1, routed)           0.300     1.337    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.871     1.241    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.262     0.979    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     1.275    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.640%)  route 0.261ns (58.360%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.555     0.896    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X23Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=18, routed)          0.261     1.297    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/ADDRA3
    SLICE_X20Y16         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     1.342 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/O
                         net (fo=1, routed)           0.000     1.342    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.823     1.193    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.120     1.279    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.188ns (41.029%)  route 0.270ns (58.971%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.555     0.896    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X23Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=18, routed)          0.270     1.307    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/ADDRB3
    SLICE_X20Y16         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.047     1.354 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/O
                         net (fo=1, routed)           0.000     1.354    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[8]
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.823     1.193    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y16         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)         0.131     1.290    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.187ns (40.290%)  route 0.277ns (59.710%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.560     0.901    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y4          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y4          FDCE (Prop_fdce_C_Q)         0.141     1.042 r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=8, routed)           0.277     1.319    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRA3
    SLICE_X20Y5          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.046     1.365 r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/O
                         net (fo=1, routed)           0.000     1.365    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X20Y5          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.830     1.200    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X20Y5          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.131     1.297    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.556     0.896    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/s_axi_lite_aclk
    SLICE_X13Y22         FDRE                                         r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[3]/Q
                         net (fo=2, routed)           0.123     1.161    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X12Y23         SRL16E                                       r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.819     1.189    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X12Y23         SRL16E                                       r  ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X12Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            4.275         5.000       0.725      DSP48_X1Y0       ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X1Y9       ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y0      ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y0      ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2      ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2      ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         5.000       2.455      DSP48_X1Y2       ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         5.000       2.455      DSP48_X1Y5       ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X20Y15     ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X0Y5        ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2

Setup :            0  Failing Endpoints,  Worst Slack        3.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 2.374ns (55.772%)  route 1.883ns (44.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 13.912 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[1])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[1]
                         net (fo=1, routed)           1.883    10.963    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[1]
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.470    13.912    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]/C
                         clock pessimism              0.495    14.407    
                         clock uncertainty           -0.066    14.341    
    SLICE_X22Y78         FDRE (Setup_fdre_C_D)       -0.067    14.274    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 2.374ns (56.501%)  route 1.828ns (43.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 13.912 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[4])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[4]
                         net (fo=1, routed)           1.828    10.908    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[4]
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.470    13.912    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]/C
                         clock pessimism              0.495    14.407    
                         clock uncertainty           -0.066    14.341    
    SLICE_X22Y78         FDRE (Setup_fdre_C_D)       -0.081    14.260    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[4]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 2.374ns (57.666%)  route 1.743ns (42.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 13.912 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, routed)           1.743    10.823    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[0]
    SLICE_X23Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.470    13.912    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X23Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.495    14.407    
                         clock uncertainty           -0.066    14.341    
    SLICE_X23Y78         FDRE (Setup_fdre_C_D)       -0.067    14.274    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 2.374ns (59.065%)  route 1.645ns (40.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[3])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[3]
                         net (fo=1, routed)           1.645    10.726    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[3]
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.467    13.909    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]/C
                         clock pessimism              0.495    14.404    
                         clock uncertainty           -0.066    14.338    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.067    14.271    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[3]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 2.374ns (59.137%)  route 1.640ns (40.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[2])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[2]
                         net (fo=1, routed)           1.640    10.721    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[2]
    SLICE_X23Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.467    13.909    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X23Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]/C
                         clock pessimism              0.495    14.404    
                         clock uncertainty           -0.066    14.338    
    SLICE_X23Y73         FDRE (Setup_fdre_C_D)       -0.067    14.271    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[2]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 2.374ns (59.914%)  route 1.588ns (40.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 13.912 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[6])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[6]
                         net (fo=1, routed)           1.588    10.669    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[6]
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.470    13.912    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]/C
                         clock pessimism              0.495    14.407    
                         clock uncertainty           -0.066    14.341    
    SLICE_X22Y78         FDRE (Setup_fdre_C_D)       -0.061    14.280    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[6]
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 2.374ns (61.290%)  route 1.499ns (38.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[5])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[5]
                         net (fo=1, routed)           1.499    10.580    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[5]
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.467    13.909    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]/C
                         clock pessimism              0.495    14.404    
                         clock uncertainty           -0.066    14.338    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.081    14.257    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[5]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 2.258ns (59.576%)  route 1.532ns (40.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     8.965 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           1.532    10.497    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.467    13.909    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.495    14.404    
                         clock uncertainty           -0.066    14.338    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.058    14.280    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.883ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 2.374ns (64.288%)  route 1.319ns (35.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 13.912 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[7])
                                                      2.374     9.081 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXD[7]
                         net (fo=1, routed)           1.319    10.399    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_i[7]
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.470    13.912    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y78         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]/C
                         clock pessimism              0.495    14.407    
                         clock uncertainty           -0.066    14.341    
    SLICE_X22Y78         FDRE (Setup_fdre_C_D)       -0.058    14.283    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TXD_reg[7]
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  3.883    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 2.004ns (55.106%)  route 1.633ns (44.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 13.909 - 8.000 ) 
    Source Clock Delay      (SCD):    6.707ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.784     6.707    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      2.004     8.711 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           1.633    10.343    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477    10.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.467    13.909    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X22Y73         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.495    14.404    
                         clock uncertainty           -0.066    14.338    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.061    14.277    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         14.277    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  3.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDPE (Prop_fdpe_C_Q)         0.128     2.150 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     2.205    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.617     2.022    
    SLICE_X41Y80         FDPE (Hold_fdpe_C_D)        -0.008     2.014    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDPE (Prop_fdpe_C_Q)         0.128     2.150 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.266    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X41Y81         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.849     2.640    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y81         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.603     2.037    
    SLICE_X41Y81         FDPE (Hold_fdpe_C_D)         0.022     2.059    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.163 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.200     2.363    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.617     2.022    
    SLICE_X41Y80         FDPE (Hold_fdpe_C_D)         0.076     2.098    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.190ns (48.494%)  route 0.202ns (51.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.581     2.023    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.202     2.366    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X41Y82         LUT5 (Prop_lut5_I3_O)        0.049     2.415 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.415    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.603     2.038    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.107     2.145    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.963%)  route 0.202ns (52.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.581     2.023    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141     2.164 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=3, routed)           0.202     2.366    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X41Y82         LUT5 (Prop_lut5_I3_O)        0.045     2.411 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.411    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.603     2.038    
    SLICE_X41Y82         FDRE (Hold_fdre_C_D)         0.092     2.130    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.163 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.226     2.389    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.617     2.022    
    SLICE_X41Y80         FDPE (Hold_fdpe_C_D)         0.071     2.093    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.128ns (15.688%)  route 0.688ns (84.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.581     2.023    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y81         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.151 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.688     2.839    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    OLOGIC_X0Y89         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.851     2.642    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y89         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                         clock pessimism             -0.583     2.059    
    OLOGIC_X0Y89         ODDR (Hold_oddr_C_R)         0.422     2.481    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDPE (Prop_fdpe_C_Q)         0.128     2.150 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.226     2.376    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.617     2.022    
    SLICE_X41Y80         FDPE (Hold_fdpe_C_D)        -0.006     2.016    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.231%)  route 0.257ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.581     2.023    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y81         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.151 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.257     2.408    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.849     2.640    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.604     2.036    
    SLICE_X40Y81         FDRE (Hold_fdre_C_R)        -0.072     1.964    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.231%)  route 0.257ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.581     2.023    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y81         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.128     2.151 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, routed)          0.257     2.408    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.849     2.640    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X40Y81         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.604     2.036    
    SLICE_X40Y81         FDRE (Hold_fdre_C_R)        -0.072     1.964    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.444    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y95     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y89     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y97     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y98     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y92     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y91     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y86     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y86     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y81     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y93     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y86     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y86     ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_txd_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc rise@0.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 2.213ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 9.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    B19                                               0.000    -1.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -1.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B19                  IBUF (Prop_ibuf_I_O)         0.436    -1.064 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.064    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     0.713 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.713    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     0.909 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     1.006    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.006    
                         clock uncertainty           -0.025     0.981    
    ILOGIC_X0Y96         IDDR (Setup_iddr_C_D)       -0.002     0.979    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.979    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.194ns  (logic 2.194ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.004 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E18                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E18                  IBUF (Prop_ibuf_I_O)         0.417     2.917 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.917    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.694 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.694    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    J18                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     4.247 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     4.909 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.095     5.004    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.004    
                         clock uncertainty           -0.025     4.979    
    ILOGIC_X0Y90         IDDR (Setup_iddr_C_D)       -0.002     4.977    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.189ns  (logic 2.189ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 13.003 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    F17                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F17                  IBUF (Prop_ibuf_I_O)         0.412     2.912 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.912    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y87         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.689 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.689    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    J18                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     4.247 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     4.909 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.003    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.003    
                         clock uncertainty           -0.025     4.978    
    ILOGIC_X0Y87         IDDR (Setup_iddr_C_D)       -0.002     4.976    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.976    
                         arrival time                          -4.689    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.188ns  (logic 2.188ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.005 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E17                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    E17                  IBUF (Prop_ibuf_I_O)         0.411     2.911 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.911    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y94         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.688 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.688    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    J18                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     4.247 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     4.909 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.096     5.005    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.005    
                         clock uncertainty           -0.025     4.980    
    ILOGIC_X0Y94         IDDR (Setup_iddr_C_D)       -0.002     4.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_0_rxc fall@4.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.188ns  (logic 2.188ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.005 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    D18                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    D18                  IBUF (Prop_ibuf_I_O)         0.411     2.911 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.911    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y93         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.688 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.688    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc fall edge)
                                                      4.000     4.000 f  
    J18                                               0.000     4.000 f  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     4.247 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.426    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.483     4.909 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.096     5.005    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y93         IDDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.005    
                         clock uncertainty           -0.025     4.980    
    ILOGIC_X0Y93         IDDR (Setup_iddr_C_D)       -0.002     4.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.147ns  (logic 3.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    D18                                               0.000    -6.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    D18                  IBUF (Prop_ibuf_I_O)         1.385    -5.415 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.415    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y93         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.653 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.653    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    J18                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479    -6.521 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.113    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609    -4.504 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.341    -4.163    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.163    
                         clock uncertainty            0.025    -4.138    
    ILOGIC_X0Y93         IDDR (Hold_iddr_C_D)         0.191    -3.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.147ns  (logic 3.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E17                                               0.000    -6.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    E17                  IBUF (Prop_ibuf_I_O)         1.385    -5.415 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.415    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y94         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.653 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.653    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    J18                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479    -6.521 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.113    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609    -4.504 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.341    -4.163    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.163    
                         clock uncertainty            0.025    -4.138    
    ILOGIC_X0Y94         IDDR (Hold_iddr_C_D)         0.191    -3.947    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.148ns  (logic 3.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    F17                                               0.000    -6.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F17                  IBUF (Prop_ibuf_I_O)         1.386    -5.414 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.414    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y87         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.652 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.652    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    J18                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479    -6.521 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.113    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609    -4.504 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.336    -4.168    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.168    
                         clock uncertainty            0.025    -4.143    
    ILOGIC_X0Y87         IDDR (Hold_iddr_C_D)         0.191    -3.952    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.952    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.153ns  (logic 3.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E18                                               0.000    -6.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E18                  IBUF (Prop_ibuf_I_O)         1.391    -5.409 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.409    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.647 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.647    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    J18                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479    -6.521 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.113    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609    -4.504 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.340    -4.164    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.164    
                         clock uncertainty            0.025    -4.139    
    ILOGIC_X0Y90         IDDR (Hold_iddr_C_D)         0.191    -3.948    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_0_rxc rise@-8.000ns - ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.172ns  (logic 3.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.838ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    B19                                               0.000    -6.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B19                  IBUF (Prop_ibuf_I_O)         1.410    -5.390 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.390    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.628 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.628    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    J18                                               0.000    -8.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479    -6.521 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.113    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.609    -4.504 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.342    -4.162    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.162    
                         clock uncertainty            0.025    -4.137    
    ILOGIC_X0Y96         IDDR (Hold_iddr_C_D)         0.191    -3.946    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.773ns (28.851%)  route 1.906ns (71.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.674     2.982    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.478     3.460 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.290    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X19Y0          LUT3 (Prop_lut3_I2_O)        0.295     4.585 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.076     5.661    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y1          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.496     7.688    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.330    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.773ns (28.851%)  route 1.906ns (71.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.674     2.982    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.478     3.460 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.290    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X19Y0          LUT3 (Prop_lut3_I2_O)        0.295     4.585 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.076     5.661    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y1          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.496     7.688    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.330    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.773ns (28.851%)  route 1.906ns (71.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 7.688 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.674     2.982    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDPE (Prop_fdpe_C_Q)         0.478     3.460 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.830     4.290    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X19Y0          LUT3 (Prop_lut3_I2_O)        0.295     4.585 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.076     5.661    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X23Y1          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.496     7.688    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y1          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.130     7.818    
                         clock uncertainty           -0.083     7.735    
    SLICE_X23Y1          FDCE (Recov_fdce_C_CLR)     -0.405     7.330    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.330    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.718ns (25.908%)  route 2.053ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.217     5.760    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y6          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X13Y6          FDCE (Recov_fdce_C_CLR)     -0.405     7.476    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.718ns (25.908%)  route 2.053ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.217     5.760    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y6          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X13Y6          FDCE (Recov_fdce_C_CLR)     -0.405     7.476    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.718ns (25.908%)  route 2.053ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.217     5.760    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y6          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y6          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X13Y6          FDCE (Recov_fdce_C_CLR)     -0.405     7.476    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.718ns (25.908%)  route 2.053ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.217     5.760    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y6          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.522    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.718ns (25.908%)  route 2.053ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.217     5.760    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y6          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.264     7.964    
                         clock uncertainty           -0.083     7.881    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.522    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -5.760    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.718ns (27.298%)  route 1.912ns (72.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.076     5.619    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y5           FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y5           FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.405     7.442    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.718ns (27.298%)  route 1.912ns (72.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.700 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.681     2.989    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y6          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     3.408 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.837     4.245    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X10Y4          LUT3 (Prop_lut3_I1_O)        0.299     4.544 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.076     5.619    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y5           FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     7.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y5           FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     7.930    
                         clock uncertainty           -0.083     7.847    
    SLICE_X9Y5           FDCE (Recov_fdce_C_CLR)     -0.405     7.442    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -5.619    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y0          FDPE (Remov_fdpe_C_PRE)     -0.071     1.094    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.600%)  route 0.513ns (73.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.345     1.604    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.353     1.612    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.353     1.612    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.299%)  route 0.521ns (73.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.564     0.905    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y0          FDRE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.214    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X19Y0          LUT3 (Prop_lut3_I1_O)        0.045     1.259 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.353     1.612    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.539    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  RGMII_0_rxc

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 3.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    B19                                               0.000     2.500 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B19                  IBUF (Prop_ibuf_I_O)         1.480     3.980 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.980    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.330 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.330    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.293     3.503    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.812ns  (logic 3.812ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E18                                               0.000     2.500 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E18                  IBUF (Prop_ibuf_I_O)         1.462     3.962 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.962    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.312 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.312    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.291     3.501    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.807ns  (logic 3.807ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    F17                                               0.000     2.500 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F17                  IBUF (Prop_ibuf_I_O)         1.456     3.956 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.956    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y87         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.307 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.307    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.288     3.498    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.806ns  (logic 3.806ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E17                                               0.000     2.500 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    E17                  IBUF (Prop_ibuf_I_O)         1.455     3.955 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.955    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y94         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.306 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.306    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.502    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 3.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        3.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    D18                                               0.000     2.500 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    D18                  IBUF (Prop_ibuf_I_O)         1.455     3.955 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.955    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y93         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.305 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.305    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.370     1.778    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.431     3.209 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.292     3.502    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd[2]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 1.506ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    D18                                               0.000    -2.800 r  RGMII_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    D18                  IBUF (Prop_ibuf_I_O)         0.223    -2.577 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.577    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X0Y93         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.294    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.516     1.230 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.110     1.340    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y93         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rx_ctl
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 1.506ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    E17                                               0.000    -2.800 r  RGMII_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    E17                  IBUF (Prop_ibuf_I_O)         0.223    -2.577 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.577    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X0Y94         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.294 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.294    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.516     1.230 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.110     1.340    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y94         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[0]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 1.507ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    F17                                               0.000    -2.800 r  RGMII_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    F17                  IBUF (Prop_ibuf_I_O)         0.225    -2.576 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.576    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X0Y87         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.293 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.293    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.516     1.230 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.108     1.338    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y87         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[1]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 1.512ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    E18                                               0.000    -2.800 r  RGMII_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E18                  IBUF (Prop_ibuf_I_O)         0.230    -2.570 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.570    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X0Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.288 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.288    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.516     1.230 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.109     1.339    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y90         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C

Slack:                    inf
  Source:                 RGMII_0_rd[3]
                            (input port clocked by ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 1.530ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_CORE_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    B19                                               0.000    -2.800 r  RGMII_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B19                  IBUF (Prop_ibuf_I_O)         0.248    -2.552 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.552    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X0Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.270 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.270    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.280     0.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.516     1.230 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.111     1.341    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X0Y96         IDDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.124ns (2.824%)  route 4.267ns (97.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.911 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.480     4.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.552     2.744    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.124ns (2.824%)  route 4.267ns (97.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.911 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.480     4.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.552     2.744    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.124ns (2.824%)  route 4.267ns (97.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.911 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.480     4.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.552     2.744    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.124ns (2.824%)  route 4.267ns (97.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.911 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.480     4.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.552     2.744    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 0.124ns (2.824%)  route 4.267ns (97.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X43Y52         LUT2 (Prop_lut2_I0_O)        0.124     2.911 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.480     4.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.552     2.744    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 0.152ns (3.558%)  route 4.120ns (96.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.152     2.939 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.334     4.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X39Y75         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.548     2.740    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X39Y75         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 0.152ns (3.558%)  route 4.120ns (96.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.152     2.939 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.334     4.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X39Y75         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.548     2.740    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X39Y75         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 0.152ns (3.558%)  route 4.120ns (96.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.152     2.939 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.334     4.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X39Y75         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.548     2.740    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X39Y75         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 0.152ns (3.558%)  route 4.120ns (96.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.152     2.939 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.334     4.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X39Y75         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.548     2.740    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X39Y75         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.272ns  (logic 0.152ns (3.558%)  route 4.120ns (96.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           2.787     2.787    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.152     2.939 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.334     4.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_in
    SLICE_X39Y75         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.548     2.740    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
    SLICE_X39Y75         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.045ns (7.145%)  route 0.585ns (92.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           0.585     0.585    ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X19Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.630 r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.630    ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X19Y39         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.829     1.199    ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X19Y39         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.000ns (0.000%)  route 0.969ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=2, routed)           0.969     0.969    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.603%)  route 0.933ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.588     0.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.847     1.217    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.603%)  route 0.933ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.588     0.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.847     1.217    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.603%)  route 0.933ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.588     0.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.847     1.217    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.603%)  route 0.933ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.588     0.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.847     1.217    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.045ns (4.603%)  route 0.933ns (95.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.389 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/ZYNQ_CORE_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.588     0.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X42Y77         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.847     1.217    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X42Y77         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.000ns (0.000%)  route 1.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           1.032     1.032    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io
                            (input port)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.235ns (22.771%)  route 0.797ns (77.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  MDIO_PHY_0_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    MDIO_PHY_0_mdio_iobuf/IO
    F20                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           0.797     1.032    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.820     1.190    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.044ns (2.522%)  route 1.701ns (97.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=4, routed)           1.252     1.252    ZYNQ_CORE_i/util_vector_logic_0/Op1[0]
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.044     1.296 f  ZYNQ_CORE_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.449     1.745    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X42Y73         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.845     1.215    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X42Y73         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.251ns  (logic 0.854ns (26.271%)  route 2.397ns (73.729%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.736     3.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.314     4.814    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     4.938 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.433     5.371    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.495 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.650     6.145    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.150     6.295 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     6.295    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[8]
    SLICE_X36Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.562     2.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X36Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 0.828ns (25.677%)  route 2.397ns (74.323%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.736     3.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.500 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.314     4.814    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.124     4.938 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23/O
                         net (fo=1, routed)           0.433     5.371    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_23_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.495 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_8/O
                         net (fo=2, routed)           0.650     6.145    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[8]
    SLICE_X36Y88         LUT3 (Prop_lut3_I0_O)        0.124     6.269 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1/O
                         net (fo=1, routed)           0.000     6.269    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[8]_i_1_n_0
    SLICE_X36Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.562     2.754    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X36Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 0.636ns (19.774%)  route 2.580ns (80.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.668     2.976    ZYNQ_CORE_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.363     4.857    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y5          LUT1 (Prop_lut1_I0_O)        0.118     4.975 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.217     6.192    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y4          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     2.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y4          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 0.636ns (19.774%)  route 2.580ns (80.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.668     2.976    ZYNQ_CORE_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.363     4.857    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y5          LUT1 (Prop_lut1_I0_O)        0.118     4.975 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.217     6.192    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y4          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.507     2.700    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y4          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 0.828ns (27.554%)  route 2.177ns (72.446%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.289     4.791    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.915 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.483     5.398    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.522 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.404     5.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.124     6.051 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.051    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.486     2.678    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X33Y87         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 0.824ns (27.458%)  route 2.177ns (72.542%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.289     4.791    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.915 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.483     5.398    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X32Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.522 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.404     5.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X33Y87         LUT3 (Prop_lut3_I0_O)        0.120     6.047 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     6.047    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X33Y87         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.486     2.678    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X33Y87         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.636ns (21.471%)  route 2.326ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.668     2.976    ZYNQ_CORE_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.363     4.857    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y5          LUT1 (Prop_lut1_I0_O)        0.118     4.975 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.963     5.938    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y0          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.500     2.693    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 0.636ns (21.471%)  route 2.326ns (78.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.668     2.976    ZYNQ_CORE_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X20Y35         FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  ZYNQ_CORE_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          1.363     4.857    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y5          LUT1 (Prop_lut1_I0_O)        0.118     4.975 f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.963     5.938    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X20Y0          FDPE                                         f  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.500     2.693    ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y0          FDPE                                         r  ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.854ns (29.836%)  route 2.008ns (70.164%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.063     4.565    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I3_O)        0.124     4.689 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.452     5.141    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     5.265 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.493     5.758    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.150     5.908 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.908    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X33Y89         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.488     2.680    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X33Y89         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.836ns  (logic 0.828ns (29.193%)  route 2.008ns (70.807%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.063     4.565    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I3_O)        0.124     4.689 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.452     5.141    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.124     5.265 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.493     5.758    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X33Y89         LUT3 (Prop_lut3_I0_O)        0.124     5.882 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.882    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X33Y89         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.488     2.680    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X33Y89         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.086    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.109    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.552     0.893    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.112    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.820     1.190    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.137    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync2
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.157    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.552     0.893    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.160    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync2
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.820     1.190    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.260%)  route 0.172ns (53.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.552     0.893    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg5/Q
                         net (fo=1, routed)           0.172     1.213    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync5
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.820     1.190    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg3/Q
                         net (fo=1, routed)           0.196     1.214    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync3
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X35Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.549     0.890    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     1.216    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync3
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.816     1.186    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X34Y76         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.552     0.893    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg3/Q
                         net (fo=1, routed)           0.178     1.219    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync3
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.820     1.190    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y79         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RGMII_0_rxc
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.677%)  route 0.755ns (59.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.731     5.387    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X42Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.905 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.755     6.660    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.417%)  route 0.299ns (39.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           2.076     3.555    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.656 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          1.735     5.391    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X40Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.299     6.146    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.627     0.874    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.900 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.584     1.483    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X40Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.109     1.733    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.164ns (30.858%)  route 0.367ns (69.142%))
  Logic Levels:           0  
  Clock Path Skew:        1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_0_rxc rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  RGMII_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.627     0.874    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxc
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.900 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=13, routed)          0.582     1.481    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk
    SLICE_X42Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.367     2.013    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.572ns (21.809%)  route 2.051ns (78.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.352     4.854    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.116     4.970 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.699     5.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/D2
    OLOGIC_X0Y91         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.541     5.983    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y91         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.580ns (23.304%)  route 1.909ns (76.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           1.352     4.854    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.124     4.978 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.557     5.535    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y92         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.541     5.983    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y92         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.580ns (25.773%)  route 1.670ns (74.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.972     4.474    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.124     4.598 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.699     5.296    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y97         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.543     5.985    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y97         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.240ns  (logic 0.574ns (25.629%)  route 1.666ns (74.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.972     4.474    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.118     4.592 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.694     5.286    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y98         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.543     5.985    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y98         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.083ns  (logic 0.605ns (29.043%)  route 1.478ns (70.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.736     3.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.478     4.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.149     5.127 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     5.127    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.058ns  (logic 0.580ns (28.181%)  route 1.478ns (71.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.736     3.044    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     3.500 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           1.478     4.978    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.124     5.102 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     5.102    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.311%)  route 0.573ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.731     3.039    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     3.495 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.573     4.068    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552     5.994    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.311%)  route 0.573ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.731     3.039    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     3.495 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.573     4.068    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552     5.994    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.311%)  route 0.573ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.731     3.039    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     3.495 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.573     4.068    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552     5.994    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.311%)  route 0.573ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.731     3.039    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     3.495 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.573     4.068    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.552     5.994    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.582     0.923    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.194     1.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.582     0.923    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.194     1.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.582     0.923    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.194     1.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.582     0.923    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.194     1.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.077%)  route 0.194ns (57.923%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.582     0.923    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.194     1.258    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X41Y80         FDPE                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.848     2.639    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X41Y80         FDPE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.183ns (22.018%)  route 0.648ns (77.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.584     0.925    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.648     1.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.042     1.756 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.756    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.299%)  route 0.648ns (77.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.584     0.925    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y86         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.066 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.648     1.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X41Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.759    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.933%)  route 0.796ns (81.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.500     1.567    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.612 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.297     1.909    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y97         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y97         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.189ns (19.001%)  route 0.806ns (80.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.500     1.567    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X41Y93         LUT3 (Prop_lut3_I1_O)        0.048     1.615 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.306     1.921    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y98         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y98         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.004%)  route 0.908ns (82.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=8, routed)           0.647     1.714    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/SPEED_SELECTION[0]
    SLICE_X42Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.759 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1/O
                         net (fo=1, routed)           0.261     2.020    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out_i_1_n_0
    OLOGIC_X0Y92         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/D2
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.851     2.642    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y92         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.735     6.658    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     7.114 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.636     7.750    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.735     6.658    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.419     7.077 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.606     7.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.968%)  route 0.604ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.735     6.658    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.419     7.077 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.604     7.681    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.023ns  (logic 0.419ns (40.968%)  route 0.604ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.731     6.654    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.419     7.073 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.604     7.677    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.086%)  route 0.577ns (57.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.731     6.654    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.419     7.073 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.577     7.650    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.975ns  (logic 0.456ns (46.756%)  route 0.519ns (53.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.731     6.654    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     7.110 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.519     7.629    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.735     6.658    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.419     7.077 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     7.459    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.731     6.654    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.419     7.073 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     7.455    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.000ns
    Source Clock Delay      (SCD):    6.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.735     6.658    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     7.114 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     7.304    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.558     6.000    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    6.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     2.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.062 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     4.923 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.731     6.654    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     7.110 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     7.300    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     4.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.555     5.997    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.582     2.024    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.221    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.584     2.026    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     2.167 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.223    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.582     2.024    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.128     2.152 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.272    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.584     2.026    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     2.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.274    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.582     2.024    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.170     2.335    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.434%)  route 0.197ns (60.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.582     2.024    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.128     2.152 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.197     2.349    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.389%)  route 0.224ns (63.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.582     2.024    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.128     2.152 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.224     2.376    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.850     2.641    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X41Y82         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.389%)  route 0.224ns (63.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.584     2.026    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     2.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.224     2.378    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.922%)  route 0.228ns (64.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.584     2.026    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     2.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.228     2.383    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.584     2.026    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     2.167 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.232     2.399    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.791 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.853     2.644    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X41Y85         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.083ns  (logic 0.456ns (14.791%)  route 2.627ns (85.209%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           2.627     6.129    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     4.351    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.141ns (10.352%)  route 1.221ns (89.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.221     2.289    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.762    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.456ns (15.759%)  route 2.438ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.738     3.046    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.456     3.502 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           2.438     5.940    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.477     2.669    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     2.752 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.712    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918     4.630 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.732     5.362    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.141ns (10.833%)  route 1.161ns (89.167%))
  Logic Levels:           0  
  Clock Path Skew:        1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.586     0.927    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X37Y88         FDRE                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.161     2.228    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.811     1.181    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.234 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.636    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.067 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.281     2.348    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 0.101ns (3.694%)  route 2.633ns (96.306%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.426     5.234    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.026ns (3.134%)  route 0.804ns (96.866%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.489     0.830    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X0Y1      IDELAYCTRL                                   r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     5.474    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.562 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.576    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.940    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.480ns  (logic 3.479ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.762    10.685    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y95         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         ODDR (Prop_oddr_C_Q)         0.472    11.157 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.158    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    A20                  OBUF (Prop_obuf_I_O)         3.007    14.165 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.165    RGMII_0_txc
    A20                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.473ns  (logic 3.472ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.763    10.686    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y97         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         ODDR (Prop_oddr_C_Q)         0.472    11.158 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.159    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    B20                  OBUF (Prop_obuf_I_O)         3.000    14.159 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.159    RGMII_0_td[0]
    B20                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.763    10.686    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y98         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         ODDR (Prop_oddr_C_Q)         0.472    11.158 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.159    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    C20                  OBUF (Prop_obuf_I_O)         2.998    14.157 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.157    RGMII_0_td[1]
    C20                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.473ns  (logic 3.472ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.760    10.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y92         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472    11.155 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.156    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    D19                  OBUF (Prop_obuf_I_O)         3.000    14.156 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.156    RGMII_0_td[2]
    D19                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.760    10.683    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y91         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472    11.155 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.156    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    D20                  OBUF (Prop_obuf_I_O)         2.998    14.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.154    RGMII_0_td[3]
    D20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     5.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.308 f  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.666     6.974    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.062 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     8.822    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     8.923 f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          1.759    10.682    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y89         ODDR                                         f  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.472    11.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.155    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    E19                  OBUF (Prop_obuf_I_O)         2.998    14.154 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.154    RGMII_0_tx_ctl
    E19                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 1.331ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.578     2.020    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y91         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     2.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.198    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    D20                  OBUF (Prop_obuf_I_O)         1.154     3.352 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.352    RGMII_0_td[3]
    D20                                                               r  RGMII_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 1.331ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.578     2.020    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y89         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.177     2.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001     2.198    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    E19                  OBUF (Prop_obuf_I_O)         1.154     3.352 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     3.352    RGMII_0_tx_ctl
    E19                                                               r  RGMII_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 1.333ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.578     2.020    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y92         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     2.197 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.198    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    D19                  OBUF (Prop_obuf_I_O)         1.156     3.354 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.354    RGMII_0_td[2]
    D19                                                               r  RGMII_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 1.331ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y98         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         ODDR (Prop_oddr_C_Q)         0.177     2.199 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.200    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    C20                  OBUF (Prop_obuf_I_O)         1.154     3.354 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.354    RGMII_0_td[1]
    C20                                                               r  RGMII_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.334ns  (logic 1.333ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.580     2.022    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y97         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         ODDR (Prop_oddr_C_Q)         0.177     2.199 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     2.200    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    B20                  OBUF (Prop_obuf_I_O)         1.156     3.356 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.356    RGMII_0_td[0]
    B20                                                               r  RGMII_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                            (rising edge-triggered cell ODDR clocked by i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_0_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.340ns  (logic 1.339ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        0.544     0.885    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.935 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.416    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.442 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, routed)          0.579     2.021    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X0Y95         ODDR                                         r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         ODDR (Prop_oddr_C_Q)         0.177     2.198 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001     2.199    ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/I
    A20                  OBUF (Prop_obuf_I_O)         1.162     3.362 r  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     3.362    RGMII_0_txc
    A20                                                               r  RGMII_0_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[0]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[10]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[11]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[12]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[13]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[14]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[15]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[16]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[17]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[18]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.583     2.775    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[0]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[10]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[11]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[12]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[13]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[14]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[15]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[16]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[17]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y5           DSP48E1                      0.000     0.000 r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/ACOUT[18]
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5799, routed)        1.756     3.064    ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/aclk
    DSP48_X1Y6           DSP48E1                                      r  ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK





