# FPGA Projekt â€“ `project_001`

## ğŸ§¾ Popis
Tento projekt implementuje systÃ©m s viacerÃ½mi perifÃ©riami na doske **QMTech EP4CE55F23**, vrÃ¡tane:
- 7-segmentovky
- SDRAM
- VGA
- UART
- Ethernet
- PMOD rozhranÃ­

## ğŸ“ Å truktÃºra projektu

â”œâ”€â”€ board/ # QSF podsÃºbory (pin assign, perifÃ©rie)
â”œâ”€â”€ cores/ # IP jadrÃ¡ (napr. ClkGen)
â”œâ”€â”€ db/, incremental_db/ # Quartus vÃ½stupy (ignorovanÃ© gitom)
â”œâ”€â”€ doc/ # DokumentÃ¡cia (markdown)
â”œâ”€â”€ examples/ # PrÃ­klady pouÅ¾itÃ­
â”œâ”€â”€ lib/ # KniÅ¾nice (VHDL/Verilog moduly)
â”œâ”€â”€ rtl/ # RTL kÃ³d
â”œâ”€â”€ simulation/ # SimulaÄnÃ© skripty a vÃ½sledky
â””â”€â”€ scripts/ # Build/simulaÄnÃ© skripty

## My SystemVerilog Library

TÃ¡to kniÅ¾nica obsahuje opakovane pouÅ¾iteÄ¾nÃ© moduly napÃ­sanÃ© v jazyku SystemVerilog.

### Obsah
- [ZaÄiatok](docs/getting_started.md)
- [Moduly](docs/index.md)
- [UkÃ¡Å¾ky pouÅ¾itia](examples/)

## ğŸ› ï¸ Build

### Quartus CLI
```sh
./scripts/build.sh

Alebo pouÅ¾ite:

```sh
make


## ğŸ§ª SimulÃ¡cia

Predpoklad: nainÅ¡talovanÃ½ ModelSim alebo Questa

./scripts/simulate.sh

ğŸ” Zdroje

    Altera Quartus Prime

    QMTech EP4CE55F23 datasheet


## ğŸ“œ Licencia

MIT License
