
Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d44  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08008f08  08008f08  00009f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fd0  08008fd0  0000a0ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fd0  08008fd0  00009fd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fd8  08008fd8  0000a0ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fd8  08008fd8  00009fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fdc  08008fdc  00009fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ec  20000000  08008fe0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001040  200000ec  080090cc  0000a0ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000112c  080090cc  0000a12c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180ee  00000000  00000000  0000a11c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000394d  00000000  00000000  0002220a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  00025b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000faa  00000000  00000000  00026f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027c52  00000000  00000000  00027f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a53b  00000000  00000000  0004fb8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0095  00000000  00000000  0006a0c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014a15c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054fc  00000000  00000000  0014a1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0014f69c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200000ec 	.word	0x200000ec
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08008ef0 	.word	0x08008ef0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000f0 	.word	0x200000f0
 8000200:	08008ef0 	.word	0x08008ef0

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000214:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000534:	f000 fc40 	bl	8000db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000538:	f000 f80e 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053c:	f000 f988 	bl	8000850 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 8000540:	f000 f88c 	bl	800065c <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 8000544:	f000 f8e6 	bl	8000714 <_ZL12MX_I2C2_Initv>
  MX_SPI1_Init();
 8000548:	f000 f918 	bl	800077c <_ZL12MX_SPI1_Initv>
  MX_UART4_Init();
 800054c:	f000 f952 	bl	80007f4 <_ZL13MX_UART4_Initv>
  MX_USB_DEVICE_Init();
 8000550:	f007 ff9c 	bl	800848c <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000554:	bf00      	nop
 8000556:	e7fd      	b.n	8000554 <main+0x24>

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b094      	sub	sp, #80	@ 0x50
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 031c 	add.w	r3, r7, #28
 8000562:	2234      	movs	r2, #52	@ 0x34
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f008 fc96 	bl	8008e98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	f107 0308 	add.w	r3, r7, #8
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
 800057a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800057c:	2300      	movs	r3, #0
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	4b34      	ldr	r3, [pc, #208]	@ (8000654 <SystemClock_Config+0xfc>)
 8000582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000584:	4a33      	ldr	r2, [pc, #204]	@ (8000654 <SystemClock_Config+0xfc>)
 8000586:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800058a:	6413      	str	r3, [r2, #64]	@ 0x40
 800058c:	4b31      	ldr	r3, [pc, #196]	@ (8000654 <SystemClock_Config+0xfc>)
 800058e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000598:	2300      	movs	r3, #0
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	4b2e      	ldr	r3, [pc, #184]	@ (8000658 <SystemClock_Config+0x100>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a2d      	ldr	r2, [pc, #180]	@ (8000658 <SystemClock_Config+0x100>)
 80005a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000658 <SystemClock_Config+0x100>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b4:	2301      	movs	r3, #1
 80005b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005bc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005be:	2302      	movs	r3, #2
 80005c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005c8:	2304      	movs	r3, #4
 80005ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80005cc:	23b4      	movs	r3, #180	@ 0xb4
 80005ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d0:	2302      	movs	r3, #2
 80005d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80005d4:	2309      	movs	r3, #9
 80005d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80005d8:	2302      	movs	r3, #2
 80005da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 031c 	add.w	r3, r7, #28
 80005e0:	4618      	mov	r0, r3
 80005e2:	f003 fc31 	bl	8003e48 <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	bf14      	ite	ne
 80005ec:	2301      	movne	r3, #1
 80005ee:	2300      	moveq	r3, #0
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80005f6:	f000 f9fd 	bl	80009f4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80005fa:	f002 fd61 	bl	80030c0 <HAL_PWREx_EnableOverDrive>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	bf14      	ite	ne
 8000604:	2301      	movne	r3, #1
 8000606:	2300      	moveq	r3, #0
 8000608:	b2db      	uxtb	r3, r3
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800060e:	f000 f9f1 	bl	80009f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000612:	230f      	movs	r3, #15
 8000614:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000616:	2302      	movs	r3, #2
 8000618:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800061e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000622:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000624:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000628:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800062a:	f107 0308 	add.w	r3, r7, #8
 800062e:	2105      	movs	r1, #5
 8000630:	4618      	mov	r0, r3
 8000632:	f002 fd95 	bl	8003160 <HAL_RCC_ClockConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	bf14      	ite	ne
 800063c:	2301      	movne	r3, #1
 800063e:	2300      	moveq	r3, #0
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000646:	f000 f9d5 	bl	80009f4 <Error_Handler>
  }
}
 800064a:	bf00      	nop
 800064c:	3750      	adds	r7, #80	@ 0x50
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	40023800 	.word	0x40023800
 8000658:	40007000 	.word	0x40007000

0800065c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000662:	463b      	mov	r3, r7
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800066e:	4b26      	ldr	r3, [pc, #152]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 8000670:	4a26      	ldr	r2, [pc, #152]	@ (800070c <_ZL12MX_ADC1_Initv+0xb0>)
 8000672:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000674:	4b24      	ldr	r3, [pc, #144]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 8000676:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800067a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800067c:	4b22      	ldr	r3, [pc, #136]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000682:	4b21      	ldr	r3, [pc, #132]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000688:	4b1f      	ldr	r3, [pc, #124]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 800068a:	2200      	movs	r2, #0
 800068c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800068e:	4b1e      	ldr	r3, [pc, #120]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 8000690:	2200      	movs	r2, #0
 8000692:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000696:	4b1c      	ldr	r3, [pc, #112]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 8000698:	2200      	movs	r2, #0
 800069a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800069c:	4b1a      	ldr	r3, [pc, #104]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 800069e:	4a1c      	ldr	r2, [pc, #112]	@ (8000710 <_ZL12MX_ADC1_Initv+0xb4>)
 80006a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006a2:	4b19      	ldr	r3, [pc, #100]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80006a8:	4b17      	ldr	r3, [pc, #92]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006ae:	4b16      	ldr	r3, [pc, #88]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006b6:	4b14      	ldr	r3, [pc, #80]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006bc:	4812      	ldr	r0, [pc, #72]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006be:	f000 fc11 	bl	8000ee4 <HAL_ADC_Init>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	bf14      	ite	ne
 80006c8:	2301      	movne	r3, #1
 80006ca:	2300      	moveq	r3, #0
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 80006d2:	f000 f98f 	bl	80009f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006d6:	2303      	movs	r3, #3
 80006d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80006da:	2301      	movs	r3, #1
 80006dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006de:	2300      	movs	r3, #0
 80006e0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e2:	463b      	mov	r3, r7
 80006e4:	4619      	mov	r1, r3
 80006e6:	4808      	ldr	r0, [pc, #32]	@ (8000708 <_ZL12MX_ADC1_Initv+0xac>)
 80006e8:	f000 fc40 	bl	8000f6c <HAL_ADC_ConfigChannel>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	bf14      	ite	ne
 80006f2:	2301      	movne	r3, #1
 80006f4:	2300      	moveq	r3, #0
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 80006fc:	f000 f97a 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000108 	.word	0x20000108
 800070c:	40012000 	.word	0x40012000
 8000710:	0f000001 	.word	0x0f000001

08000714 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000718:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 800071a:	4a16      	ldr	r2, [pc, #88]	@ (8000774 <_ZL12MX_I2C2_Initv+0x60>)
 800071c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800071e:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000720:	4a15      	ldr	r2, [pc, #84]	@ (8000778 <_ZL12MX_I2C2_Initv+0x64>)
 8000722:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000724:	4b12      	ldr	r3, [pc, #72]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000732:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000736:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b0d      	ldr	r3, [pc, #52]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800073e:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074a:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000750:	4807      	ldr	r0, [pc, #28]	@ (8000770 <_ZL12MX_I2C2_Initv+0x5c>)
 8000752:	f001 f8f9 	bl	8001948 <HAL_I2C_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	bf14      	ite	ne
 800075c:	2301      	movne	r3, #1
 800075e:	2300      	moveq	r3, #0
 8000760:	b2db      	uxtb	r3, r3
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 8000766:	f000 f945 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000150 	.word	0x20000150
 8000774:	40005800 	.word	0x40005800
 8000778:	000186a0 	.word	0x000186a0

0800077c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000780:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 8000782:	4a1b      	ldr	r2, [pc, #108]	@ (80007f0 <_ZL12MX_SPI1_Initv+0x74>)
 8000784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 8000788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800078c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800078e:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000794:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 8000796:	2200      	movs	r2, #0
 8000798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800079a:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 800079c:	2200      	movs	r2, #0
 800079e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007a0:	4b12      	ldr	r3, [pc, #72]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007a6:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007ae:	4b0f      	ldr	r3, [pc, #60]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007b4:	4b0d      	ldr	r3, [pc, #52]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ba:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007bc:	2200      	movs	r2, #0
 80007be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007c6:	4b09      	ldr	r3, [pc, #36]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007c8:	220a      	movs	r2, #10
 80007ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007cc:	4807      	ldr	r0, [pc, #28]	@ (80007ec <_ZL12MX_SPI1_Initv+0x70>)
 80007ce:	f003 fdd9 	bl	8004384 <HAL_SPI_Init>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	bf14      	ite	ne
 80007d8:	2301      	movne	r3, #1
 80007da:	2300      	moveq	r3, #0
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 80007e2:	f000 f907 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200001a4 	.word	0x200001a4
 80007f0:	40013000 	.word	0x40013000

080007f4 <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80007f8:	4b13      	ldr	r3, [pc, #76]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 80007fa:	4a14      	ldr	r2, [pc, #80]	@ (800084c <_ZL13MX_UART4_Initv+0x58>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80007fe:	4b12      	ldr	r3, [pc, #72]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000812:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b0b      	ldr	r3, [pc, #44]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b0a      	ldr	r3, [pc, #40]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800082a:	4807      	ldr	r0, [pc, #28]	@ (8000848 <_ZL13MX_UART4_Initv+0x54>)
 800082c:	f003 fe33 	bl	8004496 <HAL_UART_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	bf14      	ite	ne
 8000836:	2301      	movne	r3, #1
 8000838:	2300      	moveq	r3, #0
 800083a:	b2db      	uxtb	r3, r3
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 8000840:	f000 f8d8 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}
 8000848:	200001fc 	.word	0x200001fc
 800084c:	40004c00 	.word	0x40004c00

08000850 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08a      	sub	sp, #40	@ 0x28
 8000854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	613b      	str	r3, [r7, #16]
 800086a:	4b5d      	ldr	r3, [pc, #372]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a5c      	ldr	r2, [pc, #368]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 8000870:	f043 0304 	orr.w	r3, r3, #4
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b5a      	ldr	r3, [pc, #360]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0304 	and.w	r3, r3, #4
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	4b56      	ldr	r3, [pc, #344]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a55      	ldr	r2, [pc, #340]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 800088c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b53      	ldr	r3, [pc, #332]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	4b4f      	ldr	r3, [pc, #316]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a4e      	ldr	r2, [pc, #312]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b4c      	ldr	r3, [pc, #304]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	4b48      	ldr	r3, [pc, #288]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a47      	ldr	r2, [pc, #284]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b45      	ldr	r3, [pc, #276]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0302 	and.w	r3, r3, #2
 80008d2:	607b      	str	r3, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	603b      	str	r3, [r7, #0]
 80008da:	4b41      	ldr	r3, [pc, #260]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a40      	ldr	r2, [pc, #256]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008e0:	f043 0308 	orr.w	r3, r3, #8
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b3e      	ldr	r3, [pc, #248]	@ (80009e0 <_ZL12MX_GPIO_Initv+0x190>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0308 	and.w	r3, r3, #8
 80008ee:	603b      	str	r3, [r7, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 80008f2:	2200      	movs	r2, #0
 80008f4:	f246 018e 	movw	r1, #24718	@ 0x608e
 80008f8:	483a      	ldr	r0, [pc, #232]	@ (80009e4 <_ZL12MX_GPIO_Initv+0x194>)
 80008fa:	f001 f80b 	bl	8001914 <HAL_GPIO_WritePin>
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 80008fe:	2200      	movs	r2, #0
 8000900:	f44f 71f8 	mov.w	r1, #496	@ 0x1f0
 8000904:	4838      	ldr	r0, [pc, #224]	@ (80009e8 <_ZL12MX_GPIO_Initv+0x198>)
 8000906:	f001 f805 	bl	8001914 <HAL_GPIO_WritePin>
                          |FLASH_WP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SPI_CS1_Pin LORA_DIO0_Pin PYRO3_TRIGGER_Pin PRYO2_TRIGGER_Pin
                           PRYO1_TRIGGER_Pin LORA_RESET_Pin */
  GPIO_InitStruct.Pin = SPI_CS1_Pin|LORA_DIO0_Pin|PYRO3_TRIGGER_Pin|PRYO2_TRIGGER_Pin
 800090a:	f246 038e 	movw	r3, #24718	@ 0x608e
 800090e:	617b      	str	r3, [r7, #20]
                          |PRYO1_TRIGGER_Pin|LORA_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000910:	2301      	movs	r3, #1
 8000912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2300      	movs	r3, #0
 800091a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	4830      	ldr	r0, [pc, #192]	@ (80009e4 <_ZL12MX_GPIO_Initv+0x194>)
 8000924:	f000 fe62 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT1_Pin */
  GPIO_InitStruct.Pin = IMU_INT1_Pin;
 8000928:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800092c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800092e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4619      	mov	r1, r3
 800093e:	4829      	ldr	r0, [pc, #164]	@ (80009e4 <_ZL12MX_GPIO_Initv+0x194>)
 8000940:	f000 fe54 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO3_Pin SERVO2_Pin SERVO1_Pin */
  GPIO_InitStruct.Pin = SERVO3_Pin|SERVO2_Pin|SERVO1_Pin;
 8000944:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000956:	2301      	movs	r3, #1
 8000958:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	4619      	mov	r1, r3
 8000960:	4822      	ldr	r0, [pc, #136]	@ (80009ec <_ZL12MX_GPIO_Initv+0x19c>)
 8000962:	f000 fe43 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8000966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800096a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800096c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8000976:	f107 0314 	add.w	r3, r7, #20
 800097a:	4619      	mov	r1, r3
 800097c:	481b      	ldr	r0, [pc, #108]	@ (80009ec <_ZL12MX_GPIO_Initv+0x19c>)
 800097e:	f000 fe35 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT2_Pin */
  GPIO_InitStruct.Pin = IMU_INT2_Pin;
 8000982:	2304      	movs	r3, #4
 8000984:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000986:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800098a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IMU_INT2_GPIO_Port, &GPIO_InitStruct);
 8000990:	f107 0314 	add.w	r3, r7, #20
 8000994:	4619      	mov	r1, r3
 8000996:	4816      	ldr	r0, [pc, #88]	@ (80009f0 <_ZL12MX_GPIO_Initv+0x1a0>)
 8000998:	f000 fe28 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin BARO_CS_Pin FLASH_CS_Pin FLASH_RESET_Pin
                           FLASH_WP_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|BARO_CS_Pin|FLASH_CS_Pin|FLASH_RESET_Pin
 800099c:	f44f 73f8 	mov.w	r3, #496	@ 0x1f0
 80009a0:	617b      	str	r3, [r7, #20]
                          |FLASH_WP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a2:	2301      	movs	r3, #1
 80009a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4619      	mov	r1, r3
 80009b4:	480c      	ldr	r0, [pc, #48]	@ (80009e8 <_ZL12MX_GPIO_Initv+0x198>)
 80009b6:	f000 fe19 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : GPS_INT_Pin */
  GPIO_InitStruct.Pin = GPS_INT_Pin;
 80009ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009c0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c6:	2300      	movs	r3, #0
 80009c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	4619      	mov	r1, r3
 80009d0:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <_ZL12MX_GPIO_Initv+0x198>)
 80009d2:	f000 fe0b 	bl	80015ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009d6:	bf00      	nop
 80009d8:	3728      	adds	r7, #40	@ 0x28
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020800 	.word	0x40020800
 80009e8:	40020400 	.word	0x40020400
 80009ec:	40020000 	.word	0x40020000
 80009f0:	40020c00 	.word	0x40020c00

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f8:	b672      	cpsid	i
}
 80009fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <Error_Handler+0x8>

08000a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	607b      	str	r3, [r7, #4]
 8000a0a:	4b10      	ldr	r3, [pc, #64]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a16:	4b0d      	ldr	r3, [pc, #52]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	603b      	str	r3, [r7, #0]
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	4a08      	ldr	r2, [pc, #32]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <HAL_MspInit+0x4c>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	40023800 	.word	0x40023800

08000a50 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	@ 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a17      	ldr	r2, [pc, #92]	@ (8000acc <HAL_ADC_MspInit+0x7c>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d127      	bne.n	8000ac2 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7a:	4a15      	ldr	r2, [pc, #84]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a82:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <HAL_ADC_MspInit+0x80>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = PYRO2_CONT_Pin|PYRO1_CONT_Pin|PYRO_ARMED_Pin|PYRO3_CONT_Pin;
 8000aaa:	230f      	movs	r3, #15
 8000aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4805      	ldr	r0, [pc, #20]	@ (8000ad4 <HAL_ADC_MspInit+0x84>)
 8000abe:	f000 fd95 	bl	80015ec <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	@ 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40012000 	.word	0x40012000
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08a      	sub	sp, #40	@ 0x28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a29      	ldr	r2, [pc, #164]	@ (8000b9c <HAL_I2C_MspInit+0xc4>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d14b      	bne.n	8000b92 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
 8000afe:	4b28      	ldr	r3, [pc, #160]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a27      	ldr	r2, [pc, #156]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b25      	ldr	r3, [pc, #148]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0302 	and.w	r3, r3, #2
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	4b21      	ldr	r3, [pc, #132]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a20      	ldr	r2, [pc, #128]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b20:	f043 0304 	orr.w	r3, r3, #4
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0304 	and.w	r3, r3, #4
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b38:	2312      	movs	r3, #18
 8000b3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b40:	2303      	movs	r3, #3
 8000b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b44:	2304      	movs	r3, #4
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4815      	ldr	r0, [pc, #84]	@ (8000ba4 <HAL_I2C_MspInit+0xcc>)
 8000b50:	f000 fd4c 	bl	80015ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b5a:	2312      	movs	r3, #18
 8000b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b62:	2303      	movs	r3, #3
 8000b64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b66:	2304      	movs	r3, #4
 8000b68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	4619      	mov	r1, r3
 8000b70:	480d      	ldr	r0, [pc, #52]	@ (8000ba8 <HAL_I2C_MspInit+0xd0>)
 8000b72:	f000 fd3b 	bl	80015ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b86:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_I2C_MspInit+0xc8>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b8e:	60bb      	str	r3, [r7, #8]
 8000b90:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	@ 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40005800 	.word	0x40005800
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020400 	.word	0x40020400
 8000ba8:	40020800 	.word	0x40020800

08000bac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	@ 0x28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 0314 	add.w	r3, r7, #20
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
 8000bc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a19      	ldr	r2, [pc, #100]	@ (8000c30 <HAL_SPI_MspInit+0x84>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d12b      	bne.n	8000c26 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	4b18      	ldr	r3, [pc, #96]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd6:	4a17      	ldr	r2, [pc, #92]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000bd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a10      	ldr	r2, [pc, #64]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <HAL_SPI_MspInit+0x88>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000c06:	23e0      	movs	r3, #224	@ 0xe0
 8000c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c12:	2303      	movs	r3, #3
 8000c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c16:	2305      	movs	r3, #5
 8000c18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <HAL_SPI_MspInit+0x8c>)
 8000c22:	f000 fce3 	bl	80015ec <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	@ 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40013000 	.word	0x40013000
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020000 	.word	0x40020000

08000c3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	@ 0x28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c44:	f107 0314 	add.w	r3, r7, #20
 8000c48:	2200      	movs	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
 8000c4c:	605a      	str	r2, [r3, #4]
 8000c4e:	609a      	str	r2, [r3, #8]
 8000c50:	60da      	str	r2, [r3, #12]
 8000c52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a19      	ldr	r2, [pc, #100]	@ (8000cc0 <HAL_UART_MspInit+0x84>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d12c      	bne.n	8000cb8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	4a17      	ldr	r2, [pc, #92]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c6e:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c84:	f043 0304 	orr.w	r3, r3, #4
 8000c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <HAL_UART_MspInit+0x88>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	f003 0304 	and.w	r3, r3, #4
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c96:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000ca8:	2308      	movs	r3, #8
 8000caa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cac:	f107 0314 	add.w	r3, r7, #20
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <HAL_UART_MspInit+0x8c>)
 8000cb4:	f000 fc9a 	bl	80015ec <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8000cb8:	bf00      	nop
 8000cba:	3728      	adds	r7, #40	@ 0x28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40004c00 	.word	0x40004c00
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40020800 	.word	0x40020800

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d22:	f000 f89b 	bl	8000e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <OTG_FS_IRQHandler+0x10>)
 8000d32:	f001 f8d3 	bl	8001edc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000824 	.word	0x20000824

08000d40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d44:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <SystemInit+0x20>)
 8000d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d4a:	4a05      	ldr	r2, [pc, #20]	@ (8000d60 <SystemInit+0x20>)
 8000d4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d68:	f7ff ffea 	bl	8000d40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d6c:	480c      	ldr	r0, [pc, #48]	@ (8000da0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d6e:	490d      	ldr	r1, [pc, #52]	@ (8000da4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d70:	4a0d      	ldr	r2, [pc, #52]	@ (8000da8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d74:	e002      	b.n	8000d7c <LoopCopyDataInit>

08000d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d7a:	3304      	adds	r3, #4

08000d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d80:	d3f9      	bcc.n	8000d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d82:	4a0a      	ldr	r2, [pc, #40]	@ (8000dac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d84:	4c0a      	ldr	r4, [pc, #40]	@ (8000db0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d88:	e001      	b.n	8000d8e <LoopFillZerobss>

08000d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d8c:	3204      	adds	r2, #4

08000d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d90:	d3fb      	bcc.n	8000d8a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d92:	f008 f889 	bl	8008ea8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d96:	f7ff fbcb 	bl	8000530 <main>
  bx  lr    
 8000d9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000da4:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8000da8:	08008fe0 	.word	0x08008fe0
  ldr r2, =_sbss
 8000dac:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8000db0:	2000112c 	.word	0x2000112c

08000db4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000db4:	e7fe      	b.n	8000db4 <ADC_IRQHandler>
	...

08000db8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000df8 <HAL_Init+0x40>)
 8000dc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <HAL_Init+0x40>)
 8000dce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a07      	ldr	r2, [pc, #28]	@ (8000df8 <HAL_Init+0x40>)
 8000dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de0:	2003      	movs	r0, #3
 8000de2:	f000 fbc1 	bl	8001568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de6:	200f      	movs	r0, #15
 8000de8:	f000 f808 	bl	8000dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dec:	f7ff fe08 	bl	8000a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40023c00 	.word	0x40023c00

08000dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e04:	4b12      	ldr	r3, [pc, #72]	@ (8000e50 <HAL_InitTick+0x54>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <HAL_InitTick+0x58>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 fbd9 	bl	80015d2 <HAL_SYSTICK_Config>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e00e      	b.n	8000e48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b0f      	cmp	r3, #15
 8000e2e:	d80a      	bhi.n	8000e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e30:	2200      	movs	r2, #0
 8000e32:	6879      	ldr	r1, [r7, #4]
 8000e34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e38:	f000 fba1 	bl	800157e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e3c:	4a06      	ldr	r2, [pc, #24]	@ (8000e58 <HAL_InitTick+0x5c>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
 8000e44:	e000      	b.n	8000e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000000 	.word	0x20000000
 8000e54:	20000008 	.word	0x20000008
 8000e58:	20000004 	.word	0x20000004

08000e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <HAL_IncTick+0x20>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_IncTick+0x24>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	4a04      	ldr	r2, [pc, #16]	@ (8000e80 <HAL_IncTick+0x24>)
 8000e6e:	6013      	str	r3, [r2, #0]
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	20000244 	.word	0x20000244

08000e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return uwTick;
 8000e88:	4b03      	ldr	r3, [pc, #12]	@ (8000e98 <HAL_GetTick+0x14>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000244 	.word	0x20000244

08000e9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ea4:	f7ff ffee 	bl	8000e84 <HAL_GetTick>
 8000ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000eb4:	d005      	beq.n	8000ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <HAL_Delay+0x44>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	461a      	mov	r2, r3
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	4413      	add	r3, r2
 8000ec0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ec2:	bf00      	nop
 8000ec4:	f7ff ffde 	bl	8000e84 <HAL_GetTick>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	1ad3      	subs	r3, r2, r3
 8000ece:	68fa      	ldr	r2, [r7, #12]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d8f7      	bhi.n	8000ec4 <HAL_Delay+0x28>
  {
  }
}
 8000ed4:	bf00      	nop
 8000ed6:	bf00      	nop
 8000ed8:	3710      	adds	r7, #16
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000008 	.word	0x20000008

08000ee4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000eec:	2300      	movs	r3, #0
 8000eee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d101      	bne.n	8000efa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e033      	b.n	8000f62 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d109      	bne.n	8000f16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff fda4 	bl	8000a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	f003 0310 	and.w	r3, r3, #16
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d118      	bne.n	8000f54 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f26:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000f2a:	f023 0302 	bic.w	r3, r3, #2
 8000f2e:	f043 0202 	orr.w	r2, r3, #2
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f000 f94a 	bl	80011d0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	f023 0303 	bic.w	r3, r3, #3
 8000f4a:	f043 0201 	orr.w	r2, r3, #1
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f52:	e001      	b.n	8000f58 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3710      	adds	r7, #16
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d101      	bne.n	8000f88 <HAL_ADC_ConfigChannel+0x1c>
 8000f84:	2302      	movs	r3, #2
 8000f86:	e113      	b.n	80011b0 <HAL_ADC_ConfigChannel+0x244>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b09      	cmp	r3, #9
 8000f96:	d925      	bls.n	8000fe4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	68d9      	ldr	r1, [r3, #12]
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	4413      	add	r3, r2
 8000fac:	3b1e      	subs	r3, #30
 8000fae:	2207      	movs	r2, #7
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	43da      	mvns	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	400a      	ands	r2, r1
 8000fbc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	68d9      	ldr	r1, [r3, #12]
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	4618      	mov	r0, r3
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	4403      	add	r3, r0
 8000fd6:	3b1e      	subs	r3, #30
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	430a      	orrs	r2, r1
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	e022      	b.n	800102a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	6919      	ldr	r1, [r3, #16]
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	4413      	add	r3, r2
 8000ff8:	2207      	movs	r2, #7
 8000ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffe:	43da      	mvns	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	400a      	ands	r2, r1
 8001006:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	6919      	ldr	r1, [r3, #16]
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	689a      	ldr	r2, [r3, #8]
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	b29b      	uxth	r3, r3
 8001018:	4618      	mov	r0, r3
 800101a:	4603      	mov	r3, r0
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4403      	add	r3, r0
 8001020:	409a      	lsls	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	430a      	orrs	r2, r1
 8001028:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b06      	cmp	r3, #6
 8001030:	d824      	bhi.n	800107c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685a      	ldr	r2, [r3, #4]
 800103c:	4613      	mov	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	3b05      	subs	r3, #5
 8001044:	221f      	movs	r2, #31
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43da      	mvns	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	400a      	ands	r2, r1
 8001052:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	b29b      	uxth	r3, r3
 8001060:	4618      	mov	r0, r3
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685a      	ldr	r2, [r3, #4]
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	3b05      	subs	r3, #5
 800106e:	fa00 f203 	lsl.w	r2, r0, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	430a      	orrs	r2, r1
 8001078:	635a      	str	r2, [r3, #52]	@ 0x34
 800107a:	e04c      	b.n	8001116 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2b0c      	cmp	r3, #12
 8001082:	d824      	bhi.n	80010ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685a      	ldr	r2, [r3, #4]
 800108e:	4613      	mov	r3, r2
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4413      	add	r3, r2
 8001094:	3b23      	subs	r3, #35	@ 0x23
 8001096:	221f      	movs	r2, #31
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43da      	mvns	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	400a      	ands	r2, r1
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	4618      	mov	r0, r3
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	3b23      	subs	r3, #35	@ 0x23
 80010c0:	fa00 f203 	lsl.w	r2, r0, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	430a      	orrs	r2, r1
 80010ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80010cc:	e023      	b.n	8001116 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	4613      	mov	r3, r2
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	4413      	add	r3, r2
 80010de:	3b41      	subs	r3, #65	@ 0x41
 80010e0:	221f      	movs	r2, #31
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43da      	mvns	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	400a      	ands	r2, r1
 80010ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	4618      	mov	r0, r3
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	4613      	mov	r3, r2
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4413      	add	r3, r2
 8001108:	3b41      	subs	r3, #65	@ 0x41
 800110a:	fa00 f203 	lsl.w	r2, r0, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	430a      	orrs	r2, r1
 8001114:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001116:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <HAL_ADC_ConfigChannel+0x250>)
 8001118:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a28      	ldr	r2, [pc, #160]	@ (80011c0 <HAL_ADC_ConfigChannel+0x254>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d10f      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x1d8>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b12      	cmp	r3, #18
 800112a:	d10b      	bne.n	8001144 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a1d      	ldr	r2, [pc, #116]	@ (80011c0 <HAL_ADC_ConfigChannel+0x254>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d12b      	bne.n	80011a6 <HAL_ADC_ConfigChannel+0x23a>
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a1c      	ldr	r2, [pc, #112]	@ (80011c4 <HAL_ADC_ConfigChannel+0x258>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d003      	beq.n	8001160 <HAL_ADC_ConfigChannel+0x1f4>
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b11      	cmp	r3, #17
 800115e:	d122      	bne.n	80011a6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a11      	ldr	r2, [pc, #68]	@ (80011c4 <HAL_ADC_ConfigChannel+0x258>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d111      	bne.n	80011a6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001182:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_ADC_ConfigChannel+0x25c>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a11      	ldr	r2, [pc, #68]	@ (80011cc <HAL_ADC_ConfigChannel+0x260>)
 8001188:	fba2 2303 	umull	r2, r3, r2, r3
 800118c:	0c9a      	lsrs	r2, r3, #18
 800118e:	4613      	mov	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001198:	e002      	b.n	80011a0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	3b01      	subs	r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d1f9      	bne.n	800119a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3714      	adds	r7, #20
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	40012300 	.word	0x40012300
 80011c0:	40012000 	.word	0x40012000
 80011c4:	10000012 	.word	0x10000012
 80011c8:	20000000 	.word	0x20000000
 80011cc:	431bde83 	.word	0x431bde83

080011d0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011d8:	4b79      	ldr	r3, [pc, #484]	@ (80013c0 <ADC_Init+0x1f0>)
 80011da:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	431a      	orrs	r2, r3
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001204:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	6859      	ldr	r1, [r3, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	021a      	lsls	r2, r3, #8
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	430a      	orrs	r2, r1
 8001218:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001228:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	6859      	ldr	r1, [r3, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	430a      	orrs	r2, r1
 800123a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	689a      	ldr	r2, [r3, #8]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800124a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	6899      	ldr	r1, [r3, #8]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	68da      	ldr	r2, [r3, #12]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	430a      	orrs	r2, r1
 800125c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001262:	4a58      	ldr	r2, [pc, #352]	@ (80013c4 <ADC_Init+0x1f4>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d022      	beq.n	80012ae <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	689a      	ldr	r2, [r3, #8]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001276:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	6899      	ldr	r1, [r3, #8]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	430a      	orrs	r2, r1
 8001288:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	689a      	ldr	r2, [r3, #8]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001298:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6899      	ldr	r1, [r3, #8]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	e00f      	b.n	80012ce <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	689a      	ldr	r2, [r3, #8]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80012bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	689a      	ldr	r2, [r3, #8]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80012cc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0202 	bic.w	r2, r2, #2
 80012dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6899      	ldr	r1, [r3, #8]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7e1b      	ldrb	r3, [r3, #24]
 80012e8:	005a      	lsls	r2, r3, #1
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	430a      	orrs	r2, r1
 80012f0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d01b      	beq.n	8001334 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800130a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	685a      	ldr	r2, [r3, #4]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800131a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	6859      	ldr	r1, [r3, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001326:	3b01      	subs	r3, #1
 8001328:	035a      	lsls	r2, r3, #13
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	430a      	orrs	r2, r1
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	e007      	b.n	8001344 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	685a      	ldr	r2, [r3, #4]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001342:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001352:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	3b01      	subs	r3, #1
 8001360:	051a      	lsls	r2, r3, #20
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	430a      	orrs	r2, r1
 8001368:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	689a      	ldr	r2, [r3, #8]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001378:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6899      	ldr	r1, [r3, #8]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001386:	025a      	lsls	r2, r3, #9
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	430a      	orrs	r2, r1
 800138e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	689a      	ldr	r2, [r3, #8]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800139e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	6899      	ldr	r1, [r3, #8]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	029a      	lsls	r2, r3, #10
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	609a      	str	r2, [r3, #8]
}
 80013b4:	bf00      	nop
 80013b6:	3714      	adds	r7, #20
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	40012300 	.word	0x40012300
 80013c4:	0f000001 	.word	0x0f000001

080013c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013e4:	4013      	ands	r3, r2
 80013e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013fa:	4a04      	ldr	r2, [pc, #16]	@ (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	60d3      	str	r3, [r2, #12]
}
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001414:	4b04      	ldr	r3, [pc, #16]	@ (8001428 <__NVIC_GetPriorityGrouping+0x18>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	0a1b      	lsrs	r3, r3, #8
 800141a:	f003 0307 	and.w	r3, r3, #7
}
 800141e:	4618      	mov	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	2b00      	cmp	r3, #0
 800143c:	db0b      	blt.n	8001456 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f003 021f 	and.w	r2, r3, #31
 8001444:	4907      	ldr	r1, [pc, #28]	@ (8001464 <__NVIC_EnableIRQ+0x38>)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	095b      	lsrs	r3, r3, #5
 800144c:	2001      	movs	r0, #1
 800144e:	fa00 f202 	lsl.w	r2, r0, r2
 8001452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	e000e100 	.word	0xe000e100

08001468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001478:	2b00      	cmp	r3, #0
 800147a:	db0a      	blt.n	8001492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	b2da      	uxtb	r2, r3
 8001480:	490c      	ldr	r1, [pc, #48]	@ (80014b4 <__NVIC_SetPriority+0x4c>)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	0112      	lsls	r2, r2, #4
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	440b      	add	r3, r1
 800148c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001490:	e00a      	b.n	80014a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4908      	ldr	r1, [pc, #32]	@ (80014b8 <__NVIC_SetPriority+0x50>)
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	3b04      	subs	r3, #4
 80014a0:	0112      	lsls	r2, r2, #4
 80014a2:	b2d2      	uxtb	r2, r2
 80014a4:	440b      	add	r3, r1
 80014a6:	761a      	strb	r2, [r3, #24]
}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000e100 	.word	0xe000e100
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b089      	sub	sp, #36	@ 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f1c3 0307 	rsb	r3, r3, #7
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	bf28      	it	cs
 80014da:	2304      	movcs	r3, #4
 80014dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3304      	adds	r3, #4
 80014e2:	2b06      	cmp	r3, #6
 80014e4:	d902      	bls.n	80014ec <NVIC_EncodePriority+0x30>
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3b03      	subs	r3, #3
 80014ea:	e000      	b.n	80014ee <NVIC_EncodePriority+0x32>
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43da      	mvns	r2, r3
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	401a      	ands	r2, r3
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001504:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43d9      	mvns	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	4313      	orrs	r3, r2
         );
}
 8001516:	4618      	mov	r0, r3
 8001518:	3724      	adds	r7, #36	@ 0x24
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001534:	d301      	bcc.n	800153a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001536:	2301      	movs	r3, #1
 8001538:	e00f      	b.n	800155a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <SysTick_Config+0x40>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001542:	210f      	movs	r1, #15
 8001544:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001548:	f7ff ff8e 	bl	8001468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <SysTick_Config+0x40>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <SysTick_Config+0x40>)
 8001554:	2207      	movs	r2, #7
 8001556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	e000e010 	.word	0xe000e010

08001568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff29 	bl	80013c8 <__NVIC_SetPriorityGrouping>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800157e:	b580      	push	{r7, lr}
 8001580:	b086      	sub	sp, #24
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001590:	f7ff ff3e 	bl	8001410 <__NVIC_GetPriorityGrouping>
 8001594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6978      	ldr	r0, [r7, #20]
 800159c:	f7ff ff8e 	bl	80014bc <NVIC_EncodePriority>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff5d 	bl	8001468 <__NVIC_SetPriority>
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff31 	bl	800142c <__NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffa2 	bl	8001524 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b089      	sub	sp, #36	@ 0x24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	e165      	b.n	80018d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001608:	2201      	movs	r2, #1
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4013      	ands	r3, r2
 800161a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	429a      	cmp	r2, r3
 8001622:	f040 8154 	bne.w	80018ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b01      	cmp	r3, #1
 8001630:	d005      	beq.n	800163e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800163a:	2b02      	cmp	r3, #2
 800163c:	d130      	bne.n	80016a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	2203      	movs	r2, #3
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001674:	2201      	movs	r2, #1
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4013      	ands	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	f003 0201 	and.w	r2, r3, #1
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4313      	orrs	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0303 	and.w	r3, r3, #3
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d017      	beq.n	80016dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	2203      	movs	r2, #3
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4013      	ands	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d123      	bne.n	8001730 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	08da      	lsrs	r2, r3, #3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3208      	adds	r2, #8
 80016f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	220f      	movs	r2, #15
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	691a      	ldr	r2, [r3, #16]
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3208      	adds	r2, #8
 800172a:	69b9      	ldr	r1, [r7, #24]
 800172c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	2203      	movs	r2, #3
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0203 	and.w	r2, r3, #3
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 80ae 	beq.w	80018ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	4b5d      	ldr	r3, [pc, #372]	@ (80018ec <HAL_GPIO_Init+0x300>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	4a5c      	ldr	r2, [pc, #368]	@ (80018ec <HAL_GPIO_Init+0x300>)
 800177c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001780:	6453      	str	r3, [r2, #68]	@ 0x44
 8001782:	4b5a      	ldr	r3, [pc, #360]	@ (80018ec <HAL_GPIO_Init+0x300>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800178e:	4a58      	ldr	r2, [pc, #352]	@ (80018f0 <HAL_GPIO_Init+0x304>)
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	3302      	adds	r3, #2
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	220f      	movs	r2, #15
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4f      	ldr	r2, [pc, #316]	@ (80018f4 <HAL_GPIO_Init+0x308>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d025      	beq.n	8001806 <HAL_GPIO_Init+0x21a>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4e      	ldr	r2, [pc, #312]	@ (80018f8 <HAL_GPIO_Init+0x30c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d01f      	beq.n	8001802 <HAL_GPIO_Init+0x216>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a4d      	ldr	r2, [pc, #308]	@ (80018fc <HAL_GPIO_Init+0x310>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d019      	beq.n	80017fe <HAL_GPIO_Init+0x212>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001900 <HAL_GPIO_Init+0x314>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_GPIO_Init+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4b      	ldr	r2, [pc, #300]	@ (8001904 <HAL_GPIO_Init+0x318>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d00d      	beq.n	80017f6 <HAL_GPIO_Init+0x20a>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4a      	ldr	r2, [pc, #296]	@ (8001908 <HAL_GPIO_Init+0x31c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d007      	beq.n	80017f2 <HAL_GPIO_Init+0x206>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a49      	ldr	r2, [pc, #292]	@ (800190c <HAL_GPIO_Init+0x320>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d101      	bne.n	80017ee <HAL_GPIO_Init+0x202>
 80017ea:	2306      	movs	r3, #6
 80017ec:	e00c      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017ee:	2307      	movs	r3, #7
 80017f0:	e00a      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017f2:	2305      	movs	r3, #5
 80017f4:	e008      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017f6:	2304      	movs	r3, #4
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017fa:	2303      	movs	r3, #3
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 8001806:	2300      	movs	r3, #0
 8001808:	69fa      	ldr	r2, [r7, #28]
 800180a:	f002 0203 	and.w	r2, r2, #3
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001818:	4935      	ldr	r1, [pc, #212]	@ (80018f0 <HAL_GPIO_Init+0x304>)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001826:	4b3a      	ldr	r3, [pc, #232]	@ (8001910 <HAL_GPIO_Init+0x324>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	43db      	mvns	r3, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4013      	ands	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800184a:	4a31      	ldr	r2, [pc, #196]	@ (8001910 <HAL_GPIO_Init+0x324>)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001850:	4b2f      	ldr	r3, [pc, #188]	@ (8001910 <HAL_GPIO_Init+0x324>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001874:	4a26      	ldr	r2, [pc, #152]	@ (8001910 <HAL_GPIO_Init+0x324>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800187a:	4b25      	ldr	r3, [pc, #148]	@ (8001910 <HAL_GPIO_Init+0x324>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800189e:	4a1c      	ldr	r2, [pc, #112]	@ (8001910 <HAL_GPIO_Init+0x324>)
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001910 <HAL_GPIO_Init+0x324>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018c8:	4a11      	ldr	r2, [pc, #68]	@ (8001910 <HAL_GPIO_Init+0x324>)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3301      	adds	r3, #1
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b0f      	cmp	r3, #15
 80018d8:	f67f ae96 	bls.w	8001608 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3724      	adds	r7, #36	@ 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40013800 	.word	0x40013800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40020400 	.word	0x40020400
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020c00 	.word	0x40020c00
 8001904:	40021000 	.word	0x40021000
 8001908:	40021400 	.word	0x40021400
 800190c:	40021800 	.word	0x40021800
 8001910:	40013c00 	.word	0x40013c00

08001914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	460b      	mov	r3, r1
 800191e:	807b      	strh	r3, [r7, #2]
 8001920:	4613      	mov	r3, r2
 8001922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192a:	887a      	ldrh	r2, [r7, #2]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001930:	e003      	b.n	800193a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001932:	887b      	ldrh	r3, [r7, #2]
 8001934:	041a      	lsls	r2, r3, #16
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	619a      	str	r2, [r3, #24]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e12b      	b.n	8001bb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001960:	b2db      	uxtb	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d106      	bne.n	8001974 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff f8b2 	bl	8000ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2224      	movs	r2, #36	@ 0x24
 8001978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f022 0201 	bic.w	r2, r2, #1
 800198a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800199a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019ac:	f001 fcca 	bl	8003344 <HAL_RCC_GetPCLK1Freq>
 80019b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	4a81      	ldr	r2, [pc, #516]	@ (8001bbc <HAL_I2C_Init+0x274>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d807      	bhi.n	80019cc <HAL_I2C_Init+0x84>
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	4a80      	ldr	r2, [pc, #512]	@ (8001bc0 <HAL_I2C_Init+0x278>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	bf94      	ite	ls
 80019c4:	2301      	movls	r3, #1
 80019c6:	2300      	movhi	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	e006      	b.n	80019da <HAL_I2C_Init+0x92>
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	4a7d      	ldr	r2, [pc, #500]	@ (8001bc4 <HAL_I2C_Init+0x27c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	bf94      	ite	ls
 80019d4:	2301      	movls	r3, #1
 80019d6:	2300      	movhi	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e0e7      	b.n	8001bb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4a78      	ldr	r2, [pc, #480]	@ (8001bc8 <HAL_I2C_Init+0x280>)
 80019e6:	fba2 2303 	umull	r2, r3, r2, r3
 80019ea:	0c9b      	lsrs	r3, r3, #18
 80019ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	68ba      	ldr	r2, [r7, #8]
 80019fe:	430a      	orrs	r2, r1
 8001a00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	6a1b      	ldr	r3, [r3, #32]
 8001a08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	4a6a      	ldr	r2, [pc, #424]	@ (8001bbc <HAL_I2C_Init+0x274>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d802      	bhi.n	8001a1c <HAL_I2C_Init+0xd4>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	e009      	b.n	8001a30 <HAL_I2C_Init+0xe8>
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001a22:	fb02 f303 	mul.w	r3, r2, r3
 8001a26:	4a69      	ldr	r2, [pc, #420]	@ (8001bcc <HAL_I2C_Init+0x284>)
 8001a28:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2c:	099b      	lsrs	r3, r3, #6
 8001a2e:	3301      	adds	r3, #1
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	6812      	ldr	r2, [r2, #0]
 8001a34:	430b      	orrs	r3, r1
 8001a36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001a42:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	495c      	ldr	r1, [pc, #368]	@ (8001bbc <HAL_I2C_Init+0x274>)
 8001a4c:	428b      	cmp	r3, r1
 8001a4e:	d819      	bhi.n	8001a84 <HAL_I2C_Init+0x13c>
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	1e59      	subs	r1, r3, #1
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a5e:	1c59      	adds	r1, r3, #1
 8001a60:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001a64:	400b      	ands	r3, r1
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00a      	beq.n	8001a80 <HAL_I2C_Init+0x138>
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	1e59      	subs	r1, r3, #1
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a7e:	e051      	b.n	8001b24 <HAL_I2C_Init+0x1dc>
 8001a80:	2304      	movs	r3, #4
 8001a82:	e04f      	b.n	8001b24 <HAL_I2C_Init+0x1dc>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d111      	bne.n	8001ab0 <HAL_I2C_Init+0x168>
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	1e58      	subs	r0, r3, #1
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6859      	ldr	r1, [r3, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	440b      	add	r3, r1
 8001a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	bf0c      	ite	eq
 8001aa8:	2301      	moveq	r3, #1
 8001aaa:	2300      	movne	r3, #0
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	e012      	b.n	8001ad6 <HAL_I2C_Init+0x18e>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	1e58      	subs	r0, r3, #1
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6859      	ldr	r1, [r3, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	0099      	lsls	r1, r3, #2
 8001ac0:	440b      	add	r3, r1
 8001ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	bf0c      	ite	eq
 8001ad0:	2301      	moveq	r3, #1
 8001ad2:	2300      	movne	r3, #0
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_I2C_Init+0x196>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e022      	b.n	8001b24 <HAL_I2C_Init+0x1dc>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10e      	bne.n	8001b04 <HAL_I2C_Init+0x1bc>
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	1e58      	subs	r0, r3, #1
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6859      	ldr	r1, [r3, #4]
 8001aee:	460b      	mov	r3, r1
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	440b      	add	r3, r1
 8001af4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001af8:	3301      	adds	r3, #1
 8001afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001afe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b02:	e00f      	b.n	8001b24 <HAL_I2C_Init+0x1dc>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	1e58      	subs	r0, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	0099      	lsls	r1, r3, #2
 8001b14:	440b      	add	r3, r1
 8001b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	6809      	ldr	r1, [r1, #0]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69da      	ldr	r2, [r3, #28]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a1b      	ldr	r3, [r3, #32]
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	430a      	orrs	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001b52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	6911      	ldr	r1, [r2, #16]
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	68d2      	ldr	r2, [r2, #12]
 8001b5e:	4311      	orrs	r1, r2
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	430b      	orrs	r3, r1
 8001b66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	695a      	ldr	r2, [r3, #20]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f042 0201 	orr.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001bb0:	2300      	movs	r3, #0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	000186a0 	.word	0x000186a0
 8001bc0:	001e847f 	.word	0x001e847f
 8001bc4:	003d08ff 	.word	0x003d08ff
 8001bc8:	431bde83 	.word	0x431bde83
 8001bcc:	10624dd3 	.word	0x10624dd3

08001bd0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e108      	b.n	8001df4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d106      	bne.n	8001c02 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f006 fddd 	bl	80087bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2203      	movs	r2, #3
 8001c06:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c10:	d102      	bne.n	8001c18 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f003 f816 	bl	8004c4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6818      	ldr	r0, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	7c1a      	ldrb	r2, [r3, #16]
 8001c2a:	f88d 2000 	strb.w	r2, [sp]
 8001c2e:	3304      	adds	r3, #4
 8001c30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c32:	f002 fef5 	bl	8004a20 <USB_CoreInit>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2202      	movs	r2, #2
 8001c40:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e0d5      	b.n	8001df4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f003 f80e 	bl	8004c70 <USB_SetCurrentMode>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d005      	beq.n	8001c66 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0c6      	b.n	8001df4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c66:	2300      	movs	r3, #0
 8001c68:	73fb      	strb	r3, [r7, #15]
 8001c6a:	e04a      	b.n	8001d02 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c6c:	7bfa      	ldrb	r2, [r7, #15]
 8001c6e:	6879      	ldr	r1, [r7, #4]
 8001c70:	4613      	mov	r3, r2
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	3315      	adds	r3, #21
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001c80:	7bfa      	ldrb	r2, [r7, #15]
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	4613      	mov	r3, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	4413      	add	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	440b      	add	r3, r1
 8001c8e:	3314      	adds	r3, #20
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c94:	7bfa      	ldrb	r2, [r7, #15]
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	b298      	uxth	r0, r3
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	332e      	adds	r3, #46	@ 0x2e
 8001ca8:	4602      	mov	r2, r0
 8001caa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	3318      	adds	r3, #24
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001cc0:	7bfa      	ldrb	r2, [r7, #15]
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	4413      	add	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	440b      	add	r3, r1
 8001cce:	331c      	adds	r3, #28
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001cd4:	7bfa      	ldrb	r2, [r7, #15]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	4413      	add	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3320      	adds	r3, #32
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ce8:	7bfa      	ldrb	r2, [r7, #15]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3324      	adds	r3, #36	@ 0x24
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	73fb      	strb	r3, [r7, #15]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	791b      	ldrb	r3, [r3, #4]
 8001d06:	7bfa      	ldrb	r2, [r7, #15]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d3af      	bcc.n	8001c6c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	73fb      	strb	r3, [r7, #15]
 8001d10:	e044      	b.n	8001d9c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d12:	7bfa      	ldrb	r2, [r7, #15]
 8001d14:	6879      	ldr	r1, [r7, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	4413      	add	r3, r2
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	440b      	add	r3, r1
 8001d20:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d28:	7bfa      	ldrb	r2, [r7, #15]
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	4413      	add	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001d3a:	7bfa      	ldrb	r2, [r7, #15]
 8001d3c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d3e:	7bfa      	ldrb	r2, [r7, #15]
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d50:	2200      	movs	r2, #0
 8001d52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d54:	7bfa      	ldrb	r2, [r7, #15]
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4413      	add	r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d80:	7bfa      	ldrb	r2, [r7, #15]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	791b      	ldrb	r3, [r3, #4]
 8001da0:	7bfa      	ldrb	r2, [r7, #15]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d3b5      	bcc.n	8001d12 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7c1a      	ldrb	r2, [r3, #16]
 8001dae:	f88d 2000 	strb.w	r2, [sp]
 8001db2:	3304      	adds	r3, #4
 8001db4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001db6:	f002 ffa7 	bl	8004d08 <USB_DevInit>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e013      	b.n	8001df4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	7b1b      	ldrb	r3, [r3, #12]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d102      	bne.n	8001de8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f001 f948 	bl	8003078 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f003 ff08 	bl	8005c02 <USB_DevDisconnect>

  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d101      	bne.n	8001e18 <HAL_PCD_Start+0x1c>
 8001e14:	2302      	movs	r3, #2
 8001e16:	e022      	b.n	8001e5e <HAL_PCD_Start+0x62>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d009      	beq.n	8001e40 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d105      	bne.n	8001e40 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e38:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f002 fef1 	bl	8004c2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f003 feb6 	bl	8005bc0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b084      	sub	sp, #16
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d101      	bne.n	8001e82 <HAL_PCD_Stop+0x1c>
 8001e7e:	2302      	movs	r3, #2
 8001e80:	e028      	b.n	8001ed4 <HAL_PCD_Stop+0x6e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_DISABLE(hpcd);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f002 fedd 	bl	8004c4e <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f003 feb2 	bl	8005c02 <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f003 f88d 	bl	8004fc4 <USB_FlushTxFifo>

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d009      	beq.n	8001eca <HAL_PCD_Stop+0x64>
      (hpcd->Init.battery_charging_enable == 1U))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d105      	bne.n	8001eca <HAL_PCD_Stop+0x64>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ec2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_UNLOCK(hpcd);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b08d      	sub	sp, #52	@ 0x34
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001eea:	6a3b      	ldr	r3, [r7, #32]
 8001eec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f003 ff39 	bl	8005d6a <USB_GetMode>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	f040 84b9 	bne.w	8002872 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f003 fe9d 	bl	8005c44 <USB_ReadInterrupts>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 84af 	beq.w	8002870 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	0a1b      	lsrs	r3, r3, #8
 8001f1c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f003 fe8a 	bl	8005c44 <USB_ReadInterrupts>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d107      	bne.n	8001f4a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	695a      	ldr	r2, [r3, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f002 0202 	and.w	r2, r2, #2
 8001f48:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fe78 	bl	8005c44 <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f003 0310 	and.w	r3, r3, #16
 8001f5a:	2b10      	cmp	r3, #16
 8001f5c:	d161      	bne.n	8002022 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	699a      	ldr	r2, [r3, #24]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f022 0210 	bic.w	r2, r2, #16
 8001f6c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001f6e:	6a3b      	ldr	r3, [r7, #32]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	f003 020f 	and.w	r2, r3, #15
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	4413      	add	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001f94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f98:	d124      	bne.n	8001fe4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d035      	beq.n	8002012 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	091b      	lsrs	r3, r3, #4
 8001fae:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001fb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	6a38      	ldr	r0, [r7, #32]
 8001fba:	f003 fcaf 	bl	800591c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	68da      	ldr	r2, [r3, #12]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001fca:	441a      	add	r2, r3
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	695a      	ldr	r2, [r3, #20]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001fdc:	441a      	add	r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	615a      	str	r2, [r3, #20]
 8001fe2:	e016      	b.n	8002012 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001fea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001fee:	d110      	bne.n	8002012 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001ff6:	2208      	movs	r2, #8
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	6a38      	ldr	r0, [r7, #32]
 8001ffc:	f003 fc8e 	bl	800591c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	695a      	ldr	r2, [r3, #20]
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	091b      	lsrs	r3, r3, #4
 8002008:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800200c:	441a      	add	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	699a      	ldr	r2, [r3, #24]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f042 0210 	orr.w	r2, r2, #16
 8002020:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4618      	mov	r0, r3
 8002028:	f003 fe0c 	bl	8005c44 <USB_ReadInterrupts>
 800202c:	4603      	mov	r3, r0
 800202e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002032:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002036:	f040 80a7 	bne.w	8002188 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800203a:	2300      	movs	r3, #0
 800203c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f003 fe11 	bl	8005c6a <USB_ReadDevAllOutEpInterrupt>
 8002048:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800204a:	e099      	b.n	8002180 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800204c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 808e 	beq.w	8002174 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f003 fe35 	bl	8005cd2 <USB_ReadDevOutEPInterrupt>
 8002068:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00c      	beq.n	800208e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002076:	015a      	lsls	r2, r3, #5
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	4413      	add	r3, r2
 800207c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002080:	461a      	mov	r2, r3
 8002082:	2301      	movs	r3, #1
 8002084:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002086:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 fe6f 	bl	8002d6c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	f003 0308 	and.w	r3, r3, #8
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00c      	beq.n	80020b2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	015a      	lsls	r2, r3, #5
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	4413      	add	r3, r2
 80020a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020a4:	461a      	mov	r2, r3
 80020a6:	2308      	movs	r3, #8
 80020a8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80020aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 ff45 	bl	8002f3c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	f003 0310 	and.w	r3, r3, #16
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d008      	beq.n	80020ce <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80020bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020be:	015a      	lsls	r2, r3, #5
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	4413      	add	r3, r2
 80020c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020c8:	461a      	mov	r2, r3
 80020ca:	2310      	movs	r3, #16
 80020cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d030      	beq.n	800213a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80020d8:	6a3b      	ldr	r3, [r7, #32]
 80020da:	695b      	ldr	r3, [r3, #20]
 80020dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020e0:	2b80      	cmp	r3, #128	@ 0x80
 80020e2:	d109      	bne.n	80020f8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	69fa      	ldr	r2, [r7, #28]
 80020ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020f6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80020f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020fa:	4613      	mov	r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	4413      	add	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	3304      	adds	r3, #4
 800210c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	78db      	ldrb	r3, [r3, #3]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d108      	bne.n	8002128 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	2200      	movs	r2, #0
 800211a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	b2db      	uxtb	r3, r3
 8002120:	4619      	mov	r1, r3
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f006 fc72 	bl	8008a0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212a:	015a      	lsls	r2, r3, #5
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	4413      	add	r3, r2
 8002130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002134:	461a      	mov	r2, r3
 8002136:	2302      	movs	r3, #2
 8002138:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	f003 0320 	and.w	r3, r3, #32
 8002140:	2b00      	cmp	r3, #0
 8002142:	d008      	beq.n	8002156 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002146:	015a      	lsls	r2, r3, #5
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	4413      	add	r3, r2
 800214c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002150:	461a      	mov	r2, r3
 8002152:	2320      	movs	r3, #32
 8002154:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d009      	beq.n	8002174 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002162:	015a      	lsls	r2, r3, #5
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	4413      	add	r3, r2
 8002168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800216c:	461a      	mov	r2, r3
 800216e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002172:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002176:	3301      	adds	r3, #1
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800217a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002182:	2b00      	cmp	r3, #0
 8002184:	f47f af62 	bne.w	800204c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4618      	mov	r0, r3
 800218e:	f003 fd59 	bl	8005c44 <USB_ReadInterrupts>
 8002192:	4603      	mov	r3, r0
 8002194:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002198:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800219c:	f040 80db 	bne.w	8002356 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f003 fd7a 	bl	8005c9e <USB_ReadDevAllInEpInterrupt>
 80021aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80021b0:	e0cd      	b.n	800234e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80021b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80c2 	beq.w	8002342 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	4611      	mov	r1, r2
 80021c8:	4618      	mov	r0, r3
 80021ca:	f003 fda0 	bl	8005d0e <USB_ReadDevInEPInterrupt>
 80021ce:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d057      	beq.n	800228a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	f003 030f 	and.w	r3, r3, #15
 80021e0:	2201      	movs	r2, #1
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69f9      	ldr	r1, [r7, #28]
 80021f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80021fa:	4013      	ands	r3, r2
 80021fc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4413      	add	r3, r2
 8002206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800220a:	461a      	mov	r2, r3
 800220c:	2301      	movs	r3, #1
 800220e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	799b      	ldrb	r3, [r3, #6]
 8002214:	2b01      	cmp	r3, #1
 8002216:	d132      	bne.n	800227e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002218:	6879      	ldr	r1, [r7, #4]
 800221a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800221c:	4613      	mov	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	4413      	add	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	3320      	adds	r3, #32
 8002228:	6819      	ldr	r1, [r3, #0]
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800222e:	4613      	mov	r3, r2
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	4413      	add	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4403      	add	r3, r0
 8002238:	331c      	adds	r3, #28
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4419      	add	r1, r3
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002242:	4613      	mov	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4413      	add	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4403      	add	r3, r0
 800224c:	3320      	adds	r3, #32
 800224e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002252:	2b00      	cmp	r3, #0
 8002254:	d113      	bne.n	800227e <HAL_PCD_IRQHandler+0x3a2>
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800225a:	4613      	mov	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	4413      	add	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	440b      	add	r3, r1
 8002264:	3324      	adds	r3, #36	@ 0x24
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d108      	bne.n	800227e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6818      	ldr	r0, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002276:	461a      	mov	r2, r3
 8002278:	2101      	movs	r1, #1
 800227a:	f003 fda7 	bl	8005dcc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	b2db      	uxtb	r3, r3
 8002282:	4619      	mov	r1, r3
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f006 fb3c 	bl	8008902 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	f003 0308 	and.w	r3, r3, #8
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002296:	015a      	lsls	r2, r3, #5
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	4413      	add	r3, r2
 800229c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022a0:	461a      	mov	r2, r3
 80022a2:	2308      	movs	r3, #8
 80022a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80022b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b2:	015a      	lsls	r2, r3, #5
 80022b4:	69fb      	ldr	r3, [r7, #28]
 80022b6:	4413      	add	r3, r2
 80022b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022bc:	461a      	mov	r2, r3
 80022be:	2310      	movs	r3, #16
 80022c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d008      	beq.n	80022de <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	015a      	lsls	r2, r3, #5
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	4413      	add	r3, r2
 80022d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022d8:	461a      	mov	r2, r3
 80022da:	2340      	movs	r3, #64	@ 0x40
 80022dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d023      	beq.n	8002330 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80022e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022ea:	6a38      	ldr	r0, [r7, #32]
 80022ec:	f002 fe6a 	bl	8004fc4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80022f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f2:	4613      	mov	r3, r2
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	4413      	add	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	3310      	adds	r3, #16
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	4413      	add	r3, r2
 8002300:	3304      	adds	r3, #4
 8002302:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	78db      	ldrb	r3, [r3, #3]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d108      	bne.n	800231e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	2200      	movs	r2, #0
 8002310:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002314:	b2db      	uxtb	r3, r3
 8002316:	4619      	mov	r1, r3
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f006 fb89 	bl	8008a30 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	015a      	lsls	r2, r3, #5
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	4413      	add	r3, r2
 8002326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800232a:	461a      	mov	r2, r3
 800232c:	2302      	movs	r3, #2
 800232e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800233a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 fc88 	bl	8002c52 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	3301      	adds	r3, #1
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234a:	085b      	lsrs	r3, r3, #1
 800234c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800234e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002350:	2b00      	cmp	r3, #0
 8002352:	f47f af2e 	bne.w	80021b2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f003 fc72 	bl	8005c44 <USB_ReadInterrupts>
 8002360:	4603      	mov	r3, r0
 8002362:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002366:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800236a:	d122      	bne.n	80023b2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	69fa      	ldr	r2, [r7, #28]
 8002376:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800237a:	f023 0301 	bic.w	r3, r3, #1
 800237e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002386:	2b01      	cmp	r3, #1
 8002388:	d108      	bne.n	800239c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002392:	2100      	movs	r1, #0
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f006 fced 	bl	8008d74 <HAL_PCDEx_LPM_Callback>
 800239a:	e002      	b.n	80023a2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f006 fb27 	bl	80089f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695a      	ldr	r2, [r3, #20]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80023b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f003 fc44 	bl	8005c44 <USB_ReadInterrupts>
 80023bc:	4603      	mov	r3, r0
 80023be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023c6:	d112      	bne.n	80023ee <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d102      	bne.n	80023de <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f006 fae3 	bl	80089a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	695a      	ldr	r2, [r3, #20]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80023ec:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f003 fc26 	bl	8005c44 <USB_ReadInterrupts>
 80023f8:	4603      	mov	r3, r0
 80023fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80023fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002402:	d121      	bne.n	8002448 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	695a      	ldr	r2, [r3, #20]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002412:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800241a:	2b00      	cmp	r3, #0
 800241c:	d111      	bne.n	8002442 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242c:	089b      	lsrs	r3, r3, #2
 800242e:	f003 020f 	and.w	r2, r3, #15
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002438:	2101      	movs	r1, #1
 800243a:	6878      	ldr	r0, [r7, #4]
 800243c:	f006 fc9a 	bl	8008d74 <HAL_PCDEx_LPM_Callback>
 8002440:	e002      	b.n	8002448 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f006 faae 	bl	80089a4 <HAL_PCD_SuspendCallback>
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f003 fbf9 	bl	8005c44 <USB_ReadInterrupts>
 8002452:	4603      	mov	r3, r0
 8002454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800245c:	f040 80b7 	bne.w	80025ce <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	69fa      	ldr	r2, [r7, #28]
 800246a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800246e:	f023 0301 	bic.w	r3, r3, #1
 8002472:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2110      	movs	r1, #16
 800247a:	4618      	mov	r0, r3
 800247c:	f002 fda2 	bl	8004fc4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002480:	2300      	movs	r3, #0
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002484:	e046      	b.n	8002514 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002488:	015a      	lsls	r2, r3, #5
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	4413      	add	r3, r2
 800248e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002492:	461a      	mov	r2, r3
 8002494:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002498:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800249a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800249c:	015a      	lsls	r2, r3, #5
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	4413      	add	r3, r2
 80024a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024aa:	0151      	lsls	r1, r2, #5
 80024ac:	69fa      	ldr	r2, [r7, #28]
 80024ae:	440a      	add	r2, r1
 80024b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80024b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024b8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80024ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024bc:	015a      	lsls	r2, r3, #5
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	4413      	add	r3, r2
 80024c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024c6:	461a      	mov	r2, r3
 80024c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80024cc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80024ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d0:	015a      	lsls	r2, r3, #5
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	4413      	add	r3, r2
 80024d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024de:	0151      	lsls	r1, r2, #5
 80024e0:	69fa      	ldr	r2, [r7, #28]
 80024e2:	440a      	add	r2, r1
 80024e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80024e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80024ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80024ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024f0:	015a      	lsls	r2, r3, #5
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	4413      	add	r3, r2
 80024f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024fe:	0151      	lsls	r1, r2, #5
 8002500:	69fa      	ldr	r2, [r7, #28]
 8002502:	440a      	add	r2, r1
 8002504:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002508:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800250c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800250e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002510:	3301      	adds	r3, #1
 8002512:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	791b      	ldrb	r3, [r3, #4]
 8002518:	461a      	mov	r2, r3
 800251a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800251c:	4293      	cmp	r3, r2
 800251e:	d3b2      	bcc.n	8002486 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	69fa      	ldr	r2, [r7, #28]
 800252a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800252e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002532:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	7bdb      	ldrb	r3, [r3, #15]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d016      	beq.n	800256a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800254c:	f043 030b 	orr.w	r3, r3, #11
 8002550:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800255a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255c:	69fa      	ldr	r2, [r7, #28]
 800255e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002562:	f043 030b 	orr.w	r3, r3, #11
 8002566:	6453      	str	r3, [r2, #68]	@ 0x44
 8002568:	e015      	b.n	8002596 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002570:	695b      	ldr	r3, [r3, #20]
 8002572:	69fa      	ldr	r2, [r7, #28]
 8002574:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002578:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800257c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002580:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	69fa      	ldr	r2, [r7, #28]
 800258c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002590:	f043 030b 	orr.w	r3, r3, #11
 8002594:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	69fa      	ldr	r2, [r7, #28]
 80025a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025a4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80025a8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80025b8:	461a      	mov	r2, r3
 80025ba:	f003 fc07 	bl	8005dcc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80025cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4618      	mov	r0, r3
 80025d4:	f003 fb36 	bl	8005c44 <USB_ReadInterrupts>
 80025d8:	4603      	mov	r3, r0
 80025da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025e2:	d123      	bne.n	800262c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f003 fbcc 	bl	8005d86 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f002 fd5f 	bl	80050b6 <USB_GetDevSpeed>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461a      	mov	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681c      	ldr	r4, [r3, #0]
 8002604:	f000 fe92 	bl	800332c <HAL_RCC_GetHCLKFreq>
 8002608:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800260e:	461a      	mov	r2, r3
 8002610:	4620      	mov	r0, r4
 8002612:	f002 fa69 	bl	8004ae8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f006 f99b 	bl	8008952 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	695a      	ldr	r2, [r3, #20]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800262a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f003 fb07 	bl	8005c44 <USB_ReadInterrupts>
 8002636:	4603      	mov	r3, r0
 8002638:	f003 0308 	and.w	r3, r3, #8
 800263c:	2b08      	cmp	r3, #8
 800263e:	d10a      	bne.n	8002656 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f006 f978 	bl	8008936 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695a      	ldr	r2, [r3, #20]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f002 0208 	and.w	r2, r2, #8
 8002654:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f003 faf2 	bl	8005c44 <USB_ReadInterrupts>
 8002660:	4603      	mov	r3, r0
 8002662:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002666:	2b80      	cmp	r3, #128	@ 0x80
 8002668:	d123      	bne.n	80026b2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800266a:	6a3b      	ldr	r3, [r7, #32]
 800266c:	699b      	ldr	r3, [r3, #24]
 800266e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002676:	2301      	movs	r3, #1
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
 800267a:	e014      	b.n	80026a6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800267c:	6879      	ldr	r1, [r7, #4]
 800267e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002680:	4613      	mov	r3, r2
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	4413      	add	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d105      	bne.n	80026a0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002696:	b2db      	uxtb	r3, r3
 8002698:	4619      	mov	r1, r3
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 faa8 	bl	8002bf0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a2:	3301      	adds	r3, #1
 80026a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	791b      	ldrb	r3, [r3, #4]
 80026aa:	461a      	mov	r2, r3
 80026ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d3e4      	bcc.n	800267c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f003 fac4 	bl	8005c44 <USB_ReadInterrupts>
 80026bc:	4603      	mov	r3, r0
 80026be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026c6:	d13c      	bne.n	8002742 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026c8:	2301      	movs	r3, #1
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80026cc:	e02b      	b.n	8002726 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80026ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d0:	015a      	lsls	r2, r3, #5
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	4413      	add	r3, r2
 80026d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026e2:	4613      	mov	r3, r2
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	4413      	add	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	440b      	add	r3, r1
 80026ec:	3318      	adds	r3, #24
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d115      	bne.n	8002720 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80026f4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	da12      	bge.n	8002720 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026fe:	4613      	mov	r3, r2
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	4413      	add	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	3317      	adds	r3, #23
 800270a:	2201      	movs	r2, #1
 800270c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	b2db      	uxtb	r3, r3
 8002712:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002716:	b2db      	uxtb	r3, r3
 8002718:	4619      	mov	r1, r3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 fa68 	bl	8002bf0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002722:	3301      	adds	r3, #1
 8002724:	627b      	str	r3, [r7, #36]	@ 0x24
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	791b      	ldrb	r3, [r3, #4]
 800272a:	461a      	mov	r2, r3
 800272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272e:	4293      	cmp	r3, r2
 8002730:	d3cd      	bcc.n	80026ce <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	695a      	ldr	r2, [r3, #20]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002740:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f003 fa7c 	bl	8005c44 <USB_ReadInterrupts>
 800274c:	4603      	mov	r3, r0
 800274e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002752:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002756:	d156      	bne.n	8002806 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002758:	2301      	movs	r3, #1
 800275a:	627b      	str	r3, [r7, #36]	@ 0x24
 800275c:	e045      	b.n	80027ea <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	015a      	lsls	r2, r3, #5
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	4413      	add	r3, r2
 8002766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800276e:	6879      	ldr	r1, [r7, #4]
 8002770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002772:	4613      	mov	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	440b      	add	r3, r1
 800277c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d12e      	bne.n	80027e4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002786:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002788:	2b00      	cmp	r3, #0
 800278a:	da2b      	bge.n	80027e4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	0c1a      	lsrs	r2, r3, #16
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002796:	4053      	eors	r3, r2
 8002798:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800279c:	2b00      	cmp	r3, #0
 800279e:	d121      	bne.n	80027e4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027a4:	4613      	mov	r3, r2
 80027a6:	00db      	lsls	r3, r3, #3
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80027b2:	2201      	movs	r2, #1
 80027b4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80027b6:	6a3b      	ldr	r3, [r7, #32]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80027be:	6a3b      	ldr	r3, [r7, #32]
 80027c0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80027c2:	6a3b      	ldr	r3, [r7, #32]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10a      	bne.n	80027e4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	69fa      	ldr	r2, [r7, #28]
 80027d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027e0:	6053      	str	r3, [r2, #4]
            break;
 80027e2:	e008      	b.n	80027f6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e6:	3301      	adds	r3, #1
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	791b      	ldrb	r3, [r3, #4]
 80027ee:	461a      	mov	r2, r3
 80027f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d3b3      	bcc.n	800275e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	695a      	ldr	r2, [r3, #20]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002804:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f003 fa1a 	bl	8005c44 <USB_ReadInterrupts>
 8002810:	4603      	mov	r3, r0
 8002812:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800281a:	d10a      	bne.n	8002832 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f006 f919 	bl	8008a54 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002830:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4618      	mov	r0, r3
 8002838:	f003 fa04 	bl	8005c44 <USB_ReadInterrupts>
 800283c:	4603      	mov	r3, r0
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	2b04      	cmp	r3, #4
 8002844:	d115      	bne.n	8002872 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d002      	beq.n	800285e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f006 f909 	bl	8008a70 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6859      	ldr	r1, [r3, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	e000      	b.n	8002872 <HAL_PCD_IRQHandler+0x996>
      return;
 8002870:	bf00      	nop
    }
  }
}
 8002872:	3734      	adds	r7, #52	@ 0x34
 8002874:	46bd      	mov	sp, r7
 8002876:	bd90      	pop	{r4, r7, pc}

08002878 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	460b      	mov	r3, r1
 8002882:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800288a:	2b01      	cmp	r3, #1
 800288c:	d101      	bne.n	8002892 <HAL_PCD_SetAddress+0x1a>
 800288e:	2302      	movs	r3, #2
 8002890:	e012      	b.n	80028b8 <HAL_PCD_SetAddress+0x40>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	78fa      	ldrb	r2, [r7, #3]
 800289e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	4611      	mov	r1, r2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f003 f963 	bl	8005b74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3708      	adds	r7, #8
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	4608      	mov	r0, r1
 80028ca:	4611      	mov	r1, r2
 80028cc:	461a      	mov	r2, r3
 80028ce:	4603      	mov	r3, r0
 80028d0:	70fb      	strb	r3, [r7, #3]
 80028d2:	460b      	mov	r3, r1
 80028d4:	803b      	strh	r3, [r7, #0]
 80028d6:	4613      	mov	r3, r2
 80028d8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80028de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	da0f      	bge.n	8002906 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028e6:	78fb      	ldrb	r3, [r7, #3]
 80028e8:	f003 020f 	and.w	r2, r3, #15
 80028ec:	4613      	mov	r3, r2
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	3310      	adds	r3, #16
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	4413      	add	r3, r2
 80028fa:	3304      	adds	r3, #4
 80028fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2201      	movs	r2, #1
 8002902:	705a      	strb	r2, [r3, #1]
 8002904:	e00f      	b.n	8002926 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002906:	78fb      	ldrb	r3, [r7, #3]
 8002908:	f003 020f 	and.w	r2, r3, #15
 800290c:	4613      	mov	r3, r2
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	4413      	add	r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	4413      	add	r3, r2
 800291c:	3304      	adds	r3, #4
 800291e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002926:	78fb      	ldrb	r3, [r7, #3]
 8002928:	f003 030f 	and.w	r3, r3, #15
 800292c:	b2da      	uxtb	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002932:	883b      	ldrh	r3, [r7, #0]
 8002934:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	78ba      	ldrb	r2, [r7, #2]
 8002940:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	785b      	ldrb	r3, [r3, #1]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d004      	beq.n	8002954 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002954:	78bb      	ldrb	r3, [r7, #2]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d102      	bne.n	8002960 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2200      	movs	r2, #0
 800295e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002966:	2b01      	cmp	r3, #1
 8002968:	d101      	bne.n	800296e <HAL_PCD_EP_Open+0xae>
 800296a:	2302      	movs	r3, #2
 800296c:	e00e      	b.n	800298c <HAL_PCD_EP_Open+0xcc>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68f9      	ldr	r1, [r7, #12]
 800297c:	4618      	mov	r0, r3
 800297e:	f002 fbbf 	bl	8005100 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800298a:	7afb      	ldrb	r3, [r7, #11]
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	607a      	str	r2, [r7, #4]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	460b      	mov	r3, r1
 80029a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029a4:	7afb      	ldrb	r3, [r7, #11]
 80029a6:	f003 020f 	and.w	r2, r3, #15
 80029aa:	4613      	mov	r3, r2
 80029ac:	00db      	lsls	r3, r3, #3
 80029ae:	4413      	add	r3, r2
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	4413      	add	r3, r2
 80029ba:	3304      	adds	r3, #4
 80029bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2200      	movs	r2, #0
 80029ce:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2200      	movs	r2, #0
 80029d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029d6:	7afb      	ldrb	r3, [r7, #11]
 80029d8:	f003 030f 	and.w	r3, r3, #15
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	799b      	ldrb	r3, [r3, #6]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d102      	bne.n	80029f0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	799b      	ldrb	r3, [r3, #6]
 80029f8:	461a      	mov	r2, r3
 80029fa:	6979      	ldr	r1, [r7, #20]
 80029fc:	f002 fc08 	bl	8005210 <USB_EPStartXfer>

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b086      	sub	sp, #24
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	607a      	str	r2, [r7, #4]
 8002a14:	603b      	str	r3, [r7, #0]
 8002a16:	460b      	mov	r3, r1
 8002a18:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a1a:	7afb      	ldrb	r3, [r7, #11]
 8002a1c:	f003 020f 	and.w	r2, r3, #15
 8002a20:	4613      	mov	r3, r2
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	3310      	adds	r3, #16
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3304      	adds	r3, #4
 8002a30:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2200      	movs	r2, #0
 8002a42:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	2201      	movs	r2, #1
 8002a48:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a4a:	7afb      	ldrb	r3, [r7, #11]
 8002a4c:	f003 030f 	and.w	r3, r3, #15
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	799b      	ldrb	r3, [r3, #6]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d102      	bne.n	8002a64 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	6818      	ldr	r0, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	799b      	ldrb	r3, [r3, #6]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	6979      	ldr	r1, [r7, #20]
 8002a70:	f002 fbce 	bl	8005210 <USB_EPStartXfer>

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b084      	sub	sp, #16
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	460b      	mov	r3, r1
 8002a88:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002a8a:	78fb      	ldrb	r3, [r7, #3]
 8002a8c:	f003 030f 	and.w	r3, r3, #15
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	7912      	ldrb	r2, [r2, #4]
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d901      	bls.n	8002a9c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e04f      	b.n	8002b3c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	da0f      	bge.n	8002ac4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002aa4:	78fb      	ldrb	r3, [r7, #3]
 8002aa6:	f003 020f 	and.w	r2, r3, #15
 8002aaa:	4613      	mov	r3, r2
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4413      	add	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	3310      	adds	r3, #16
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	3304      	adds	r3, #4
 8002aba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	705a      	strb	r2, [r3, #1]
 8002ac2:	e00d      	b.n	8002ae0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ac4:	78fa      	ldrb	r2, [r7, #3]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3304      	adds	r3, #4
 8002ad8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ae6:	78fb      	ldrb	r3, [r7, #3]
 8002ae8:	f003 030f 	and.w	r3, r3, #15
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_PCD_EP_SetStall+0x82>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e01d      	b.n	8002b3c <HAL_PCD_EP_SetStall+0xbe>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68f9      	ldr	r1, [r7, #12]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f002 ff5c 	bl	80059cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b14:	78fb      	ldrb	r3, [r7, #3]
 8002b16:	f003 030f 	and.w	r3, r3, #15
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d109      	bne.n	8002b32 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7999      	ldrb	r1, [r3, #6]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	f003 f94d 	bl	8005dcc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002b50:	78fb      	ldrb	r3, [r7, #3]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	7912      	ldrb	r2, [r2, #4]
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d901      	bls.n	8002b62 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e042      	b.n	8002be8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	da0f      	bge.n	8002b8a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b6a:	78fb      	ldrb	r3, [r7, #3]
 8002b6c:	f003 020f 	and.w	r2, r3, #15
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	3310      	adds	r3, #16
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3304      	adds	r3, #4
 8002b80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2201      	movs	r2, #1
 8002b86:	705a      	strb	r2, [r3, #1]
 8002b88:	e00f      	b.n	8002baa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	f003 020f 	and.w	r2, r3, #15
 8002b90:	4613      	mov	r3, r2
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bb0:	78fb      	ldrb	r3, [r7, #3]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d101      	bne.n	8002bca <HAL_PCD_EP_ClrStall+0x86>
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	e00e      	b.n	8002be8 <HAL_PCD_EP_ClrStall+0xa4>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68f9      	ldr	r1, [r7, #12]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f002 ff65 	bl	8005aa8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}

08002bf0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002bfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	da0c      	bge.n	8002c1e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	f003 020f 	and.w	r2, r3, #15
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	3310      	adds	r3, #16
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	4413      	add	r3, r2
 8002c18:	3304      	adds	r3, #4
 8002c1a:	60fb      	str	r3, [r7, #12]
 8002c1c:	e00c      	b.n	8002c38 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c1e:	78fb      	ldrb	r3, [r7, #3]
 8002c20:	f003 020f 	and.w	r2, r3, #15
 8002c24:	4613      	mov	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4413      	add	r3, r2
 8002c34:	3304      	adds	r3, #4
 8002c36:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68f9      	ldr	r1, [r7, #12]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f002 fd84 	bl	800574c <USB_EPStopXfer>
 8002c44:	4603      	mov	r3, r0
 8002c46:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002c48:	7afb      	ldrb	r3, [r7, #11]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b08a      	sub	sp, #40	@ 0x28
 8002c56:	af02      	add	r7, sp, #8
 8002c58:	6078      	str	r0, [r7, #4]
 8002c5a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	00db      	lsls	r3, r3, #3
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	3310      	adds	r3, #16
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	3304      	adds	r3, #4
 8002c78:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d901      	bls.n	8002c8a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e06b      	b.n	8002d62 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	691a      	ldr	r2, [r3, #16]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	695b      	ldr	r3, [r3, #20]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	69fa      	ldr	r2, [r7, #28]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d902      	bls.n	8002ca6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	3303      	adds	r3, #3
 8002caa:	089b      	lsrs	r3, r3, #2
 8002cac:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002cae:	e02a      	b.n	8002d06 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	691a      	ldr	r2, [r3, #16]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	695b      	ldr	r3, [r3, #20]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	69fa      	ldr	r2, [r7, #28]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d902      	bls.n	8002ccc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	3303      	adds	r3, #3
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	68d9      	ldr	r1, [r3, #12]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	6978      	ldr	r0, [r7, #20]
 8002cea:	f002 fdd9 	bl	80058a0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	441a      	add	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	441a      	add	r2, r3
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	015a      	lsls	r2, r3, #5
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d809      	bhi.n	8002d30 <PCD_WriteEmptyTxFifo+0xde>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	695a      	ldr	r2, [r3, #20]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d203      	bcs.n	8002d30 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1bf      	bne.n	8002cb0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	691a      	ldr	r2, [r3, #16]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d811      	bhi.n	8002d60 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	f003 030f 	and.w	r3, r3, #15
 8002d42:	2201      	movs	r2, #1
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	6939      	ldr	r1, [r7, #16]
 8002d58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3720      	adds	r7, #32
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	333c      	adds	r3, #60	@ 0x3c
 8002d84:	3304      	adds	r3, #4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	015a      	lsls	r2, r3, #5
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	4413      	add	r3, r2
 8002d92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	799b      	ldrb	r3, [r3, #6]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d17b      	bne.n	8002e9a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	f003 0308 	and.w	r3, r3, #8
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d015      	beq.n	8002dd8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	4a61      	ldr	r2, [pc, #388]	@ (8002f34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	f240 80b9 	bls.w	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80b3 	beq.w	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	015a      	lsls	r2, r3, #5
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	4413      	add	r3, r2
 8002dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dce:	461a      	mov	r2, r3
 8002dd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002dd4:	6093      	str	r3, [r2, #8]
 8002dd6:	e0a7      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	f003 0320 	and.w	r3, r3, #32
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d009      	beq.n	8002df6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	015a      	lsls	r2, r3, #5
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	4413      	add	r3, r2
 8002dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dee:	461a      	mov	r2, r3
 8002df0:	2320      	movs	r3, #32
 8002df2:	6093      	str	r3, [r2, #8]
 8002df4:	e098      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	f040 8093 	bne.w	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	4a4b      	ldr	r2, [pc, #300]	@ (8002f34 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d90f      	bls.n	8002e2a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00a      	beq.n	8002e2a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	015a      	lsls	r2, r3, #5
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e20:	461a      	mov	r2, r3
 8002e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e26:	6093      	str	r3, [r2, #8]
 8002e28:	e07e      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a1a      	ldr	r2, [r3, #32]
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	0159      	lsls	r1, r3, #5
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	440b      	add	r3, r1
 8002e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e56:	1ad2      	subs	r2, r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d114      	bne.n	8002e8c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d109      	bne.n	8002e7e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6818      	ldr	r0, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e74:	461a      	mov	r2, r3
 8002e76:	2101      	movs	r1, #1
 8002e78:	f002 ffa8 	bl	8005dcc <USB_EP0_OutStart>
 8002e7c:	e006      	b.n	8002e8c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	695b      	ldr	r3, [r3, #20]
 8002e86:	441a      	add	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	4619      	mov	r1, r3
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f005 fd1a 	bl	80088cc <HAL_PCD_DataOutStageCallback>
 8002e98:	e046      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	4a26      	ldr	r2, [pc, #152]	@ (8002f38 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d124      	bne.n	8002eec <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00a      	beq.n	8002ec2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	015a      	lsls	r2, r3, #5
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ebe:	6093      	str	r3, [r2, #8]
 8002ec0:	e032      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f003 0320 	and.w	r3, r3, #32
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	015a      	lsls	r2, r3, #5
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ed8:	461a      	mov	r2, r3
 8002eda:	2320      	movs	r3, #32
 8002edc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f005 fcf1 	bl	80088cc <HAL_PCD_DataOutStageCallback>
 8002eea:	e01d      	b.n	8002f28 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d114      	bne.n	8002f1c <PCD_EP_OutXfrComplete_int+0x1b0>
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	683a      	ldr	r2, [r7, #0]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	00db      	lsls	r3, r3, #3
 8002efa:	4413      	add	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d108      	bne.n	8002f1c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f14:	461a      	mov	r2, r3
 8002f16:	2100      	movs	r1, #0
 8002f18:	f002 ff58 	bl	8005dcc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	4619      	mov	r1, r3
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f005 fcd2 	bl	80088cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3720      	adds	r7, #32
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	4f54300a 	.word	0x4f54300a
 8002f38:	4f54310a 	.word	0x4f54310a

08002f3c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	333c      	adds	r3, #60	@ 0x3c
 8002f54:	3304      	adds	r3, #4
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	015a      	lsls	r2, r3, #5
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	4413      	add	r3, r2
 8002f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a15      	ldr	r2, [pc, #84]	@ (8002fc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d90e      	bls.n	8002f90 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d009      	beq.n	8002f90 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	015a      	lsls	r2, r3, #5
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	4413      	add	r3, r2
 8002f84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f88:	461a      	mov	r2, r3
 8002f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f8e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f005 fc89 	bl	80088a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc4 <PCD_EP_OutSetupPacket_int+0x88>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d90c      	bls.n	8002fb8 <PCD_EP_OutSetupPacket_int+0x7c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	799b      	ldrb	r3, [r3, #6]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d108      	bne.n	8002fb8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	f002 ff0a 	bl	8005dcc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	4f54300a 	.word	0x4f54300a

08002fc8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	70fb      	strb	r3, [r7, #3]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fde:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002fe0:	78fb      	ldrb	r3, [r7, #3]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d107      	bne.n	8002ff6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002fe6:	883b      	ldrh	r3, [r7, #0]
 8002fe8:	0419      	lsls	r1, r3, #16
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ff4:	e028      	b.n	8003048 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffc:	0c1b      	lsrs	r3, r3, #16
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	4413      	add	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003004:	2300      	movs	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]
 8003008:	e00d      	b.n	8003026 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	3340      	adds	r3, #64	@ 0x40
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	0c1b      	lsrs	r3, r3, #16
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	4413      	add	r3, r2
 800301e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003020:	7bfb      	ldrb	r3, [r7, #15]
 8003022:	3301      	adds	r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
 8003026:	7bfa      	ldrb	r2, [r7, #15]
 8003028:	78fb      	ldrb	r3, [r7, #3]
 800302a:	3b01      	subs	r3, #1
 800302c:	429a      	cmp	r2, r3
 800302e:	d3ec      	bcc.n	800300a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003030:	883b      	ldrh	r3, [r7, #0]
 8003032:	0418      	lsls	r0, r3, #16
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	78fb      	ldrb	r3, [r7, #3]
 800303a:	3b01      	subs	r3, #1
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	4302      	orrs	r2, r0
 8003040:	3340      	adds	r3, #64	@ 0x40
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
 800305e:	460b      	mov	r3, r1
 8003060:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800306a:	2300      	movs	r3, #0
}
 800306c:	4618      	mov	r0, r3
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030aa:	f043 0303 	orr.w	r3, r3, #3
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80030c6:	2300      	movs	r3, #0
 80030c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	603b      	str	r3, [r7, #0]
 80030ce:	4b20      	ldr	r3, [pc, #128]	@ (8003150 <HAL_PWREx_EnableOverDrive+0x90>)
 80030d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d2:	4a1f      	ldr	r2, [pc, #124]	@ (8003150 <HAL_PWREx_EnableOverDrive+0x90>)
 80030d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030da:	4b1d      	ldr	r3, [pc, #116]	@ (8003150 <HAL_PWREx_EnableOverDrive+0x90>)
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80030e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003154 <HAL_PWREx_EnableOverDrive+0x94>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030ec:	f7fd feca 	bl	8000e84 <HAL_GetTick>
 80030f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80030f2:	e009      	b.n	8003108 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80030f4:	f7fd fec6 	bl	8000e84 <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003102:	d901      	bls.n	8003108 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e01f      	b.n	8003148 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003108:	4b13      	ldr	r3, [pc, #76]	@ (8003158 <HAL_PWREx_EnableOverDrive+0x98>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003114:	d1ee      	bne.n	80030f4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003116:	4b11      	ldr	r3, [pc, #68]	@ (800315c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003118:	2201      	movs	r2, #1
 800311a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800311c:	f7fd feb2 	bl	8000e84 <HAL_GetTick>
 8003120:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003122:	e009      	b.n	8003138 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003124:	f7fd feae 	bl	8000e84 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003132:	d901      	bls.n	8003138 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003134:	2303      	movs	r3, #3
 8003136:	e007      	b.n	8003148 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003138:	4b07      	ldr	r3, [pc, #28]	@ (8003158 <HAL_PWREx_EnableOverDrive+0x98>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003140:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003144:	d1ee      	bne.n	8003124 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3708      	adds	r7, #8
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	40023800 	.word	0x40023800
 8003154:	420e0040 	.word	0x420e0040
 8003158:	40007000 	.word	0x40007000
 800315c:	420e0044 	.word	0x420e0044

08003160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d101      	bne.n	8003174 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0cc      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003174:	4b68      	ldr	r3, [pc, #416]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	683a      	ldr	r2, [r7, #0]
 800317e:	429a      	cmp	r2, r3
 8003180:	d90c      	bls.n	800319c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003182:	4b65      	ldr	r3, [pc, #404]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	b2d2      	uxtb	r2, r2
 8003188:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318a:	4b63      	ldr	r3, [pc, #396]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	429a      	cmp	r2, r3
 8003196:	d001      	beq.n	800319c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e0b8      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d020      	beq.n	80031ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b4:	4b59      	ldr	r3, [pc, #356]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	4a58      	ldr	r2, [pc, #352]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0308 	and.w	r3, r3, #8
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d005      	beq.n	80031d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031cc:	4b53      	ldr	r3, [pc, #332]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a52      	ldr	r2, [pc, #328]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031d8:	4b50      	ldr	r3, [pc, #320]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	494d      	ldr	r1, [pc, #308]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d044      	beq.n	8003280 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d107      	bne.n	800320e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fe:	4b47      	ldr	r3, [pc, #284]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d119      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e07f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d003      	beq.n	800321e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321a:	2b03      	cmp	r3, #3
 800321c:	d107      	bne.n	800322e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321e:	4b3f      	ldr	r3, [pc, #252]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d109      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e06f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322e:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e067      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800323e:	4b37      	ldr	r3, [pc, #220]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f023 0203 	bic.w	r2, r3, #3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	4934      	ldr	r1, [pc, #208]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	4313      	orrs	r3, r2
 800324e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003250:	f7fd fe18 	bl	8000e84 <HAL_GetTick>
 8003254:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003256:	e00a      	b.n	800326e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003258:	f7fd fe14 	bl	8000e84 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e04f      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326e:	4b2b      	ldr	r3, [pc, #172]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f003 020c 	and.w	r2, r3, #12
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	429a      	cmp	r2, r3
 800327e:	d1eb      	bne.n	8003258 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 030f 	and.w	r3, r3, #15
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d20c      	bcs.n	80032a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328e:	4b22      	ldr	r3, [pc, #136]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003296:	4b20      	ldr	r3, [pc, #128]	@ (8003318 <HAL_RCC_ClockConfig+0x1b8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d001      	beq.n	80032a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e032      	b.n	800330e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0304 	and.w	r3, r3, #4
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b4:	4b19      	ldr	r3, [pc, #100]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	4916      	ldr	r1, [pc, #88]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d009      	beq.n	80032e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032d2:	4b12      	ldr	r3, [pc, #72]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	490e      	ldr	r1, [pc, #56]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032e6:	f000 fb7f 	bl	80039e8 <HAL_RCC_GetSysClockFreq>
 80032ea:	4602      	mov	r2, r0
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	091b      	lsrs	r3, r3, #4
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	490a      	ldr	r1, [pc, #40]	@ (8003320 <HAL_RCC_ClockConfig+0x1c0>)
 80032f8:	5ccb      	ldrb	r3, [r1, r3]
 80032fa:	fa22 f303 	lsr.w	r3, r2, r3
 80032fe:	4a09      	ldr	r2, [pc, #36]	@ (8003324 <HAL_RCC_ClockConfig+0x1c4>)
 8003300:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003302:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_ClockConfig+0x1c8>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7fd fd78 	bl	8000dfc <HAL_InitTick>

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40023c00 	.word	0x40023c00
 800331c:	40023800 	.word	0x40023800
 8003320:	08008fb8 	.word	0x08008fb8
 8003324:	20000000 	.word	0x20000000
 8003328:	20000004 	.word	0x20000004

0800332c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003330:	4b03      	ldr	r3, [pc, #12]	@ (8003340 <HAL_RCC_GetHCLKFreq+0x14>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000000 	.word	0x20000000

08003344 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003348:	f7ff fff0 	bl	800332c <HAL_RCC_GetHCLKFreq>
 800334c:	4602      	mov	r2, r0
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	0a9b      	lsrs	r3, r3, #10
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	4903      	ldr	r1, [pc, #12]	@ (8003368 <HAL_RCC_GetPCLK1Freq+0x24>)
 800335a:	5ccb      	ldrb	r3, [r1, r3]
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003360:	4618      	mov	r0, r3
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40023800 	.word	0x40023800
 8003368:	08008fc8 	.word	0x08008fc8

0800336c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003370:	f7ff ffdc 	bl	800332c <HAL_RCC_GetHCLKFreq>
 8003374:	4602      	mov	r2, r0
 8003376:	4b05      	ldr	r3, [pc, #20]	@ (800338c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	0b5b      	lsrs	r3, r3, #13
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	4903      	ldr	r1, [pc, #12]	@ (8003390 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003382:	5ccb      	ldrb	r3, [r1, r3]
 8003384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40023800 	.word	0x40023800
 8003390:	08008fc8 	.word	0x08008fc8

08003394 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08c      	sub	sp, #48	@ 0x30
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80033a4:	2300      	movs	r3, #0
 80033a6:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d010      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80033cc:	4b6f      	ldr	r3, [pc, #444]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033d2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033da:	496c      	ldr	r1, [pc, #432]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80033ea:	2301      	movs	r3, #1
 80033ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d010      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80033fa:	4b64      	ldr	r3, [pc, #400]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003400:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	4960      	ldr	r1, [pc, #384]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800340a:	4313      	orrs	r3, r2
 800340c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003418:	2301      	movs	r3, #1
 800341a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0304 	and.w	r3, r3, #4
 8003424:	2b00      	cmp	r3, #0
 8003426:	d017      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003428:	4b58      	ldr	r3, [pc, #352]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800342a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800342e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4955      	ldr	r1, [pc, #340]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003438:	4313      	orrs	r3, r2
 800343a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003446:	d101      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003448:	2301      	movs	r3, #1
 800344a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003454:	2301      	movs	r3, #1
 8003456:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0308 	and.w	r3, r3, #8
 8003460:	2b00      	cmp	r3, #0
 8003462:	d017      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003464:	4b49      	ldr	r3, [pc, #292]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003466:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800346a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003472:	4946      	ldr	r1, [pc, #280]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003474:	4313      	orrs	r3, r2
 8003476:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003482:	d101      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003484:	2301      	movs	r3, #1
 8003486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003490:	2301      	movs	r3, #1
 8003492:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	2b00      	cmp	r3, #0
 800349e:	f000 808a 	beq.w	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	4b39      	ldr	r3, [pc, #228]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	4a38      	ldr	r2, [pc, #224]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034b2:	4b36      	ldr	r3, [pc, #216]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80034be:	4b34      	ldr	r3, [pc, #208]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a33      	ldr	r2, [pc, #204]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034ca:	f7fd fcdb 	bl	8000e84 <HAL_GetTick>
 80034ce:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034d0:	e008      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d2:	f7fd fcd7 	bl	8000e84 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e278      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80034e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003590 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0f0      	beq.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034f0:	4b26      	ldr	r3, [pc, #152]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034f8:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034fa:	6a3b      	ldr	r3, [r7, #32]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d02f      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003508:	6a3a      	ldr	r2, [r7, #32]
 800350a:	429a      	cmp	r2, r3
 800350c:	d028      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800350e:	4b1f      	ldr	r3, [pc, #124]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003516:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003518:	4b1e      	ldr	r3, [pc, #120]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800351a:	2201      	movs	r2, #1
 800351c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800351e:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003524:	4a19      	ldr	r2, [pc, #100]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800352a:	4b18      	ldr	r3, [pc, #96]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800352c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b01      	cmp	r3, #1
 8003534:	d114      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003536:	f7fd fca5 	bl	8000e84 <HAL_GetTick>
 800353a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353c:	e00a      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800353e:	f7fd fca1 	bl	8000e84 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	f241 3288 	movw	r2, #5000	@ 0x1388
 800354c:	4293      	cmp	r3, r2
 800354e:	d901      	bls.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e240      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003554:	4b0d      	ldr	r3, [pc, #52]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d0ee      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003568:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800356c:	d114      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800356e:	4b07      	ldr	r3, [pc, #28]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800357e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003582:	4902      	ldr	r1, [pc, #8]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003584:	4313      	orrs	r3, r2
 8003586:	608b      	str	r3, [r1, #8]
 8003588:	e00c      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800358a:	bf00      	nop
 800358c:	40023800 	.word	0x40023800
 8003590:	40007000 	.word	0x40007000
 8003594:	42470e40 	.word	0x42470e40
 8003598:	4b4a      	ldr	r3, [pc, #296]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	4a49      	ldr	r2, [pc, #292]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800359e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80035a2:	6093      	str	r3, [r2, #8]
 80035a4:	4b47      	ldr	r3, [pc, #284]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035a6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b0:	4944      	ldr	r1, [pc, #272]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f003 0310 	and.w	r3, r3, #16
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d004      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80035c8:	4b3f      	ldr	r3, [pc, #252]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80035ca:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80035d8:	4b3a      	ldr	r3, [pc, #232]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035de:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035e6:	4937      	ldr	r1, [pc, #220]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035fa:	4b32      	ldr	r3, [pc, #200]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003600:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003608:	492e      	ldr	r1, [pc, #184]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003618:	2b00      	cmp	r3, #0
 800361a:	d011      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800361c:	4b29      	ldr	r3, [pc, #164]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800361e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003622:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362a:	4926      	ldr	r1, [pc, #152]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003636:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800363a:	d101      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800363c:	2301      	movs	r3, #1
 800363e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800364c:	4b1d      	ldr	r3, [pc, #116]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800364e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003652:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800365a:	491a      	ldr	r1, [pc, #104]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800366a:	2b00      	cmp	r3, #0
 800366c:	d011      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800366e:	4b15      	ldr	r3, [pc, #84]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003670:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003674:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800367c:	4911      	ldr	r1, [pc, #68]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800368c:	d101      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800368e:	2301      	movs	r3, #1
 8003690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003694:	2b01      	cmp	r3, #1
 8003696:	d005      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036a0:	f040 80ff 	bne.w	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80036a4:	4b09      	ldr	r3, [pc, #36]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036aa:	f7fd fbeb 	bl	8000e84 <HAL_GetTick>
 80036ae:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036b0:	e00e      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036b2:	f7fd fbe7 	bl	8000e84 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d907      	bls.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e188      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80036c4:	40023800 	.word	0x40023800
 80036c8:	424711e0 	.word	0x424711e0
 80036cc:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036d0:	4b7e      	ldr	r3, [pc, #504]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d1ea      	bne.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d003      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d009      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d028      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003700:	2b00      	cmp	r3, #0
 8003702:	d124      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003704:	4b71      	ldr	r3, [pc, #452]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800370a:	0c1b      	lsrs	r3, r3, #16
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	3301      	adds	r3, #1
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003716:	4b6d      	ldr	r3, [pc, #436]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800371c:	0e1b      	lsrs	r3, r3, #24
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	019b      	lsls	r3, r3, #6
 800372e:	431a      	orrs	r2, r3
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	085b      	lsrs	r3, r3, #1
 8003734:	3b01      	subs	r3, #1
 8003736:	041b      	lsls	r3, r3, #16
 8003738:	431a      	orrs	r2, r3
 800373a:	69bb      	ldr	r3, [r7, #24]
 800373c:	061b      	lsls	r3, r3, #24
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	071b      	lsls	r3, r3, #28
 8003746:	4961      	ldr	r1, [pc, #388]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003748:	4313      	orrs	r3, r2
 800374a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0304 	and.w	r3, r3, #4
 8003756:	2b00      	cmp	r3, #0
 8003758:	d004      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800375e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003762:	d00a      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800376c:	2b00      	cmp	r3, #0
 800376e:	d035      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003774:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003778:	d130      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800377a:	4b54      	ldr	r3, [pc, #336]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800377c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003780:	0c1b      	lsrs	r3, r3, #16
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	3301      	adds	r3, #1
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800378c:	4b4f      	ldr	r3, [pc, #316]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800378e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003792:	0f1b      	lsrs	r3, r3, #28
 8003794:	f003 0307 	and.w	r3, r3, #7
 8003798:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	019b      	lsls	r3, r3, #6
 80037a4:	431a      	orrs	r2, r3
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	085b      	lsrs	r3, r3, #1
 80037aa:	3b01      	subs	r3, #1
 80037ac:	041b      	lsls	r3, r3, #16
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691b      	ldr	r3, [r3, #16]
 80037b4:	061b      	lsls	r3, r3, #24
 80037b6:	431a      	orrs	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	071b      	lsls	r3, r3, #28
 80037bc:	4943      	ldr	r1, [pc, #268]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80037c4:	4b41      	ldr	r3, [pc, #260]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80037ca:	f023 021f 	bic.w	r2, r3, #31
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d2:	3b01      	subs	r3, #1
 80037d4:	493d      	ldr	r1, [pc, #244]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d029      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037f0:	d124      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80037f2:	4b36      	ldr	r3, [pc, #216]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037f8:	0c1b      	lsrs	r3, r3, #16
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	3301      	adds	r3, #1
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003804:	4b31      	ldr	r3, [pc, #196]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003806:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800380a:	0f1b      	lsrs	r3, r3, #28
 800380c:	f003 0307 	and.w	r3, r3, #7
 8003810:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	019b      	lsls	r3, r3, #6
 800381c:	431a      	orrs	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	085b      	lsrs	r3, r3, #1
 8003824:	3b01      	subs	r3, #1
 8003826:	041b      	lsls	r3, r3, #16
 8003828:	431a      	orrs	r2, r3
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	061b      	lsls	r3, r3, #24
 800382e:	431a      	orrs	r2, r3
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	071b      	lsls	r3, r3, #28
 8003834:	4925      	ldr	r1, [pc, #148]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003836:	4313      	orrs	r3, r2
 8003838:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003844:	2b00      	cmp	r3, #0
 8003846:	d016      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	019b      	lsls	r3, r3, #6
 8003852:	431a      	orrs	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	085b      	lsrs	r3, r3, #1
 800385a:	3b01      	subs	r3, #1
 800385c:	041b      	lsls	r3, r3, #16
 800385e:	431a      	orrs	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	061b      	lsls	r3, r3, #24
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	071b      	lsls	r3, r3, #28
 800386e:	4917      	ldr	r1, [pc, #92]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003876:	4b16      	ldr	r3, [pc, #88]	@ (80038d0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003878:	2201      	movs	r2, #1
 800387a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800387c:	f7fd fb02 	bl	8000e84 <HAL_GetTick>
 8003880:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003884:	f7fd fafe 	bl	8000e84 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e09f      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d0f0      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 80038a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	f040 8095 	bne.w	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80038aa:	4b0a      	ldr	r3, [pc, #40]	@ (80038d4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038b0:	f7fd fae8 	bl	8000e84 <HAL_GetTick>
 80038b4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038b6:	e00f      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80038b8:	f7fd fae4 	bl	8000e84 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d908      	bls.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e085      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80038ca:	bf00      	nop
 80038cc:	40023800 	.word	0x40023800
 80038d0:	42470068 	.word	0x42470068
 80038d4:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80038d8:	4b41      	ldr	r3, [pc, #260]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e4:	d0e8      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0304 	and.w	r3, r3, #4
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d003      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d009      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003902:	2b00      	cmp	r3, #0
 8003904:	d02b      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390a:	2b00      	cmp	r3, #0
 800390c:	d127      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800390e:	4b34      	ldr	r3, [pc, #208]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003914:	0c1b      	lsrs	r3, r3, #16
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	3301      	adds	r3, #1
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	699a      	ldr	r2, [r3, #24]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	69db      	ldr	r3, [r3, #28]
 8003928:	019b      	lsls	r3, r3, #6
 800392a:	431a      	orrs	r2, r3
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	085b      	lsrs	r3, r3, #1
 8003930:	3b01      	subs	r3, #1
 8003932:	041b      	lsls	r3, r3, #16
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393a:	061b      	lsls	r3, r3, #24
 800393c:	4928      	ldr	r1, [pc, #160]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003944:	4b26      	ldr	r3, [pc, #152]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003946:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800394a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003952:	3b01      	subs	r3, #1
 8003954:	021b      	lsls	r3, r3, #8
 8003956:	4922      	ldr	r1, [pc, #136]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01d      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003972:	d118      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003974:	4b1a      	ldr	r3, [pc, #104]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800397a:	0e1b      	lsrs	r3, r3, #24
 800397c:	f003 030f 	and.w	r3, r3, #15
 8003980:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	699a      	ldr	r2, [r3, #24]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	69db      	ldr	r3, [r3, #28]
 800398a:	019b      	lsls	r3, r3, #6
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	085b      	lsrs	r3, r3, #1
 8003994:	3b01      	subs	r3, #1
 8003996:	041b      	lsls	r3, r3, #16
 8003998:	431a      	orrs	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	4910      	ldr	r1, [pc, #64]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039a6:	4b0f      	ldr	r3, [pc, #60]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039ac:	f7fd fa6a 	bl	8000e84 <HAL_GetTick>
 80039b0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039b2:	e008      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80039b4:	f7fd fa66 	bl	8000e84 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	2b02      	cmp	r3, #2
 80039c0:	d901      	bls.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e007      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039c6:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039d2:	d1ef      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3730      	adds	r7, #48	@ 0x30
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40023800 	.word	0x40023800
 80039e4:	42470070 	.word	0x42470070

080039e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039ec:	b0ae      	sub	sp, #184	@ 0xb8
 80039ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80039fc:	2300      	movs	r3, #0
 80039fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a0e:	4bcb      	ldr	r3, [pc, #812]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 030c 	and.w	r3, r3, #12
 8003a16:	2b0c      	cmp	r3, #12
 8003a18:	f200 8206 	bhi.w	8003e28 <HAL_RCC_GetSysClockFreq+0x440>
 8003a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003a24 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a22:	bf00      	nop
 8003a24:	08003a59 	.word	0x08003a59
 8003a28:	08003e29 	.word	0x08003e29
 8003a2c:	08003e29 	.word	0x08003e29
 8003a30:	08003e29 	.word	0x08003e29
 8003a34:	08003a61 	.word	0x08003a61
 8003a38:	08003e29 	.word	0x08003e29
 8003a3c:	08003e29 	.word	0x08003e29
 8003a40:	08003e29 	.word	0x08003e29
 8003a44:	08003a69 	.word	0x08003a69
 8003a48:	08003e29 	.word	0x08003e29
 8003a4c:	08003e29 	.word	0x08003e29
 8003a50:	08003e29 	.word	0x08003e29
 8003a54:	08003c59 	.word	0x08003c59
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a58:	4bb9      	ldr	r3, [pc, #740]	@ (8003d40 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a5e:	e1e7      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a60:	4bb8      	ldr	r3, [pc, #736]	@ (8003d44 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003a66:	e1e3      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a68:	4bb4      	ldr	r3, [pc, #720]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a74:	4bb1      	ldr	r3, [pc, #708]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d071      	beq.n	8003b64 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a80:	4bae      	ldr	r3, [pc, #696]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	099b      	lsrs	r3, r3, #6
 8003a86:	2200      	movs	r2, #0
 8003a88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a8c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003a90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003aa2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003aa6:	4622      	mov	r2, r4
 8003aa8:	462b      	mov	r3, r5
 8003aaa:	f04f 0000 	mov.w	r0, #0
 8003aae:	f04f 0100 	mov.w	r1, #0
 8003ab2:	0159      	lsls	r1, r3, #5
 8003ab4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ab8:	0150      	lsls	r0, r2, #5
 8003aba:	4602      	mov	r2, r0
 8003abc:	460b      	mov	r3, r1
 8003abe:	4621      	mov	r1, r4
 8003ac0:	1a51      	subs	r1, r2, r1
 8003ac2:	6439      	str	r1, [r7, #64]	@ 0x40
 8003ac4:	4629      	mov	r1, r5
 8003ac6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aca:	647b      	str	r3, [r7, #68]	@ 0x44
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003ad8:	4649      	mov	r1, r9
 8003ada:	018b      	lsls	r3, r1, #6
 8003adc:	4641      	mov	r1, r8
 8003ade:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ae2:	4641      	mov	r1, r8
 8003ae4:	018a      	lsls	r2, r1, #6
 8003ae6:	4641      	mov	r1, r8
 8003ae8:	1a51      	subs	r1, r2, r1
 8003aea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003aec:	4649      	mov	r1, r9
 8003aee:	eb63 0301 	sbc.w	r3, r3, r1
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003af4:	f04f 0200 	mov.w	r2, #0
 8003af8:	f04f 0300 	mov.w	r3, #0
 8003afc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003b00:	4649      	mov	r1, r9
 8003b02:	00cb      	lsls	r3, r1, #3
 8003b04:	4641      	mov	r1, r8
 8003b06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	00ca      	lsls	r2, r1, #3
 8003b0e:	4610      	mov	r0, r2
 8003b10:	4619      	mov	r1, r3
 8003b12:	4603      	mov	r3, r0
 8003b14:	4622      	mov	r2, r4
 8003b16:	189b      	adds	r3, r3, r2
 8003b18:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b1a:	462b      	mov	r3, r5
 8003b1c:	460a      	mov	r2, r1
 8003b1e:	eb42 0303 	adc.w	r3, r2, r3
 8003b22:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b24:	f04f 0200 	mov.w	r2, #0
 8003b28:	f04f 0300 	mov.w	r3, #0
 8003b2c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003b30:	4629      	mov	r1, r5
 8003b32:	024b      	lsls	r3, r1, #9
 8003b34:	4621      	mov	r1, r4
 8003b36:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b3a:	4621      	mov	r1, r4
 8003b3c:	024a      	lsls	r2, r1, #9
 8003b3e:	4610      	mov	r0, r2
 8003b40:	4619      	mov	r1, r3
 8003b42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b46:	2200      	movs	r2, #0
 8003b48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003b50:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003b54:	f7fc fb56 	bl	8000204 <__aeabi_uldivmod>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b62:	e067      	b.n	8003c34 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b64:	4b75      	ldr	r3, [pc, #468]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	099b      	lsrs	r3, r3, #6
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b70:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003b74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b7e:	2300      	movs	r3, #0
 8003b80:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b82:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003b86:	4622      	mov	r2, r4
 8003b88:	462b      	mov	r3, r5
 8003b8a:	f04f 0000 	mov.w	r0, #0
 8003b8e:	f04f 0100 	mov.w	r1, #0
 8003b92:	0159      	lsls	r1, r3, #5
 8003b94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b98:	0150      	lsls	r0, r2, #5
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	460b      	mov	r3, r1
 8003b9e:	4621      	mov	r1, r4
 8003ba0:	1a51      	subs	r1, r2, r1
 8003ba2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003ba4:	4629      	mov	r1, r5
 8003ba6:	eb63 0301 	sbc.w	r3, r3, r1
 8003baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	f04f 0300 	mov.w	r3, #0
 8003bb4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003bb8:	4649      	mov	r1, r9
 8003bba:	018b      	lsls	r3, r1, #6
 8003bbc:	4641      	mov	r1, r8
 8003bbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bc2:	4641      	mov	r1, r8
 8003bc4:	018a      	lsls	r2, r1, #6
 8003bc6:	4641      	mov	r1, r8
 8003bc8:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bcc:	4649      	mov	r1, r9
 8003bce:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bde:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003be2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003be6:	4692      	mov	sl, r2
 8003be8:	469b      	mov	fp, r3
 8003bea:	4623      	mov	r3, r4
 8003bec:	eb1a 0303 	adds.w	r3, sl, r3
 8003bf0:	623b      	str	r3, [r7, #32]
 8003bf2:	462b      	mov	r3, r5
 8003bf4:	eb4b 0303 	adc.w	r3, fp, r3
 8003bf8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bfa:	f04f 0200 	mov.w	r2, #0
 8003bfe:	f04f 0300 	mov.w	r3, #0
 8003c02:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c06:	4629      	mov	r1, r5
 8003c08:	028b      	lsls	r3, r1, #10
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c10:	4621      	mov	r1, r4
 8003c12:	028a      	lsls	r2, r1, #10
 8003c14:	4610      	mov	r0, r2
 8003c16:	4619      	mov	r1, r3
 8003c18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c20:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c22:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003c26:	f7fc faed 	bl	8000204 <__aeabi_uldivmod>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4613      	mov	r3, r2
 8003c30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c34:	4b41      	ldr	r3, [pc, #260]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	0c1b      	lsrs	r3, r3, #16
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	3301      	adds	r3, #1
 8003c40:	005b      	lsls	r3, r3, #1
 8003c42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003c46:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c56:	e0eb      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c58:	4b38      	ldr	r3, [pc, #224]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c64:	4b35      	ldr	r3, [pc, #212]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d06b      	beq.n	8003d48 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c70:	4b32      	ldr	r3, [pc, #200]	@ (8003d3c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	099b      	lsrs	r3, r3, #6
 8003c76:	2200      	movs	r2, #0
 8003c78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003c7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c82:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c84:	2300      	movs	r3, #0
 8003c86:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c88:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003c8c:	4622      	mov	r2, r4
 8003c8e:	462b      	mov	r3, r5
 8003c90:	f04f 0000 	mov.w	r0, #0
 8003c94:	f04f 0100 	mov.w	r1, #0
 8003c98:	0159      	lsls	r1, r3, #5
 8003c9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c9e:	0150      	lsls	r0, r2, #5
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4621      	mov	r1, r4
 8003ca6:	1a51      	subs	r1, r2, r1
 8003ca8:	61b9      	str	r1, [r7, #24]
 8003caa:	4629      	mov	r1, r5
 8003cac:	eb63 0301 	sbc.w	r3, r3, r1
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	f04f 0300 	mov.w	r3, #0
 8003cba:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003cbe:	4659      	mov	r1, fp
 8003cc0:	018b      	lsls	r3, r1, #6
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cc8:	4651      	mov	r1, sl
 8003cca:	018a      	lsls	r2, r1, #6
 8003ccc:	4651      	mov	r1, sl
 8003cce:	ebb2 0801 	subs.w	r8, r2, r1
 8003cd2:	4659      	mov	r1, fp
 8003cd4:	eb63 0901 	sbc.w	r9, r3, r1
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ce4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ce8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cec:	4690      	mov	r8, r2
 8003cee:	4699      	mov	r9, r3
 8003cf0:	4623      	mov	r3, r4
 8003cf2:	eb18 0303 	adds.w	r3, r8, r3
 8003cf6:	613b      	str	r3, [r7, #16]
 8003cf8:	462b      	mov	r3, r5
 8003cfa:	eb49 0303 	adc.w	r3, r9, r3
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	f04f 0200 	mov.w	r2, #0
 8003d04:	f04f 0300 	mov.w	r3, #0
 8003d08:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003d0c:	4629      	mov	r1, r5
 8003d0e:	024b      	lsls	r3, r1, #9
 8003d10:	4621      	mov	r1, r4
 8003d12:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003d16:	4621      	mov	r1, r4
 8003d18:	024a      	lsls	r2, r1, #9
 8003d1a:	4610      	mov	r0, r2
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003d22:	2200      	movs	r2, #0
 8003d24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d26:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003d28:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003d2c:	f7fc fa6a 	bl	8000204 <__aeabi_uldivmod>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4613      	mov	r3, r2
 8003d36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003d3a:	e065      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0x420>
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	00f42400 	.word	0x00f42400
 8003d44:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d48:	4b3d      	ldr	r3, [pc, #244]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	099b      	lsrs	r3, r3, #6
 8003d4e:	2200      	movs	r2, #0
 8003d50:	4618      	mov	r0, r3
 8003d52:	4611      	mov	r1, r2
 8003d54:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d58:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d5e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003d62:	4642      	mov	r2, r8
 8003d64:	464b      	mov	r3, r9
 8003d66:	f04f 0000 	mov.w	r0, #0
 8003d6a:	f04f 0100 	mov.w	r1, #0
 8003d6e:	0159      	lsls	r1, r3, #5
 8003d70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d74:	0150      	lsls	r0, r2, #5
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	4641      	mov	r1, r8
 8003d7c:	1a51      	subs	r1, r2, r1
 8003d7e:	60b9      	str	r1, [r7, #8]
 8003d80:	4649      	mov	r1, r9
 8003d82:	eb63 0301 	sbc.w	r3, r3, r1
 8003d86:	60fb      	str	r3, [r7, #12]
 8003d88:	f04f 0200 	mov.w	r2, #0
 8003d8c:	f04f 0300 	mov.w	r3, #0
 8003d90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d94:	4659      	mov	r1, fp
 8003d96:	018b      	lsls	r3, r1, #6
 8003d98:	4651      	mov	r1, sl
 8003d9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d9e:	4651      	mov	r1, sl
 8003da0:	018a      	lsls	r2, r1, #6
 8003da2:	4651      	mov	r1, sl
 8003da4:	1a54      	subs	r4, r2, r1
 8003da6:	4659      	mov	r1, fp
 8003da8:	eb63 0501 	sbc.w	r5, r3, r1
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	00eb      	lsls	r3, r5, #3
 8003db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dba:	00e2      	lsls	r2, r4, #3
 8003dbc:	4614      	mov	r4, r2
 8003dbe:	461d      	mov	r5, r3
 8003dc0:	4643      	mov	r3, r8
 8003dc2:	18e3      	adds	r3, r4, r3
 8003dc4:	603b      	str	r3, [r7, #0]
 8003dc6:	464b      	mov	r3, r9
 8003dc8:	eb45 0303 	adc.w	r3, r5, r3
 8003dcc:	607b      	str	r3, [r7, #4]
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dda:	4629      	mov	r1, r5
 8003ddc:	028b      	lsls	r3, r1, #10
 8003dde:	4621      	mov	r1, r4
 8003de0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003de4:	4621      	mov	r1, r4
 8003de6:	028a      	lsls	r2, r1, #10
 8003de8:	4610      	mov	r0, r2
 8003dea:	4619      	mov	r1, r3
 8003dec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003df0:	2200      	movs	r2, #0
 8003df2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003df4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003df6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003dfa:	f7fc fa03 	bl	8000204 <__aeabi_uldivmod>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	4613      	mov	r3, r2
 8003e04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e08:	4b0d      	ldr	r3, [pc, #52]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	0f1b      	lsrs	r3, r3, #28
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003e16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e26:	e003      	b.n	8003e30 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e28:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003e2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003e2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	37b8      	adds	r7, #184	@ 0xb8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e3e:	bf00      	nop
 8003e40:	40023800 	.word	0x40023800
 8003e44:	00f42400 	.word	0x00f42400

08003e48 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b086      	sub	sp, #24
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e28d      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 8083 	beq.w	8003f6e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e68:	4b94      	ldr	r3, [pc, #592]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f003 030c 	and.w	r3, r3, #12
 8003e70:	2b04      	cmp	r3, #4
 8003e72:	d019      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e74:	4b91      	ldr	r3, [pc, #580]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e7c:	2b08      	cmp	r3, #8
 8003e7e:	d106      	bne.n	8003e8e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e80:	4b8e      	ldr	r3, [pc, #568]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e8c:	d00c      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e8e:	4b8b      	ldr	r3, [pc, #556]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e96:	2b0c      	cmp	r3, #12
 8003e98:	d112      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e9a:	4b88      	ldr	r3, [pc, #544]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ea2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ea6:	d10b      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea8:	4b84      	ldr	r3, [pc, #528]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d05b      	beq.n	8003f6c <HAL_RCC_OscConfig+0x124>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d157      	bne.n	8003f6c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e25a      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ec8:	d106      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x90>
 8003eca:	4b7c      	ldr	r3, [pc, #496]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a7b      	ldr	r2, [pc, #492]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ed0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed4:	6013      	str	r3, [r2, #0]
 8003ed6:	e01d      	b.n	8003f14 <HAL_RCC_OscConfig+0xcc>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ee0:	d10c      	bne.n	8003efc <HAL_RCC_OscConfig+0xb4>
 8003ee2:	4b76      	ldr	r3, [pc, #472]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a75      	ldr	r2, [pc, #468]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ee8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	4b73      	ldr	r3, [pc, #460]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a72      	ldr	r2, [pc, #456]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e00b      	b.n	8003f14 <HAL_RCC_OscConfig+0xcc>
 8003efc:	4b6f      	ldr	r3, [pc, #444]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a6e      	ldr	r2, [pc, #440]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f06:	6013      	str	r3, [r2, #0]
 8003f08:	4b6c      	ldr	r3, [pc, #432]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a6b      	ldr	r2, [pc, #428]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d013      	beq.n	8003f44 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1c:	f7fc ffb2 	bl	8000e84 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f24:	f7fc ffae 	bl	8000e84 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b64      	cmp	r3, #100	@ 0x64
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e21f      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f36:	4b61      	ldr	r3, [pc, #388]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d0f0      	beq.n	8003f24 <HAL_RCC_OscConfig+0xdc>
 8003f42:	e014      	b.n	8003f6e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f44:	f7fc ff9e 	bl	8000e84 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4a:	e008      	b.n	8003f5e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f4c:	f7fc ff9a 	bl	8000e84 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b64      	cmp	r3, #100	@ 0x64
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e20b      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f5e:	4b57      	ldr	r3, [pc, #348]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f0      	bne.n	8003f4c <HAL_RCC_OscConfig+0x104>
 8003f6a:	e000      	b.n	8003f6e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d06f      	beq.n	800405a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f7a:	4b50      	ldr	r3, [pc, #320]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d017      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f86:	4b4d      	ldr	r3, [pc, #308]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f003 030c 	and.w	r3, r3, #12
        || \
 8003f8e:	2b08      	cmp	r3, #8
 8003f90:	d105      	bne.n	8003f9e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f92:	4b4a      	ldr	r3, [pc, #296]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00b      	beq.n	8003fb6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f9e:	4b47      	ldr	r3, [pc, #284]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003fa6:	2b0c      	cmp	r3, #12
 8003fa8:	d11c      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003faa:	4b44      	ldr	r3, [pc, #272]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d116      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb6:	4b41      	ldr	r3, [pc, #260]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d005      	beq.n	8003fce <HAL_RCC_OscConfig+0x186>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d001      	beq.n	8003fce <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e1d3      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fce:	4b3b      	ldr	r3, [pc, #236]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	4937      	ldr	r1, [pc, #220]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fe2:	e03a      	b.n	800405a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d020      	beq.n	800402e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fec:	4b34      	ldr	r3, [pc, #208]	@ (80040c0 <HAL_RCC_OscConfig+0x278>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff2:	f7fc ff47 	bl	8000e84 <HAL_GetTick>
 8003ff6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffa:	f7fc ff43 	bl	8000e84 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e1b4      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800400c:	4b2b      	ldr	r3, [pc, #172]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0302 	and.w	r3, r3, #2
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004018:	4b28      	ldr	r3, [pc, #160]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	00db      	lsls	r3, r3, #3
 8004026:	4925      	ldr	r1, [pc, #148]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8004028:	4313      	orrs	r3, r2
 800402a:	600b      	str	r3, [r1, #0]
 800402c:	e015      	b.n	800405a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800402e:	4b24      	ldr	r3, [pc, #144]	@ (80040c0 <HAL_RCC_OscConfig+0x278>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fc ff26 	bl	8000e84 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800403c:	f7fc ff22 	bl	8000e84 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e193      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800404e:	4b1b      	ldr	r3, [pc, #108]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0308 	and.w	r3, r3, #8
 8004062:	2b00      	cmp	r3, #0
 8004064:	d036      	beq.n	80040d4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d016      	beq.n	800409c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800406e:	4b15      	ldr	r3, [pc, #84]	@ (80040c4 <HAL_RCC_OscConfig+0x27c>)
 8004070:	2201      	movs	r2, #1
 8004072:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004074:	f7fc ff06 	bl	8000e84 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800407c:	f7fc ff02 	bl	8000e84 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e173      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800408e:	4b0b      	ldr	r3, [pc, #44]	@ (80040bc <HAL_RCC_OscConfig+0x274>)
 8004090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0x234>
 800409a:	e01b      	b.n	80040d4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800409c:	4b09      	ldr	r3, [pc, #36]	@ (80040c4 <HAL_RCC_OscConfig+0x27c>)
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a2:	f7fc feef 	bl	8000e84 <HAL_GetTick>
 80040a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040a8:	e00e      	b.n	80040c8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040aa:	f7fc feeb 	bl	8000e84 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d907      	bls.n	80040c8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80040b8:	2303      	movs	r3, #3
 80040ba:	e15c      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
 80040bc:	40023800 	.word	0x40023800
 80040c0:	42470000 	.word	0x42470000
 80040c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040c8:	4b8a      	ldr	r3, [pc, #552]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80040ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1ea      	bne.n	80040aa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0304 	and.w	r3, r3, #4
 80040dc:	2b00      	cmp	r3, #0
 80040de:	f000 8097 	beq.w	8004210 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040e2:	2300      	movs	r3, #0
 80040e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040e6:	4b83      	ldr	r3, [pc, #524]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80040e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d10f      	bne.n	8004112 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	4b7f      	ldr	r3, [pc, #508]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80040f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fa:	4a7e      	ldr	r2, [pc, #504]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80040fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004100:	6413      	str	r3, [r2, #64]	@ 0x40
 8004102:	4b7c      	ldr	r3, [pc, #496]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410a:	60bb      	str	r3, [r7, #8]
 800410c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800410e:	2301      	movs	r3, #1
 8004110:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004112:	4b79      	ldr	r3, [pc, #484]	@ (80042f8 <HAL_RCC_OscConfig+0x4b0>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800411a:	2b00      	cmp	r3, #0
 800411c:	d118      	bne.n	8004150 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800411e:	4b76      	ldr	r3, [pc, #472]	@ (80042f8 <HAL_RCC_OscConfig+0x4b0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a75      	ldr	r2, [pc, #468]	@ (80042f8 <HAL_RCC_OscConfig+0x4b0>)
 8004124:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004128:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800412a:	f7fc feab 	bl	8000e84 <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004130:	e008      	b.n	8004144 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004132:	f7fc fea7 	bl	8000e84 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e118      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004144:	4b6c      	ldr	r3, [pc, #432]	@ (80042f8 <HAL_RCC_OscConfig+0x4b0>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0f0      	beq.n	8004132 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	2b01      	cmp	r3, #1
 8004156:	d106      	bne.n	8004166 <HAL_RCC_OscConfig+0x31e>
 8004158:	4b66      	ldr	r3, [pc, #408]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800415a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415c:	4a65      	ldr	r2, [pc, #404]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800415e:	f043 0301 	orr.w	r3, r3, #1
 8004162:	6713      	str	r3, [r2, #112]	@ 0x70
 8004164:	e01c      	b.n	80041a0 <HAL_RCC_OscConfig+0x358>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b05      	cmp	r3, #5
 800416c:	d10c      	bne.n	8004188 <HAL_RCC_OscConfig+0x340>
 800416e:	4b61      	ldr	r3, [pc, #388]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004172:	4a60      	ldr	r2, [pc, #384]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004174:	f043 0304 	orr.w	r3, r3, #4
 8004178:	6713      	str	r3, [r2, #112]	@ 0x70
 800417a:	4b5e      	ldr	r3, [pc, #376]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800417c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800417e:	4a5d      	ldr	r2, [pc, #372]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004180:	f043 0301 	orr.w	r3, r3, #1
 8004184:	6713      	str	r3, [r2, #112]	@ 0x70
 8004186:	e00b      	b.n	80041a0 <HAL_RCC_OscConfig+0x358>
 8004188:	4b5a      	ldr	r3, [pc, #360]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800418a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418c:	4a59      	ldr	r2, [pc, #356]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	6713      	str	r3, [r2, #112]	@ 0x70
 8004194:	4b57      	ldr	r3, [pc, #348]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004198:	4a56      	ldr	r2, [pc, #344]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800419a:	f023 0304 	bic.w	r3, r3, #4
 800419e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d015      	beq.n	80041d4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a8:	f7fc fe6c 	bl	8000e84 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ae:	e00a      	b.n	80041c6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b0:	f7fc fe68 	bl	8000e84 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041be:	4293      	cmp	r3, r2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e0d7      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041c6:	4b4b      	ldr	r3, [pc, #300]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d0ee      	beq.n	80041b0 <HAL_RCC_OscConfig+0x368>
 80041d2:	e014      	b.n	80041fe <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d4:	f7fc fe56 	bl	8000e84 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041da:	e00a      	b.n	80041f2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041dc:	f7fc fe52 	bl	8000e84 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e0c1      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f2:	4b40      	ldr	r3, [pc, #256]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80041f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1ee      	bne.n	80041dc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041fe:	7dfb      	ldrb	r3, [r7, #23]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d105      	bne.n	8004210 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004204:	4b3b      	ldr	r3, [pc, #236]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004208:	4a3a      	ldr	r2, [pc, #232]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800420a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800420e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 80ad 	beq.w	8004374 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800421a:	4b36      	ldr	r3, [pc, #216]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	f003 030c 	and.w	r3, r3, #12
 8004222:	2b08      	cmp	r3, #8
 8004224:	d060      	beq.n	80042e8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d145      	bne.n	80042ba <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800422e:	4b33      	ldr	r3, [pc, #204]	@ (80042fc <HAL_RCC_OscConfig+0x4b4>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fc fe26 	bl	8000e84 <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800423c:	f7fc fe22 	bl	8000e84 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e093      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800424e:	4b29      	ldr	r3, [pc, #164]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1f0      	bne.n	800423c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	69da      	ldr	r2, [r3, #28]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004268:	019b      	lsls	r3, r3, #6
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004270:	085b      	lsrs	r3, r3, #1
 8004272:	3b01      	subs	r3, #1
 8004274:	041b      	lsls	r3, r3, #16
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427c:	061b      	lsls	r3, r3, #24
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004284:	071b      	lsls	r3, r3, #28
 8004286:	491b      	ldr	r1, [pc, #108]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800428c:	4b1b      	ldr	r3, [pc, #108]	@ (80042fc <HAL_RCC_OscConfig+0x4b4>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004292:	f7fc fdf7 	bl	8000e84 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800429a:	f7fc fdf3 	bl	8000e84 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e064      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ac:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCC_OscConfig+0x452>
 80042b8:	e05c      	b.n	8004374 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ba:	4b10      	ldr	r3, [pc, #64]	@ (80042fc <HAL_RCC_OscConfig+0x4b4>)
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fc fde0 	bl	8000e84 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c8:	f7fc fddc 	bl	8000e84 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e04d      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042da:	4b06      	ldr	r3, [pc, #24]	@ (80042f4 <HAL_RCC_OscConfig+0x4ac>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1f0      	bne.n	80042c8 <HAL_RCC_OscConfig+0x480>
 80042e6:	e045      	b.n	8004374 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d107      	bne.n	8004300 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e040      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
 80042f4:	40023800 	.word	0x40023800
 80042f8:	40007000 	.word	0x40007000
 80042fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004300:	4b1f      	ldr	r3, [pc, #124]	@ (8004380 <HAL_RCC_OscConfig+0x538>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d030      	beq.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004318:	429a      	cmp	r2, r3
 800431a:	d129      	bne.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004326:	429a      	cmp	r2, r3
 8004328:	d122      	bne.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004330:	4013      	ands	r3, r2
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004336:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004338:	4293      	cmp	r3, r2
 800433a:	d119      	bne.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004346:	085b      	lsrs	r3, r3, #1
 8004348:	3b01      	subs	r3, #1
 800434a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800434c:	429a      	cmp	r2, r3
 800434e:	d10f      	bne.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800435c:	429a      	cmp	r2, r3
 800435e:	d107      	bne.n	8004370 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d001      	beq.n	8004374 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e000      	b.n	8004376 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40023800 	.word	0x40023800

08004384 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e07b      	b.n	800448e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439a:	2b00      	cmp	r3, #0
 800439c:	d108      	bne.n	80043b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043a6:	d009      	beq.n	80043bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	61da      	str	r2, [r3, #28]
 80043ae:	e005      	b.n	80043bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f7fc fbe8 	bl	8000bac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004404:	431a      	orrs	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800442c:	431a      	orrs	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004440:	ea42 0103 	orr.w	r1, r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004448:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	430a      	orrs	r2, r1
 8004452:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	0c1b      	lsrs	r3, r3, #16
 800445a:	f003 0104 	and.w	r1, r3, #4
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004462:	f003 0210 	and.w	r2, r3, #16
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	69da      	ldr	r2, [r3, #28]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800447c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3708      	adds	r7, #8
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b082      	sub	sp, #8
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e042      	b.n	800452e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d106      	bne.n	80044c2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7fc fbbd 	bl	8000c3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2224      	movs	r2, #36	@ 0x24
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68da      	ldr	r2, [r3, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044d8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 f82c 	bl	8004538 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691a      	ldr	r2, [r3, #16]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	695a      	ldr	r2, [r3, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044fe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68da      	ldr	r2, [r3, #12]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800450e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2220      	movs	r2, #32
 800451a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004538:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800453c:	b0c0      	sub	sp, #256	@ 0x100
 800453e:	af00      	add	r7, sp, #0
 8004540:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004554:	68d9      	ldr	r1, [r3, #12]
 8004556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	ea40 0301 	orr.w	r3, r0, r1
 8004560:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	431a      	orrs	r2, r3
 8004570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	431a      	orrs	r2, r3
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	4313      	orrs	r3, r2
 8004580:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004590:	f021 010c 	bic.w	r1, r1, #12
 8004594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800459e:	430b      	orrs	r3, r1
 80045a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80045ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b2:	6999      	ldr	r1, [r3, #24]
 80045b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	ea40 0301 	orr.w	r3, r0, r1
 80045be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004804 <UART_SetConfig+0x2cc>)
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d005      	beq.n	80045d8 <UART_SetConfig+0xa0>
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	4b8d      	ldr	r3, [pc, #564]	@ (8004808 <UART_SetConfig+0x2d0>)
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d104      	bne.n	80045e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045d8:	f7fe fec8 	bl	800336c <HAL_RCC_GetPCLK2Freq>
 80045dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80045e0:	e003      	b.n	80045ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045e2:	f7fe feaf 	bl	8003344 <HAL_RCC_GetPCLK1Freq>
 80045e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045f4:	f040 810c 	bne.w	8004810 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045fc:	2200      	movs	r2, #0
 80045fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004602:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004606:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800460a:	4622      	mov	r2, r4
 800460c:	462b      	mov	r3, r5
 800460e:	1891      	adds	r1, r2, r2
 8004610:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004612:	415b      	adcs	r3, r3
 8004614:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004616:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800461a:	4621      	mov	r1, r4
 800461c:	eb12 0801 	adds.w	r8, r2, r1
 8004620:	4629      	mov	r1, r5
 8004622:	eb43 0901 	adc.w	r9, r3, r1
 8004626:	f04f 0200 	mov.w	r2, #0
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004632:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004636:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800463a:	4690      	mov	r8, r2
 800463c:	4699      	mov	r9, r3
 800463e:	4623      	mov	r3, r4
 8004640:	eb18 0303 	adds.w	r3, r8, r3
 8004644:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004648:	462b      	mov	r3, r5
 800464a:	eb49 0303 	adc.w	r3, r9, r3
 800464e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800465e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004662:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004666:	460b      	mov	r3, r1
 8004668:	18db      	adds	r3, r3, r3
 800466a:	653b      	str	r3, [r7, #80]	@ 0x50
 800466c:	4613      	mov	r3, r2
 800466e:	eb42 0303 	adc.w	r3, r2, r3
 8004672:	657b      	str	r3, [r7, #84]	@ 0x54
 8004674:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004678:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800467c:	f7fb fdc2 	bl	8000204 <__aeabi_uldivmod>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4b61      	ldr	r3, [pc, #388]	@ (800480c <UART_SetConfig+0x2d4>)
 8004686:	fba3 2302 	umull	r2, r3, r3, r2
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	011c      	lsls	r4, r3, #4
 800468e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004692:	2200      	movs	r2, #0
 8004694:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004698:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800469c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80046a0:	4642      	mov	r2, r8
 80046a2:	464b      	mov	r3, r9
 80046a4:	1891      	adds	r1, r2, r2
 80046a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80046a8:	415b      	adcs	r3, r3
 80046aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80046b0:	4641      	mov	r1, r8
 80046b2:	eb12 0a01 	adds.w	sl, r2, r1
 80046b6:	4649      	mov	r1, r9
 80046b8:	eb43 0b01 	adc.w	fp, r3, r1
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046d0:	4692      	mov	sl, r2
 80046d2:	469b      	mov	fp, r3
 80046d4:	4643      	mov	r3, r8
 80046d6:	eb1a 0303 	adds.w	r3, sl, r3
 80046da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046de:	464b      	mov	r3, r9
 80046e0:	eb4b 0303 	adc.w	r3, fp, r3
 80046e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046fc:	460b      	mov	r3, r1
 80046fe:	18db      	adds	r3, r3, r3
 8004700:	643b      	str	r3, [r7, #64]	@ 0x40
 8004702:	4613      	mov	r3, r2
 8004704:	eb42 0303 	adc.w	r3, r2, r3
 8004708:	647b      	str	r3, [r7, #68]	@ 0x44
 800470a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800470e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004712:	f7fb fd77 	bl	8000204 <__aeabi_uldivmod>
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	4611      	mov	r1, r2
 800471c:	4b3b      	ldr	r3, [pc, #236]	@ (800480c <UART_SetConfig+0x2d4>)
 800471e:	fba3 2301 	umull	r2, r3, r3, r1
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2264      	movs	r2, #100	@ 0x64
 8004726:	fb02 f303 	mul.w	r3, r2, r3
 800472a:	1acb      	subs	r3, r1, r3
 800472c:	00db      	lsls	r3, r3, #3
 800472e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004732:	4b36      	ldr	r3, [pc, #216]	@ (800480c <UART_SetConfig+0x2d4>)
 8004734:	fba3 2302 	umull	r2, r3, r3, r2
 8004738:	095b      	lsrs	r3, r3, #5
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004740:	441c      	add	r4, r3
 8004742:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004746:	2200      	movs	r2, #0
 8004748:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800474c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004750:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004754:	4642      	mov	r2, r8
 8004756:	464b      	mov	r3, r9
 8004758:	1891      	adds	r1, r2, r2
 800475a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800475c:	415b      	adcs	r3, r3
 800475e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004760:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004764:	4641      	mov	r1, r8
 8004766:	1851      	adds	r1, r2, r1
 8004768:	6339      	str	r1, [r7, #48]	@ 0x30
 800476a:	4649      	mov	r1, r9
 800476c:	414b      	adcs	r3, r1
 800476e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	f04f 0300 	mov.w	r3, #0
 8004778:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800477c:	4659      	mov	r1, fp
 800477e:	00cb      	lsls	r3, r1, #3
 8004780:	4651      	mov	r1, sl
 8004782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004786:	4651      	mov	r1, sl
 8004788:	00ca      	lsls	r2, r1, #3
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	4603      	mov	r3, r0
 8004790:	4642      	mov	r2, r8
 8004792:	189b      	adds	r3, r3, r2
 8004794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004798:	464b      	mov	r3, r9
 800479a:	460a      	mov	r2, r1
 800479c:	eb42 0303 	adc.w	r3, r2, r3
 80047a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80047a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80047b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80047b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80047b8:	460b      	mov	r3, r1
 80047ba:	18db      	adds	r3, r3, r3
 80047bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047be:	4613      	mov	r3, r2
 80047c0:	eb42 0303 	adc.w	r3, r2, r3
 80047c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80047ce:	f7fb fd19 	bl	8000204 <__aeabi_uldivmod>
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	4b0d      	ldr	r3, [pc, #52]	@ (800480c <UART_SetConfig+0x2d4>)
 80047d8:	fba3 1302 	umull	r1, r3, r3, r2
 80047dc:	095b      	lsrs	r3, r3, #5
 80047de:	2164      	movs	r1, #100	@ 0x64
 80047e0:	fb01 f303 	mul.w	r3, r1, r3
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	3332      	adds	r3, #50	@ 0x32
 80047ea:	4a08      	ldr	r2, [pc, #32]	@ (800480c <UART_SetConfig+0x2d4>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	f003 0207 	and.w	r2, r3, #7
 80047f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4422      	add	r2, r4
 80047fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004800:	e106      	b.n	8004a10 <UART_SetConfig+0x4d8>
 8004802:	bf00      	nop
 8004804:	40011000 	.word	0x40011000
 8004808:	40011400 	.word	0x40011400
 800480c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004814:	2200      	movs	r2, #0
 8004816:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800481a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800481e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004822:	4642      	mov	r2, r8
 8004824:	464b      	mov	r3, r9
 8004826:	1891      	adds	r1, r2, r2
 8004828:	6239      	str	r1, [r7, #32]
 800482a:	415b      	adcs	r3, r3
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
 800482e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004832:	4641      	mov	r1, r8
 8004834:	1854      	adds	r4, r2, r1
 8004836:	4649      	mov	r1, r9
 8004838:	eb43 0501 	adc.w	r5, r3, r1
 800483c:	f04f 0200 	mov.w	r2, #0
 8004840:	f04f 0300 	mov.w	r3, #0
 8004844:	00eb      	lsls	r3, r5, #3
 8004846:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800484a:	00e2      	lsls	r2, r4, #3
 800484c:	4614      	mov	r4, r2
 800484e:	461d      	mov	r5, r3
 8004850:	4643      	mov	r3, r8
 8004852:	18e3      	adds	r3, r4, r3
 8004854:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004858:	464b      	mov	r3, r9
 800485a:	eb45 0303 	adc.w	r3, r5, r3
 800485e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800486e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	f04f 0300 	mov.w	r3, #0
 800487a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800487e:	4629      	mov	r1, r5
 8004880:	008b      	lsls	r3, r1, #2
 8004882:	4621      	mov	r1, r4
 8004884:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004888:	4621      	mov	r1, r4
 800488a:	008a      	lsls	r2, r1, #2
 800488c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004890:	f7fb fcb8 	bl	8000204 <__aeabi_uldivmod>
 8004894:	4602      	mov	r2, r0
 8004896:	460b      	mov	r3, r1
 8004898:	4b60      	ldr	r3, [pc, #384]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800489a:	fba3 2302 	umull	r2, r3, r3, r2
 800489e:	095b      	lsrs	r3, r3, #5
 80048a0:	011c      	lsls	r4, r3, #4
 80048a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048a6:	2200      	movs	r2, #0
 80048a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80048ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80048b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80048b4:	4642      	mov	r2, r8
 80048b6:	464b      	mov	r3, r9
 80048b8:	1891      	adds	r1, r2, r2
 80048ba:	61b9      	str	r1, [r7, #24]
 80048bc:	415b      	adcs	r3, r3
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c4:	4641      	mov	r1, r8
 80048c6:	1851      	adds	r1, r2, r1
 80048c8:	6139      	str	r1, [r7, #16]
 80048ca:	4649      	mov	r1, r9
 80048cc:	414b      	adcs	r3, r1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	f04f 0300 	mov.w	r3, #0
 80048d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048dc:	4659      	mov	r1, fp
 80048de:	00cb      	lsls	r3, r1, #3
 80048e0:	4651      	mov	r1, sl
 80048e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048e6:	4651      	mov	r1, sl
 80048e8:	00ca      	lsls	r2, r1, #3
 80048ea:	4610      	mov	r0, r2
 80048ec:	4619      	mov	r1, r3
 80048ee:	4603      	mov	r3, r0
 80048f0:	4642      	mov	r2, r8
 80048f2:	189b      	adds	r3, r3, r2
 80048f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048f8:	464b      	mov	r3, r9
 80048fa:	460a      	mov	r2, r1
 80048fc:	eb42 0303 	adc.w	r3, r2, r3
 8004900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800490e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800491c:	4649      	mov	r1, r9
 800491e:	008b      	lsls	r3, r1, #2
 8004920:	4641      	mov	r1, r8
 8004922:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004926:	4641      	mov	r1, r8
 8004928:	008a      	lsls	r2, r1, #2
 800492a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800492e:	f7fb fc69 	bl	8000204 <__aeabi_uldivmod>
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	4611      	mov	r1, r2
 8004938:	4b38      	ldr	r3, [pc, #224]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800493a:	fba3 2301 	umull	r2, r3, r3, r1
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2264      	movs	r2, #100	@ 0x64
 8004942:	fb02 f303 	mul.w	r3, r2, r3
 8004946:	1acb      	subs	r3, r1, r3
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	3332      	adds	r3, #50	@ 0x32
 800494c:	4a33      	ldr	r2, [pc, #204]	@ (8004a1c <UART_SetConfig+0x4e4>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004958:	441c      	add	r4, r3
 800495a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800495e:	2200      	movs	r2, #0
 8004960:	673b      	str	r3, [r7, #112]	@ 0x70
 8004962:	677a      	str	r2, [r7, #116]	@ 0x74
 8004964:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004968:	4642      	mov	r2, r8
 800496a:	464b      	mov	r3, r9
 800496c:	1891      	adds	r1, r2, r2
 800496e:	60b9      	str	r1, [r7, #8]
 8004970:	415b      	adcs	r3, r3
 8004972:	60fb      	str	r3, [r7, #12]
 8004974:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004978:	4641      	mov	r1, r8
 800497a:	1851      	adds	r1, r2, r1
 800497c:	6039      	str	r1, [r7, #0]
 800497e:	4649      	mov	r1, r9
 8004980:	414b      	adcs	r3, r1
 8004982:	607b      	str	r3, [r7, #4]
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004990:	4659      	mov	r1, fp
 8004992:	00cb      	lsls	r3, r1, #3
 8004994:	4651      	mov	r1, sl
 8004996:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800499a:	4651      	mov	r1, sl
 800499c:	00ca      	lsls	r2, r1, #3
 800499e:	4610      	mov	r0, r2
 80049a0:	4619      	mov	r1, r3
 80049a2:	4603      	mov	r3, r0
 80049a4:	4642      	mov	r2, r8
 80049a6:	189b      	adds	r3, r3, r2
 80049a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80049aa:	464b      	mov	r3, r9
 80049ac:	460a      	mov	r2, r1
 80049ae:	eb42 0303 	adc.w	r3, r2, r3
 80049b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80049be:	667a      	str	r2, [r7, #100]	@ 0x64
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	f04f 0300 	mov.w	r3, #0
 80049c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80049cc:	4649      	mov	r1, r9
 80049ce:	008b      	lsls	r3, r1, #2
 80049d0:	4641      	mov	r1, r8
 80049d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049d6:	4641      	mov	r1, r8
 80049d8:	008a      	lsls	r2, r1, #2
 80049da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80049de:	f7fb fc11 	bl	8000204 <__aeabi_uldivmod>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a1c <UART_SetConfig+0x4e4>)
 80049e8:	fba3 1302 	umull	r1, r3, r3, r2
 80049ec:	095b      	lsrs	r3, r3, #5
 80049ee:	2164      	movs	r1, #100	@ 0x64
 80049f0:	fb01 f303 	mul.w	r3, r1, r3
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	3332      	adds	r3, #50	@ 0x32
 80049fa:	4a08      	ldr	r2, [pc, #32]	@ (8004a1c <UART_SetConfig+0x4e4>)
 80049fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004a00:	095b      	lsrs	r3, r3, #5
 8004a02:	f003 020f 	and.w	r2, r3, #15
 8004a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4422      	add	r2, r4
 8004a0e:	609a      	str	r2, [r3, #8]
}
 8004a10:	bf00      	nop
 8004a12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a16:	46bd      	mov	sp, r7
 8004a18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a1c:	51eb851f 	.word	0x51eb851f

08004a20 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a20:	b084      	sub	sp, #16
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b084      	sub	sp, #16
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
 8004a2a:	f107 001c 	add.w	r0, r7, #28
 8004a2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a32:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d123      	bne.n	8004a82 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004a62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d105      	bne.n	8004a76 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f001 fa06 	bl	8005e88 <USB_CoreReset>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	73fb      	strb	r3, [r7, #15]
 8004a80:	e01b      	b.n	8004aba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f001 f9fa 	bl	8005e88 <USB_CoreReset>
 8004a94:	4603      	mov	r3, r0
 8004a96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004a98:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d106      	bne.n	8004aae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	639a      	str	r2, [r3, #56]	@ 0x38
 8004aac:	e005      	b.n	8004aba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004aba:	7fbb      	ldrb	r3, [r7, #30]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d10b      	bne.n	8004ad8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f043 0206 	orr.w	r2, r3, #6
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f043 0220 	orr.w	r2, r3, #32
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ae4:	b004      	add	sp, #16
 8004ae6:	4770      	bx	lr

08004ae8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b087      	sub	sp, #28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	4613      	mov	r3, r2
 8004af4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d165      	bne.n	8004bc8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4a41      	ldr	r2, [pc, #260]	@ (8004c04 <USB_SetTurnaroundTime+0x11c>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d906      	bls.n	8004b12 <USB_SetTurnaroundTime+0x2a>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4a40      	ldr	r2, [pc, #256]	@ (8004c08 <USB_SetTurnaroundTime+0x120>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d202      	bcs.n	8004b12 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004b0c:	230f      	movs	r3, #15
 8004b0e:	617b      	str	r3, [r7, #20]
 8004b10:	e062      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	4a3c      	ldr	r2, [pc, #240]	@ (8004c08 <USB_SetTurnaroundTime+0x120>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d306      	bcc.n	8004b28 <USB_SetTurnaroundTime+0x40>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c0c <USB_SetTurnaroundTime+0x124>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d202      	bcs.n	8004b28 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004b22:	230e      	movs	r3, #14
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	e057      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4a38      	ldr	r2, [pc, #224]	@ (8004c0c <USB_SetTurnaroundTime+0x124>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d306      	bcc.n	8004b3e <USB_SetTurnaroundTime+0x56>
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4a37      	ldr	r2, [pc, #220]	@ (8004c10 <USB_SetTurnaroundTime+0x128>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d202      	bcs.n	8004b3e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004b38:	230d      	movs	r3, #13
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	e04c      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	4a33      	ldr	r2, [pc, #204]	@ (8004c10 <USB_SetTurnaroundTime+0x128>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d306      	bcc.n	8004b54 <USB_SetTurnaroundTime+0x6c>
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	4a32      	ldr	r2, [pc, #200]	@ (8004c14 <USB_SetTurnaroundTime+0x12c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d802      	bhi.n	8004b54 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004b4e:	230c      	movs	r3, #12
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	e041      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	4a2f      	ldr	r2, [pc, #188]	@ (8004c14 <USB_SetTurnaroundTime+0x12c>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d906      	bls.n	8004b6a <USB_SetTurnaroundTime+0x82>
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	4a2e      	ldr	r2, [pc, #184]	@ (8004c18 <USB_SetTurnaroundTime+0x130>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d802      	bhi.n	8004b6a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004b64:	230b      	movs	r3, #11
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	e036      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	4a2a      	ldr	r2, [pc, #168]	@ (8004c18 <USB_SetTurnaroundTime+0x130>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d906      	bls.n	8004b80 <USB_SetTurnaroundTime+0x98>
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	4a29      	ldr	r2, [pc, #164]	@ (8004c1c <USB_SetTurnaroundTime+0x134>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d802      	bhi.n	8004b80 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004b7a:	230a      	movs	r3, #10
 8004b7c:	617b      	str	r3, [r7, #20]
 8004b7e:	e02b      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	4a26      	ldr	r2, [pc, #152]	@ (8004c1c <USB_SetTurnaroundTime+0x134>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d906      	bls.n	8004b96 <USB_SetTurnaroundTime+0xae>
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4a25      	ldr	r2, [pc, #148]	@ (8004c20 <USB_SetTurnaroundTime+0x138>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d202      	bcs.n	8004b96 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004b90:	2309      	movs	r3, #9
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	e020      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	4a21      	ldr	r2, [pc, #132]	@ (8004c20 <USB_SetTurnaroundTime+0x138>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d306      	bcc.n	8004bac <USB_SetTurnaroundTime+0xc4>
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	4a20      	ldr	r2, [pc, #128]	@ (8004c24 <USB_SetTurnaroundTime+0x13c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d802      	bhi.n	8004bac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004ba6:	2308      	movs	r3, #8
 8004ba8:	617b      	str	r3, [r7, #20]
 8004baa:	e015      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	4a1d      	ldr	r2, [pc, #116]	@ (8004c24 <USB_SetTurnaroundTime+0x13c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d906      	bls.n	8004bc2 <USB_SetTurnaroundTime+0xda>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4a1c      	ldr	r2, [pc, #112]	@ (8004c28 <USB_SetTurnaroundTime+0x140>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d202      	bcs.n	8004bc2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004bbc:	2307      	movs	r3, #7
 8004bbe:	617b      	str	r3, [r7, #20]
 8004bc0:	e00a      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004bc2:	2306      	movs	r3, #6
 8004bc4:	617b      	str	r3, [r7, #20]
 8004bc6:	e007      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004bc8:	79fb      	ldrb	r3, [r7, #7]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d102      	bne.n	8004bd4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004bce:	2309      	movs	r3, #9
 8004bd0:	617b      	str	r3, [r7, #20]
 8004bd2:	e001      	b.n	8004bd8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004bd4:	2309      	movs	r3, #9
 8004bd6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	68da      	ldr	r2, [r3, #12]
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	029b      	lsls	r3, r3, #10
 8004bec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004bf0:	431a      	orrs	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	371c      	adds	r7, #28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	00d8acbf 	.word	0x00d8acbf
 8004c08:	00e4e1c0 	.word	0x00e4e1c0
 8004c0c:	00f42400 	.word	0x00f42400
 8004c10:	01067380 	.word	0x01067380
 8004c14:	011a499f 	.word	0x011a499f
 8004c18:	01312cff 	.word	0x01312cff
 8004c1c:	014ca43f 	.word	0x014ca43f
 8004c20:	016e3600 	.word	0x016e3600
 8004c24:	01a6ab1f 	.word	0x01a6ab1f
 8004c28:	01e84800 	.word	0x01e84800

08004c2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f043 0201 	orr.w	r2, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c40:	2300      	movs	r3, #0
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f023 0201 	bic.w	r2, r3, #1
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	460b      	mov	r3, r1
 8004c7a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c8c:	78fb      	ldrb	r3, [r7, #3]
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d115      	bne.n	8004cbe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004c9e:	200a      	movs	r0, #10
 8004ca0:	f7fc f8fc 	bl	8000e9c <HAL_Delay>
      ms += 10U;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	330a      	adds	r3, #10
 8004ca8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f001 f85d 	bl	8005d6a <USB_GetMode>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d01e      	beq.n	8004cf4 <USB_SetCurrentMode+0x84>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2bc7      	cmp	r3, #199	@ 0xc7
 8004cba:	d9f0      	bls.n	8004c9e <USB_SetCurrentMode+0x2e>
 8004cbc:	e01a      	b.n	8004cf4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004cbe:	78fb      	ldrb	r3, [r7, #3]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d115      	bne.n	8004cf0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004cd0:	200a      	movs	r0, #10
 8004cd2:	f7fc f8e3 	bl	8000e9c <HAL_Delay>
      ms += 10U;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	330a      	adds	r3, #10
 8004cda:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f001 f844 	bl	8005d6a <USB_GetMode>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <USB_SetCurrentMode+0x84>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2bc7      	cmp	r3, #199	@ 0xc7
 8004cec:	d9f0      	bls.n	8004cd0 <USB_SetCurrentMode+0x60>
 8004cee:	e001      	b.n	8004cf4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e005      	b.n	8004d00 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2bc8      	cmp	r3, #200	@ 0xc8
 8004cf8:	d101      	bne.n	8004cfe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e000      	b.n	8004d00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004d08:	b084      	sub	sp, #16
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b086      	sub	sp, #24
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
 8004d12:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004d16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004d22:	2300      	movs	r3, #0
 8004d24:	613b      	str	r3, [r7, #16]
 8004d26:	e009      	b.n	8004d3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	3340      	adds	r3, #64	@ 0x40
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	2200      	movs	r2, #0
 8004d34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	613b      	str	r3, [r7, #16]
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	2b0e      	cmp	r3, #14
 8004d40:	d9f2      	bls.n	8004d28 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004d42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d11c      	bne.n	8004d84 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	68fa      	ldr	r2, [r7, #12]
 8004d54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d58:	f043 0302 	orr.w	r3, r3, #2
 8004d5c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d62:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	e005      	b.n	8004d90 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d88:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004d96:	461a      	mov	r2, r3
 8004d98:	2300      	movs	r3, #0
 8004d9a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004d9c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004da0:	2b01      	cmp	r3, #1
 8004da2:	d10d      	bne.n	8004dc0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004da4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d104      	bne.n	8004db6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004dac:	2100      	movs	r1, #0
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f968 	bl	8005084 <USB_SetDevSpeed>
 8004db4:	e008      	b.n	8004dc8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004db6:	2101      	movs	r1, #1
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f963 	bl	8005084 <USB_SetDevSpeed>
 8004dbe:	e003      	b.n	8004dc8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004dc0:	2103      	movs	r1, #3
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 f95e 	bl	8005084 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004dc8:	2110      	movs	r1, #16
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 f8fa 	bl	8004fc4 <USB_FlushTxFifo>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d001      	beq.n	8004dda <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 f924 	bl	8005028 <USB_FlushRxFifo>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004df0:	461a      	mov	r2, r3
 8004df2:	2300      	movs	r3, #0
 8004df4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	2300      	movs	r3, #0
 8004e00:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e08:	461a      	mov	r2, r3
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	613b      	str	r3, [r7, #16]
 8004e12:	e043      	b.n	8004e9c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e2a:	d118      	bne.n	8004e5e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10a      	bne.n	8004e48 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	015a      	lsls	r2, r3, #5
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4413      	add	r3, r2
 8004e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e3e:	461a      	mov	r2, r3
 8004e40:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	e013      	b.n	8004e70 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	015a      	lsls	r2, r3, #5
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4413      	add	r3, r2
 8004e50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e54:	461a      	mov	r2, r3
 8004e56:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	e008      	b.n	8004e70 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	015a      	lsls	r2, r3, #5
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4413      	add	r3, r2
 8004e66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	2300      	movs	r3, #0
 8004e80:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	015a      	lsls	r2, r3, #5
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	4413      	add	r3, r2
 8004e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e94:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	613b      	str	r3, [r7, #16]
 8004e9c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d3b5      	bcc.n	8004e14 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	613b      	str	r3, [r7, #16]
 8004eac:	e043      	b.n	8004f36 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ec4:	d118      	bne.n	8004ef8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	015a      	lsls	r2, r3, #5
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ede:	6013      	str	r3, [r2, #0]
 8004ee0:	e013      	b.n	8004f0a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	015a      	lsls	r2, r3, #5
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004ef4:	6013      	str	r3, [r2, #0]
 8004ef6:	e008      	b.n	8004f0a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	015a      	lsls	r2, r3, #5
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f04:	461a      	mov	r2, r3
 8004f06:	2300      	movs	r3, #0
 8004f08:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	015a      	lsls	r2, r3, #5
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	4413      	add	r3, r2
 8004f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f16:	461a      	mov	r2, r3
 8004f18:	2300      	movs	r3, #0
 8004f1a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	015a      	lsls	r2, r3, #5
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	4413      	add	r3, r2
 8004f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f28:	461a      	mov	r2, r3
 8004f2a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f2e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	3301      	adds	r3, #1
 8004f34:	613b      	str	r3, [r7, #16]
 8004f36:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d3b5      	bcc.n	8004eae <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f54:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004f62:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004f64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d105      	bne.n	8004f78 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	f043 0210 	orr.w	r2, r3, #16
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	699a      	ldr	r2, [r3, #24]
 8004f7c:	4b10      	ldr	r3, [pc, #64]	@ (8004fc0 <USB_DevInit+0x2b8>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f84:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d005      	beq.n	8004f98 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	f043 0208 	orr.w	r2, r3, #8
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f98:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d107      	bne.n	8004fb0 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fa8:	f043 0304 	orr.w	r3, r3, #4
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3718      	adds	r7, #24
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004fbc:	b004      	add	sp, #16
 8004fbe:	4770      	bx	lr
 8004fc0:	803c3800 	.word	0x803c3800

08004fc4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004fde:	d901      	bls.n	8004fe4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e01b      	b.n	800501c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	daf2      	bge.n	8004fd2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	019b      	lsls	r3, r3, #6
 8004ff4:	f043 0220 	orr.w	r2, r3, #32
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	3301      	adds	r3, #1
 8005000:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005008:	d901      	bls.n	800500e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e006      	b.n	800501c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	f003 0320 	and.w	r3, r3, #32
 8005016:	2b20      	cmp	r3, #32
 8005018:	d0f0      	beq.n	8004ffc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3301      	adds	r3, #1
 8005038:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005040:	d901      	bls.n	8005046 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e018      	b.n	8005078 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	2b00      	cmp	r3, #0
 800504c:	daf2      	bge.n	8005034 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2210      	movs	r2, #16
 8005056:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	3301      	adds	r3, #1
 800505c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005064:	d901      	bls.n	800506a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e006      	b.n	8005078 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	2b10      	cmp	r3, #16
 8005074:	d0f0      	beq.n	8005058 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3714      	adds	r7, #20
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	460b      	mov	r3, r1
 800508e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	68f9      	ldr	r1, [r7, #12]
 80050a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050a4:	4313      	orrs	r3, r2
 80050a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3714      	adds	r7, #20
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b087      	sub	sp, #28
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f003 0306 	and.w	r3, r3, #6
 80050ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d102      	bne.n	80050dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80050d6:	2300      	movs	r3, #0
 80050d8:	75fb      	strb	r3, [r7, #23]
 80050da:	e00a      	b.n	80050f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d002      	beq.n	80050e8 <USB_GetDevSpeed+0x32>
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b06      	cmp	r3, #6
 80050e6:	d102      	bne.n	80050ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80050e8:	2302      	movs	r3, #2
 80050ea:	75fb      	strb	r3, [r7, #23]
 80050ec:	e001      	b.n	80050f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80050ee:	230f      	movs	r3, #15
 80050f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	781b      	ldrb	r3, [r3, #0]
 8005112:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	785b      	ldrb	r3, [r3, #1]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d13a      	bne.n	8005192 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005122:	69da      	ldr	r2, [r3, #28]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	f003 030f 	and.w	r3, r3, #15
 800512c:	2101      	movs	r1, #1
 800512e:	fa01 f303 	lsl.w	r3, r1, r3
 8005132:	b29b      	uxth	r3, r3
 8005134:	68f9      	ldr	r1, [r7, #12]
 8005136:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800513a:	4313      	orrs	r3, r2
 800513c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	015a      	lsls	r2, r3, #5
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	4413      	add	r3, r2
 8005146:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005150:	2b00      	cmp	r3, #0
 8005152:	d155      	bne.n	8005200 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	015a      	lsls	r2, r3, #5
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4413      	add	r3, r2
 800515c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	791b      	ldrb	r3, [r3, #4]
 800516e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005170:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	059b      	lsls	r3, r3, #22
 8005176:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005178:	4313      	orrs	r3, r2
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	0151      	lsls	r1, r2, #5
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	440a      	add	r2, r1
 8005182:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005186:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800518a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	e036      	b.n	8005200 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005198:	69da      	ldr	r2, [r3, #28]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	f003 030f 	and.w	r3, r3, #15
 80051a2:	2101      	movs	r1, #1
 80051a4:	fa01 f303 	lsl.w	r3, r1, r3
 80051a8:	041b      	lsls	r3, r3, #16
 80051aa:	68f9      	ldr	r1, [r7, #12]
 80051ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051b0:	4313      	orrs	r3, r2
 80051b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	015a      	lsls	r2, r3, #5
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	4413      	add	r3, r2
 80051bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d11a      	bne.n	8005200 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	791b      	ldrb	r3, [r3, #4]
 80051e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80051e6:	430b      	orrs	r3, r1
 80051e8:	4313      	orrs	r3, r2
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	0151      	lsls	r1, r2, #5
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	440a      	add	r2, r1
 80051f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
	...

08005210 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08a      	sub	sp, #40	@ 0x28
 8005214:	af02      	add	r7, sp, #8
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	4613      	mov	r3, r2
 800521c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	2b01      	cmp	r3, #1
 800522e:	f040 817f 	bne.w	8005530 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d132      	bne.n	80052a0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	015a      	lsls	r2, r3, #5
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	4413      	add	r3, r2
 8005242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	69ba      	ldr	r2, [r7, #24]
 800524a:	0151      	lsls	r1, r2, #5
 800524c:	69fa      	ldr	r2, [r7, #28]
 800524e:	440a      	add	r2, r1
 8005250:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005254:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005258:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800525c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	015a      	lsls	r2, r3, #5
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	4413      	add	r3, r2
 8005266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	0151      	lsls	r1, r2, #5
 8005270:	69fa      	ldr	r2, [r7, #28]
 8005272:	440a      	add	r2, r1
 8005274:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005278:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800527c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	015a      	lsls	r2, r3, #5
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	4413      	add	r3, r2
 8005286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	69ba      	ldr	r2, [r7, #24]
 800528e:	0151      	lsls	r1, r2, #5
 8005290:	69fa      	ldr	r2, [r7, #28]
 8005292:	440a      	add	r2, r1
 8005294:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005298:	0cdb      	lsrs	r3, r3, #19
 800529a:	04db      	lsls	r3, r3, #19
 800529c:	6113      	str	r3, [r2, #16]
 800529e:	e097      	b.n	80053d0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	0151      	lsls	r1, r2, #5
 80052b2:	69fa      	ldr	r2, [r7, #28]
 80052b4:	440a      	add	r2, r1
 80052b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052ba:	0cdb      	lsrs	r3, r3, #19
 80052bc:	04db      	lsls	r3, r3, #19
 80052be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	015a      	lsls	r2, r3, #5
 80052c4:	69fb      	ldr	r3, [r7, #28]
 80052c6:	4413      	add	r3, r2
 80052c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	69ba      	ldr	r2, [r7, #24]
 80052d0:	0151      	lsls	r1, r2, #5
 80052d2:	69fa      	ldr	r2, [r7, #28]
 80052d4:	440a      	add	r2, r1
 80052d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052da:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80052de:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80052e2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80052e4:	69bb      	ldr	r3, [r7, #24]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d11a      	bne.n	8005320 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	691a      	ldr	r2, [r3, #16]
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d903      	bls.n	80052fe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	689a      	ldr	r2, [r3, #8]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	4413      	add	r3, r2
 8005306:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	0151      	lsls	r1, r2, #5
 8005310:	69fa      	ldr	r2, [r7, #28]
 8005312:	440a      	add	r2, r1
 8005314:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005318:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800531c:	6113      	str	r3, [r2, #16]
 800531e:	e044      	b.n	80053aa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	4413      	add	r3, r2
 800532a:	1e5a      	subs	r2, r3, #1
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	fbb2 f3f3 	udiv	r3, r2, r3
 8005334:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	015a      	lsls	r2, r3, #5
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	4413      	add	r3, r2
 800533e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005342:	691a      	ldr	r2, [r3, #16]
 8005344:	8afb      	ldrh	r3, [r7, #22]
 8005346:	04d9      	lsls	r1, r3, #19
 8005348:	4ba4      	ldr	r3, [pc, #656]	@ (80055dc <USB_EPStartXfer+0x3cc>)
 800534a:	400b      	ands	r3, r1
 800534c:	69b9      	ldr	r1, [r7, #24]
 800534e:	0148      	lsls	r0, r1, #5
 8005350:	69f9      	ldr	r1, [r7, #28]
 8005352:	4401      	add	r1, r0
 8005354:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005358:	4313      	orrs	r3, r2
 800535a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	791b      	ldrb	r3, [r3, #4]
 8005360:	2b01      	cmp	r3, #1
 8005362:	d122      	bne.n	80053aa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	015a      	lsls	r2, r3, #5
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	4413      	add	r3, r2
 800536c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	69ba      	ldr	r2, [r7, #24]
 8005374:	0151      	lsls	r1, r2, #5
 8005376:	69fa      	ldr	r2, [r7, #28]
 8005378:	440a      	add	r2, r1
 800537a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800537e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005382:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	015a      	lsls	r2, r3, #5
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	4413      	add	r3, r2
 800538c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005390:	691a      	ldr	r2, [r3, #16]
 8005392:	8afb      	ldrh	r3, [r7, #22]
 8005394:	075b      	lsls	r3, r3, #29
 8005396:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800539a:	69b9      	ldr	r1, [r7, #24]
 800539c:	0148      	lsls	r0, r1, #5
 800539e:	69f9      	ldr	r1, [r7, #28]
 80053a0:	4401      	add	r1, r0
 80053a2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80053a6:	4313      	orrs	r3, r2
 80053a8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80053aa:	69bb      	ldr	r3, [r7, #24]
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b6:	691a      	ldr	r2, [r3, #16]
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	691b      	ldr	r3, [r3, #16]
 80053bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053c0:	69b9      	ldr	r1, [r7, #24]
 80053c2:	0148      	lsls	r0, r1, #5
 80053c4:	69f9      	ldr	r1, [r7, #28]
 80053c6:	4401      	add	r1, r0
 80053c8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80053cc:	4313      	orrs	r3, r2
 80053ce:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d14b      	bne.n	800546e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	015a      	lsls	r2, r3, #5
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	4413      	add	r3, r2
 80053e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ea:	461a      	mov	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	69db      	ldr	r3, [r3, #28]
 80053f0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	791b      	ldrb	r3, [r3, #4]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d128      	bne.n	800544c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005406:	2b00      	cmp	r3, #0
 8005408:	d110      	bne.n	800542c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	015a      	lsls	r2, r3, #5
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	4413      	add	r3, r2
 8005412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	69ba      	ldr	r2, [r7, #24]
 800541a:	0151      	lsls	r1, r2, #5
 800541c:	69fa      	ldr	r2, [r7, #28]
 800541e:	440a      	add	r2, r1
 8005420:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005424:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	e00f      	b.n	800544c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	015a      	lsls	r2, r3, #5
 8005430:	69fb      	ldr	r3, [r7, #28]
 8005432:	4413      	add	r3, r2
 8005434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69ba      	ldr	r2, [r7, #24]
 800543c:	0151      	lsls	r1, r2, #5
 800543e:	69fa      	ldr	r2, [r7, #28]
 8005440:	440a      	add	r2, r1
 8005442:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800544a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	015a      	lsls	r2, r3, #5
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	4413      	add	r3, r2
 8005454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	69ba      	ldr	r2, [r7, #24]
 800545c:	0151      	lsls	r1, r2, #5
 800545e:	69fa      	ldr	r2, [r7, #28]
 8005460:	440a      	add	r2, r1
 8005462:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005466:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	e166      	b.n	800573c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	015a      	lsls	r2, r3, #5
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	4413      	add	r3, r2
 8005476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	0151      	lsls	r1, r2, #5
 8005480:	69fa      	ldr	r2, [r7, #28]
 8005482:	440a      	add	r2, r1
 8005484:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005488:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800548c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	791b      	ldrb	r3, [r3, #4]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d015      	beq.n	80054c2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	2b00      	cmp	r3, #0
 800549c:	f000 814e 	beq.w	800573c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	781b      	ldrb	r3, [r3, #0]
 80054ac:	f003 030f 	and.w	r3, r3, #15
 80054b0:	2101      	movs	r1, #1
 80054b2:	fa01 f303 	lsl.w	r3, r1, r3
 80054b6:	69f9      	ldr	r1, [r7, #28]
 80054b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054bc:	4313      	orrs	r3, r2
 80054be:	634b      	str	r3, [r1, #52]	@ 0x34
 80054c0:	e13c      	b.n	800573c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d110      	bne.n	80054f4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	69fb      	ldr	r3, [r7, #28]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	0151      	lsls	r1, r2, #5
 80054e4:	69fa      	ldr	r2, [r7, #28]
 80054e6:	440a      	add	r2, r1
 80054e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054ec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80054f0:	6013      	str	r3, [r2, #0]
 80054f2:	e00f      	b.n	8005514 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	0151      	lsls	r1, r2, #5
 8005506:	69fa      	ldr	r2, [r7, #28]
 8005508:	440a      	add	r2, r1
 800550a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800550e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005512:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	68d9      	ldr	r1, [r3, #12]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	691b      	ldr	r3, [r3, #16]
 8005520:	b298      	uxth	r0, r3
 8005522:	79fb      	ldrb	r3, [r7, #7]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	4603      	mov	r3, r0
 8005528:	68f8      	ldr	r0, [r7, #12]
 800552a:	f000 f9b9 	bl	80058a0 <USB_WritePacket>
 800552e:	e105      	b.n	800573c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	015a      	lsls	r2, r3, #5
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	4413      	add	r3, r2
 8005538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	0151      	lsls	r1, r2, #5
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	440a      	add	r2, r1
 8005546:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800554a:	0cdb      	lsrs	r3, r3, #19
 800554c:	04db      	lsls	r3, r3, #19
 800554e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	015a      	lsls	r2, r3, #5
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	4413      	add	r3, r2
 8005558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	0151      	lsls	r1, r2, #5
 8005562:	69fa      	ldr	r2, [r7, #28]
 8005564:	440a      	add	r2, r1
 8005566:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800556a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800556e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005572:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d132      	bne.n	80055e0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d003      	beq.n	800558a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	689a      	ldr	r2, [r3, #8]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	015a      	lsls	r2, r3, #5
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	4413      	add	r3, r2
 800559a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800559e:	691a      	ldr	r2, [r3, #16]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055a8:	69b9      	ldr	r1, [r7, #24]
 80055aa:	0148      	lsls	r0, r1, #5
 80055ac:	69f9      	ldr	r1, [r7, #28]
 80055ae:	4401      	add	r1, r0
 80055b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80055b4:	4313      	orrs	r3, r2
 80055b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	69ba      	ldr	r2, [r7, #24]
 80055c8:	0151      	lsls	r1, r2, #5
 80055ca:	69fa      	ldr	r2, [r7, #28]
 80055cc:	440a      	add	r2, r1
 80055ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80055d6:	6113      	str	r3, [r2, #16]
 80055d8:	e062      	b.n	80056a0 <USB_EPStartXfer+0x490>
 80055da:	bf00      	nop
 80055dc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d123      	bne.n	8005630 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f4:	691a      	ldr	r2, [r3, #16]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055fe:	69b9      	ldr	r1, [r7, #24]
 8005600:	0148      	lsls	r0, r1, #5
 8005602:	69f9      	ldr	r1, [r7, #28]
 8005604:	4401      	add	r1, r0
 8005606:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800560a:	4313      	orrs	r3, r2
 800560c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	015a      	lsls	r2, r3, #5
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	4413      	add	r3, r2
 8005616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	69ba      	ldr	r2, [r7, #24]
 800561e:	0151      	lsls	r1, r2, #5
 8005620:	69fa      	ldr	r2, [r7, #28]
 8005622:	440a      	add	r2, r1
 8005624:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005628:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800562c:	6113      	str	r3, [r2, #16]
 800562e:	e037      	b.n	80056a0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	691a      	ldr	r2, [r3, #16]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4413      	add	r3, r2
 800563a:	1e5a      	subs	r2, r3, #1
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	fbb2 f3f3 	udiv	r3, r2, r3
 8005644:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	8afa      	ldrh	r2, [r7, #22]
 800564c:	fb03 f202 	mul.w	r2, r3, r2
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	015a      	lsls	r2, r3, #5
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	4413      	add	r3, r2
 800565c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	8afb      	ldrh	r3, [r7, #22]
 8005664:	04d9      	lsls	r1, r3, #19
 8005666:	4b38      	ldr	r3, [pc, #224]	@ (8005748 <USB_EPStartXfer+0x538>)
 8005668:	400b      	ands	r3, r1
 800566a:	69b9      	ldr	r1, [r7, #24]
 800566c:	0148      	lsls	r0, r1, #5
 800566e:	69f9      	ldr	r1, [r7, #28]
 8005670:	4401      	add	r1, r0
 8005672:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005676:	4313      	orrs	r3, r2
 8005678:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	015a      	lsls	r2, r3, #5
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	4413      	add	r3, r2
 8005682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005686:	691a      	ldr	r2, [r3, #16]
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	6a1b      	ldr	r3, [r3, #32]
 800568c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005690:	69b9      	ldr	r1, [r7, #24]
 8005692:	0148      	lsls	r0, r1, #5
 8005694:	69f9      	ldr	r1, [r7, #28]
 8005696:	4401      	add	r1, r0
 8005698:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800569c:	4313      	orrs	r3, r2
 800569e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80056a0:	79fb      	ldrb	r3, [r7, #7]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d10d      	bne.n	80056c2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d009      	beq.n	80056c2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	68d9      	ldr	r1, [r3, #12]
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	015a      	lsls	r2, r3, #5
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	4413      	add	r3, r2
 80056ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056be:	460a      	mov	r2, r1
 80056c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	791b      	ldrb	r3, [r3, #4]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d128      	bne.n	800571c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d110      	bne.n	80056fc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	015a      	lsls	r2, r3, #5
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	4413      	add	r3, r2
 80056e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	0151      	lsls	r1, r2, #5
 80056ec:	69fa      	ldr	r2, [r7, #28]
 80056ee:	440a      	add	r2, r1
 80056f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80056f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	e00f      	b.n	800571c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	015a      	lsls	r2, r3, #5
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	4413      	add	r3, r2
 8005704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	0151      	lsls	r1, r2, #5
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	440a      	add	r2, r1
 8005712:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005716:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800571a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	015a      	lsls	r2, r3, #5
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	4413      	add	r3, r2
 8005724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	0151      	lsls	r1, r2, #5
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	440a      	add	r2, r1
 8005732:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005736:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800573a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3720      	adds	r7, #32
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	1ff80000 	.word	0x1ff80000

0800574c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800575a:	2300      	movs	r3, #0
 800575c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	785b      	ldrb	r3, [r3, #1]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d14a      	bne.n	8005800 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800577e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005782:	f040 8086 	bne.w	8005892 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	781b      	ldrb	r3, [r3, #0]
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	4413      	add	r3, r2
 8005790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	683a      	ldr	r2, [r7, #0]
 8005798:	7812      	ldrb	r2, [r2, #0]
 800579a:	0151      	lsls	r1, r2, #5
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	440a      	add	r2, r1
 80057a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	015a      	lsls	r2, r3, #5
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	4413      	add	r3, r2
 80057b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	7812      	ldrb	r2, [r2, #0]
 80057be:	0151      	lsls	r1, r2, #5
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	440a      	add	r2, r1
 80057c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80057cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	3301      	adds	r3, #1
 80057d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80057da:	4293      	cmp	r3, r2
 80057dc:	d902      	bls.n	80057e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	75fb      	strb	r3, [r7, #23]
          break;
 80057e2:	e056      	b.n	8005892 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	015a      	lsls	r2, r3, #5
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4413      	add	r3, r2
 80057ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057fc:	d0e7      	beq.n	80057ce <USB_EPStopXfer+0x82>
 80057fe:	e048      	b.n	8005892 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	015a      	lsls	r2, r3, #5
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	4413      	add	r3, r2
 800580a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005814:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005818:	d13b      	bne.n	8005892 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	015a      	lsls	r2, r3, #5
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	4413      	add	r3, r2
 8005824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	683a      	ldr	r2, [r7, #0]
 800582c:	7812      	ldrb	r2, [r2, #0]
 800582e:	0151      	lsls	r1, r2, #5
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	440a      	add	r2, r1
 8005834:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005838:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800583c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	015a      	lsls	r2, r3, #5
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	4413      	add	r3, r2
 8005848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	683a      	ldr	r2, [r7, #0]
 8005850:	7812      	ldrb	r2, [r2, #0]
 8005852:	0151      	lsls	r1, r2, #5
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	440a      	add	r2, r1
 8005858:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800585c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005860:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	3301      	adds	r3, #1
 8005866:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800586e:	4293      	cmp	r3, r2
 8005870:	d902      	bls.n	8005878 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	75fb      	strb	r3, [r7, #23]
          break;
 8005876:	e00c      	b.n	8005892 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	4413      	add	r3, r2
 8005882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800588c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005890:	d0e7      	beq.n	8005862 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005892:	7dfb      	ldrb	r3, [r7, #23]
}
 8005894:	4618      	mov	r0, r3
 8005896:	371c      	adds	r7, #28
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b089      	sub	sp, #36	@ 0x24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	4611      	mov	r1, r2
 80058ac:	461a      	mov	r2, r3
 80058ae:	460b      	mov	r3, r1
 80058b0:	71fb      	strb	r3, [r7, #7]
 80058b2:	4613      	mov	r3, r2
 80058b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80058be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d123      	bne.n	800590e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80058c6:	88bb      	ldrh	r3, [r7, #4]
 80058c8:	3303      	adds	r3, #3
 80058ca:	089b      	lsrs	r3, r3, #2
 80058cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80058ce:	2300      	movs	r3, #0
 80058d0:	61bb      	str	r3, [r7, #24]
 80058d2:	e018      	b.n	8005906 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	031a      	lsls	r2, r3, #12
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	4413      	add	r3, r2
 80058dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058e0:	461a      	mov	r2, r3
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	3301      	adds	r3, #1
 80058ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	3301      	adds	r3, #1
 80058f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	3301      	adds	r3, #1
 80058f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	3301      	adds	r3, #1
 80058fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	3301      	adds	r3, #1
 8005904:	61bb      	str	r3, [r7, #24]
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	429a      	cmp	r2, r3
 800590c:	d3e2      	bcc.n	80058d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800590e:	2300      	movs	r3, #0
}
 8005910:	4618      	mov	r0, r3
 8005912:	3724      	adds	r7, #36	@ 0x24
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800591c:	b480      	push	{r7}
 800591e:	b08b      	sub	sp, #44	@ 0x2c
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	4613      	mov	r3, r2
 8005928:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005932:	88fb      	ldrh	r3, [r7, #6]
 8005934:	089b      	lsrs	r3, r3, #2
 8005936:	b29b      	uxth	r3, r3
 8005938:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800593a:	88fb      	ldrh	r3, [r7, #6]
 800593c:	f003 0303 	and.w	r3, r3, #3
 8005940:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	e014      	b.n	8005972 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	601a      	str	r2, [r3, #0]
    pDest++;
 8005954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005956:	3301      	adds	r3, #1
 8005958:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	3301      	adds	r3, #1
 800595e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005962:	3301      	adds	r3, #1
 8005964:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	3301      	adds	r3, #1
 800596a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	3301      	adds	r3, #1
 8005970:	623b      	str	r3, [r7, #32]
 8005972:	6a3a      	ldr	r2, [r7, #32]
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	429a      	cmp	r2, r3
 8005978:	d3e6      	bcc.n	8005948 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800597a:	8bfb      	ldrh	r3, [r7, #30]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d01e      	beq.n	80059be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800598a:	461a      	mov	r2, r3
 800598c:	f107 0310 	add.w	r3, r7, #16
 8005990:	6812      	ldr	r2, [r2, #0]
 8005992:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	6a3b      	ldr	r3, [r7, #32]
 8005998:	b2db      	uxtb	r3, r3
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	fa22 f303 	lsr.w	r3, r2, r3
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	701a      	strb	r2, [r3, #0]
      i++;
 80059a6:	6a3b      	ldr	r3, [r7, #32]
 80059a8:	3301      	adds	r3, #1
 80059aa:	623b      	str	r3, [r7, #32]
      pDest++;
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	3301      	adds	r3, #1
 80059b0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80059b2:	8bfb      	ldrh	r3, [r7, #30]
 80059b4:	3b01      	subs	r3, #1
 80059b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80059b8:	8bfb      	ldrh	r3, [r7, #30]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1ea      	bne.n	8005994 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80059be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	372c      	adds	r7, #44	@ 0x2c
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	785b      	ldrb	r3, [r3, #1]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d12c      	bne.n	8005a42 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	db12      	blt.n	8005a20 <USB_EPSetStall+0x54>
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00f      	beq.n	8005a20 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	015a      	lsls	r2, r3, #5
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	4413      	add	r3, r2
 8005a08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	0151      	lsls	r1, r2, #5
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	440a      	add	r2, r1
 8005a16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a1e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	015a      	lsls	r2, r3, #5
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	4413      	add	r3, r2
 8005a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68ba      	ldr	r2, [r7, #8]
 8005a30:	0151      	lsls	r1, r2, #5
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	440a      	add	r2, r1
 8005a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a3e:	6013      	str	r3, [r2, #0]
 8005a40:	e02b      	b.n	8005a9a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	db12      	blt.n	8005a7a <USB_EPSetStall+0xae>
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00f      	beq.n	8005a7a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	015a      	lsls	r2, r3, #5
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	4413      	add	r3, r2
 8005a62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68ba      	ldr	r2, [r7, #8]
 8005a6a:	0151      	lsls	r1, r2, #5
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	440a      	add	r2, r1
 8005a70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a74:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005a78:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	0151      	lsls	r1, r2, #5
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	440a      	add	r2, r1
 8005a90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005a98:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	785b      	ldrb	r3, [r3, #1]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d128      	bne.n	8005b16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	015a      	lsls	r2, r3, #5
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	4413      	add	r3, r2
 8005acc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	0151      	lsls	r1, r2, #5
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	440a      	add	r2, r1
 8005ada:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ade:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ae2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	791b      	ldrb	r3, [r3, #4]
 8005ae8:	2b03      	cmp	r3, #3
 8005aea:	d003      	beq.n	8005af4 <USB_EPClearStall+0x4c>
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	791b      	ldrb	r3, [r3, #4]
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d138      	bne.n	8005b66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	0151      	lsls	r1, r2, #5
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	440a      	add	r2, r1
 8005b0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b12:	6013      	str	r3, [r2, #0]
 8005b14:	e027      	b.n	8005b66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	015a      	lsls	r2, r3, #5
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	4413      	add	r3, r2
 8005b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68ba      	ldr	r2, [r7, #8]
 8005b26:	0151      	lsls	r1, r2, #5
 8005b28:	68fa      	ldr	r2, [r7, #12]
 8005b2a:	440a      	add	r2, r1
 8005b2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b30:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	791b      	ldrb	r3, [r3, #4]
 8005b3a:	2b03      	cmp	r3, #3
 8005b3c:	d003      	beq.n	8005b46 <USB_EPClearStall+0x9e>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	791b      	ldrb	r3, [r3, #4]
 8005b42:	2b02      	cmp	r3, #2
 8005b44:	d10f      	bne.n	8005b66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	015a      	lsls	r2, r3, #5
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	0151      	lsls	r1, r2, #5
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	440a      	add	r2, r1
 8005b5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b92:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005b96:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	011b      	lsls	r3, r3, #4
 8005ba4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005ba8:	68f9      	ldr	r1, [r7, #12]
 8005baa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005bda:	f023 0303 	bic.w	r3, r3, #3
 8005bde:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bee:	f023 0302 	bic.w	r3, r3, #2
 8005bf2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3714      	adds	r7, #20
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b085      	sub	sp, #20
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005c1c:	f023 0303 	bic.w	r3, r3, #3
 8005c20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c30:	f043 0302 	orr.w	r3, r3, #2
 8005c34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3714      	adds	r7, #20
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3714      	adds	r7, #20
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr

08005c6a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b085      	sub	sp, #20
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c7c:	699b      	ldr	r3, [r3, #24]
 8005c7e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c86:	69db      	ldr	r3, [r3, #28]
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	0c1b      	lsrs	r3, r3, #16
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b085      	sub	sp, #20
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cba:	69db      	ldr	r3, [r3, #28]
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	b29b      	uxth	r3, r3
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b085      	sub	sp, #20
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	460b      	mov	r3, r1
 8005cdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	015a      	lsls	r2, r3, #5
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4413      	add	r3, r2
 8005cea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d00:	68bb      	ldr	r3, [r7, #8]
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b087      	sub	sp, #28
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	460b      	mov	r3, r1
 8005d18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d30:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005d32:	78fb      	ldrb	r3, [r7, #3]
 8005d34:	f003 030f 	and.w	r3, r3, #15
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d3e:	01db      	lsls	r3, r3, #7
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005d48:	78fb      	ldrb	r3, [r7, #3]
 8005d4a:	015a      	lsls	r2, r3, #5
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	4413      	add	r3, r2
 8005d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	371c      	adds	r7, #28
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr

08005d6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d6a:	b480      	push	{r7}
 8005d6c:	b083      	sub	sp, #12
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	f003 0301 	and.w	r3, r3, #1
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	370c      	adds	r7, #12
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005da4:	f023 0307 	bic.w	r3, r3, #7
 8005da8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b087      	sub	sp, #28
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	333c      	adds	r3, #60	@ 0x3c
 8005de2:	3304      	adds	r3, #4
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	4a26      	ldr	r2, [pc, #152]	@ (8005e84 <USB_EP0_OutStart+0xb8>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d90a      	bls.n	8005e06 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e00:	d101      	bne.n	8005e06 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	e037      	b.n	8005e76 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	2300      	movs	r3, #0
 8005e10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	697a      	ldr	r2, [r7, #20]
 8005e1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005e24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e34:	f043 0318 	orr.w	r3, r3, #24
 8005e38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e48:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005e4c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005e4e:	7afb      	ldrb	r3, [r7, #11]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d10f      	bne.n	8005e74 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e6e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005e72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e74:	2300      	movs	r3, #0
}
 8005e76:	4618      	mov	r0, r3
 8005e78:	371c      	adds	r7, #28
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop
 8005e84:	4f54300a 	.word	0x4f54300a

08005e88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	3301      	adds	r3, #1
 8005e98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ea0:	d901      	bls.n	8005ea6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e022      	b.n	8005eec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	daf2      	bge.n	8005e94 <USB_CoreReset+0xc>

  count = 10U;
 8005eae:	230a      	movs	r3, #10
 8005eb0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005eb2:	e002      	b.n	8005eba <USB_CoreReset+0x32>
  {
    count--;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1f9      	bne.n	8005eb4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691b      	ldr	r3, [r3, #16]
 8005ec4:	f043 0201 	orr.w	r2, r3, #1
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ed8:	d901      	bls.n	8005ede <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e006      	b.n	8005eec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d0f0      	beq.n	8005ecc <USB_CoreReset+0x44>

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <__NVIC_SystemReset>:
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8005efc:	f3bf 8f4f 	dsb	sy
}
 8005f00:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005f02:	4b06      	ldr	r3, [pc, #24]	@ (8005f1c <__NVIC_SystemReset+0x24>)
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005f0a:	4904      	ldr	r1, [pc, #16]	@ (8005f1c <__NVIC_SystemReset+0x24>)
 8005f0c:	4b04      	ldr	r3, [pc, #16]	@ (8005f20 <__NVIC_SystemReset+0x28>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005f12:	f3bf 8f4f 	dsb	sy
}
 8005f16:	bf00      	nop
    __NOP();
 8005f18:	bf00      	nop
 8005f1a:	e7fd      	b.n	8005f18 <__NVIC_SystemReset+0x20>
 8005f1c:	e000ed00 	.word	0xe000ed00
 8005f20:	05fa0004 	.word	0x05fa0004

08005f24 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = (USBD_DFU_HandleTypeDef *)USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 8005f30:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 8005f34:	f002 ff6c 	bl	8008e10 <USBD_static_malloc>
 8005f38:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d109      	bne.n	8005f54 <USBD_DFU_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	32b0      	adds	r2, #176	@ 0xb0
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005f50:	2302      	movs	r3, #2
 8005f52:	e052      	b.n	8005ffa <USBD_DFU_Init+0xd6>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hdfu;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	32b0      	adds	r2, #176	@ 0xb0
 8005f5e:	68f9      	ldr	r1, [r7, #12]
 8005f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	32b0      	adds	r2, #176	@ 0xb0
 8005f6e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  hdfu->alt_setting = 0U;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005f86:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
  hdfu->dev_state = DFU_STATE_IDLE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[1] = 0U;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
  hdfu->dev_status[2] = 0U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
  hdfu->dev_status[3] = 0U;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  hdfu->dev_status[5] = 0U;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->Init() != USBD_OK)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fe0:	687a      	ldr	r2, [r7, #4]
 8005fe2:	33b0      	adds	r3, #176	@ 0xb0
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4413      	add	r3, r2
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	4798      	blx	r3
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d001      	beq.n	8005ff8 <USBD_DFU_Init+0xd4>
  {
    return (uint8_t)USBD_FAIL;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e000      	b.n	8005ffa <USBD_DFU_Init+0xd6>
  }

  return (uint8_t)USBD_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	460b      	mov	r3, r1
 800600c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	32b0      	adds	r2, #176	@ 0xb0
 8006018:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <USBD_DFU_DeInit+0x22>
  {
    return (uint8_t)USBD_EMEM;
 8006020:	2302      	movs	r3, #2
 8006022:	e03c      	b.n	800609e <USBD_DFU_DeInit+0x9c>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	32b0      	adds	r2, #176	@ 0xb0
 800602e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006032:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2202      	movs	r2, #2
 8006048:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2202      	movs	r2, #2
 8006058:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	33b0      	adds	r3, #176	@ 0xb0
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	4413      	add	r3, r2
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	4798      	blx	r3
  USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	32b0      	adds	r2, #176	@ 0xb0
 800607a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800607e:	4618      	mov	r0, r3
 8006080:	f002 fed4 	bl	8008e2c <USBD_static_free>
  pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	32b0      	adds	r2, #176	@ 0xb0
 800608e:	2100      	movs	r1, #0
 8006090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = NULL;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
	...

080060a8 <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	32b0      	adds	r2, #176	@ 0xb0
 80060bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060c0:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pbuf;
  uint16_t len;
  uint16_t status_info = 0U;
 80060c6:	2300      	movs	r3, #0
 80060c8:	813b      	strh	r3, [r7, #8]

  if (hdfu == NULL)
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e0e8      	b.n	80062a6 <USBD_DFU_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	781b      	ldrb	r3, [r3, #0]
 80060d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d03e      	beq.n	800615e <USBD_DFU_Setup+0xb6>
 80060e0:	2b20      	cmp	r3, #32
 80060e2:	f040 80d8 	bne.w	8006296 <USBD_DFU_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	785b      	ldrb	r3, [r3, #1]
 80060ea:	2b06      	cmp	r3, #6
 80060ec:	d82f      	bhi.n	800614e <USBD_DFU_Setup+0xa6>
 80060ee:	a201      	add	r2, pc, #4	@ (adr r2, 80060f4 <USBD_DFU_Setup+0x4c>)
 80060f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f4:	08006145 	.word	0x08006145
 80060f8:	08006111 	.word	0x08006111
 80060fc:	0800611b 	.word	0x0800611b
 8006100:	08006125 	.word	0x08006125
 8006104:	0800612d 	.word	0x0800612d
 8006108:	08006135 	.word	0x08006135
 800610c:	0800613d 	.word	0x0800613d
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 8006110:	6839      	ldr	r1, [r7, #0]
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fac2 	bl	800669c <DFU_Download>
          break;
 8006118:	e020      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 800611a:	6839      	ldr	r1, [r7, #0]
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f000 fb33 	bl	8006788 <DFU_Upload>
          break;
 8006122:	e01b      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fc37 	bl	8006998 <DFU_GetStatus>
          break;
 800612a:	e017      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 fcff 	bl	8006b30 <DFU_ClearStatus>
          break;
 8006132:	e013      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 fd53 	bl	8006be0 <DFU_GetState>
          break;
 800613a:	e00f      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 fd6b 	bl	8006c18 <DFU_Abort>
          break;
 8006142:	e00b      	b.n	800615c <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 8006144:	6839      	ldr	r1, [r7, #0]
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f000 fa38 	bl	80065bc <DFU_Detach>
          break;
 800614c:	e006      	b.n	800615c <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 800614e:	6839      	ldr	r1, [r7, #0]
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f002 f896 	bl	8008282 <USBD_CtlError>
          ret = USBD_FAIL;
 8006156:	2303      	movs	r3, #3
 8006158:	75fb      	strb	r3, [r7, #23]
          break;
 800615a:	bf00      	nop
      }
      break;
 800615c:	e0a2      	b.n	80062a4 <USBD_DFU_Setup+0x1fc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	2b0b      	cmp	r3, #11
 8006164:	f200 808c 	bhi.w	8006280 <USBD_DFU_Setup+0x1d8>
 8006168:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <USBD_DFU_Setup+0xc8>)
 800616a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800616e:	bf00      	nop
 8006170:	080061a1 	.word	0x080061a1
 8006174:	0800628f 	.word	0x0800628f
 8006178:	08006281 	.word	0x08006281
 800617c:	08006281 	.word	0x08006281
 8006180:	08006281 	.word	0x08006281
 8006184:	08006281 	.word	0x08006281
 8006188:	080061cb 	.word	0x080061cb
 800618c:	08006281 	.word	0x08006281
 8006190:	08006281 	.word	0x08006281
 8006194:	08006281 	.word	0x08006281
 8006198:	08006213 	.word	0x08006213
 800619c:	0800623f 	.word	0x0800623f
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b03      	cmp	r3, #3
 80061aa:	d107      	bne.n	80061bc <USBD_DFU_Setup+0x114>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80061ac:	f107 0308 	add.w	r3, r7, #8
 80061b0:	2202      	movs	r2, #2
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f002 f8e1 	bl	800837c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80061ba:	e06b      	b.n	8006294 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f002 f85f 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 80061c4:	2303      	movs	r3, #3
 80061c6:	75fb      	strb	r3, [r7, #23]
          break;
 80061c8:	e064      	b.n	8006294 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	885b      	ldrh	r3, [r3, #2]
 80061ce:	0a1b      	lsrs	r3, r3, #8
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	2b21      	cmp	r3, #33	@ 0x21
 80061d4:	d15d      	bne.n	8006292 <USBD_DFU_Setup+0x1ea>
          {
            pbuf = (uint8_t *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 fdd5 	bl	8006d8c <USBD_DFU_GetDfuFuncDesc>
 80061e2:	60f8      	str	r0, [r7, #12]

            if (pbuf != NULL)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00c      	beq.n	8006204 <USBD_DFU_Setup+0x15c>
            {
              len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	88db      	ldrh	r3, [r3, #6]
 80061ee:	2b09      	cmp	r3, #9
 80061f0:	bf28      	it	cs
 80061f2:	2309      	movcs	r3, #9
 80061f4:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 80061f6:	897b      	ldrh	r3, [r7, #10]
 80061f8:	461a      	mov	r2, r3
 80061fa:	68f9      	ldr	r1, [r7, #12]
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f002 f8bd 	bl	800837c <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8006202:	e046      	b.n	8006292 <USBD_DFU_Setup+0x1ea>
              USBD_CtlError(pdev, req);
 8006204:	6839      	ldr	r1, [r7, #0]
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f002 f83b 	bl	8008282 <USBD_CtlError>
              ret = USBD_FAIL;
 800620c:	2303      	movs	r3, #3
 800620e:	75fb      	strb	r3, [r7, #23]
          break;
 8006210:	e03f      	b.n	8006292 <USBD_DFU_Setup+0x1ea>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b03      	cmp	r3, #3
 800621c:	d108      	bne.n	8006230 <USBD_DFU_Setup+0x188>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 8006224:	2201      	movs	r2, #1
 8006226:	4619      	mov	r1, r3
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f002 f8a7 	bl	800837c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800622e:	e031      	b.n	8006294 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8006230:	6839      	ldr	r1, [r7, #0]
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f002 f825 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 8006238:	2303      	movs	r3, #3
 800623a:	75fb      	strb	r3, [r7, #23]
          break;
 800623c:	e02a      	b.n	8006294 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	885b      	ldrh	r3, [r3, #2]
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	d114      	bne.n	8006272 <USBD_DFU_Setup+0x1ca>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b03      	cmp	r3, #3
 8006252:	d107      	bne.n	8006264 <USBD_DFU_Setup+0x1bc>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	885b      	ldrh	r3, [r3, #2]
 8006258:	b2db      	uxtb	r3, r3
 800625a:	461a      	mov	r2, r3
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006262:	e017      	b.n	8006294 <USBD_DFU_Setup+0x1ec>
              USBD_CtlError(pdev, req);
 8006264:	6839      	ldr	r1, [r7, #0]
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f002 f80b 	bl	8008282 <USBD_CtlError>
              ret = USBD_FAIL;
 800626c:	2303      	movs	r3, #3
 800626e:	75fb      	strb	r3, [r7, #23]
          break;
 8006270:	e010      	b.n	8006294 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f002 f804 	bl	8008282 <USBD_CtlError>
            ret = USBD_FAIL;
 800627a:	2303      	movs	r3, #3
 800627c:	75fb      	strb	r3, [r7, #23]
          break;
 800627e:	e009      	b.n	8006294 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006280:	6839      	ldr	r1, [r7, #0]
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f001 fffd 	bl	8008282 <USBD_CtlError>
          ret = USBD_FAIL;
 8006288:	2303      	movs	r3, #3
 800628a:	75fb      	strb	r3, [r7, #23]
          break;
 800628c:	e002      	b.n	8006294 <USBD_DFU_Setup+0x1ec>
          break;
 800628e:	bf00      	nop
 8006290:	e008      	b.n	80062a4 <USBD_DFU_Setup+0x1fc>
          break;
 8006292:	bf00      	nop
      }
      break;
 8006294:	e006      	b.n	80062a4 <USBD_DFU_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8006296:	6839      	ldr	r1, [r7, #0]
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f001 fff2 	bl	8008282 <USBD_CtlError>
      ret = USBD_FAIL;
 800629e:	2303      	movs	r3, #3
 80062a0:	75fb      	strb	r3, [r7, #23]
      break;
 80062a2:	bf00      	nop
  }

  return (uint8_t)ret;
 80062a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop

080062b0 <USBD_DFU_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	221b      	movs	r2, #27
 80062bc:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 80062be:	4b03      	ldr	r3, [pc, #12]	@ (80062cc <USBD_DFU_GetCfgDesc+0x1c>)
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	20000048 	.word	0x20000048

080062d0 <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	370c      	adds	r7, #12
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b088      	sub	sp, #32
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t app_addr_ptr;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	32b0      	adds	r2, #176	@ 0xb0
 80062f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062fc:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	33b0      	adds	r3, #176	@ 0xb0
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	4413      	add	r3, r2
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	61bb      	str	r3, [r7, #24]
#if (USBD_DFU_VENDOR_CMD_ENABLED == 1U) || (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <USBD_DFU_EP0_TxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
 8006316:	2303      	movs	r3, #3
 8006318:	e0f1      	b.n	80064fe <USBD_DFU_EP0_TxReady+0x218>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006320:	2b04      	cmp	r3, #4
 8006322:	f040 80e0 	bne.w	80064e6 <USBD_DFU_EP0_TxReady+0x200>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800632c:	2b00      	cmp	r3, #0
 800632e:	f040 8085 	bne.w	800643c <USBD_DFU_EP0_TxReady+0x156>
    {
      if (hdfu->wlength == 1U)
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006338:	2b01      	cmp	r3, #1
 800633a:	f000 80b5 	beq.w	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
            return (uint8_t)USBD_FAIL;
          }
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
      }
      else if (hdfu->wlength == 5U)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006344:	2b05      	cmp	r3, #5
 8006346:	d166      	bne.n	8006416 <USBD_DFU_EP0_TxReady+0x130>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b21      	cmp	r3, #33	@ 0x21
 800634e:	d124      	bne.n	800639a <USBD_DFU_EP0_TxReady+0xb4>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          hdfu->data_ptr = hdfu->buffer.d8[1];
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	785b      	ldrb	r3, [r3, #1]
 8006354:	461a      	mov	r2, r3
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	789b      	ldrb	r3, [r3, #2]
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	441a      	add	r2, r3
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	78db      	ldrb	r3, [r3, #3]
 800637a:	041b      	lsls	r3, r3, #16
 800637c:	441a      	add	r2, r3
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	791b      	ldrb	r3, [r3, #4]
 800638e:	061b      	lsls	r3, r3, #24
 8006390:	441a      	add	r2, r3
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8006398:	e086      	b.n	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	781b      	ldrb	r3, [r3, #0]
 800639e:	2b41      	cmp	r3, #65	@ 0x41
 80063a0:	d137      	bne.n	8006412 <USBD_DFU_EP0_TxReady+0x12c>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          app_addr_ptr = hdfu->buffer.d8[1];
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	785b      	ldrb	r3, [r3, #1]
 80063a6:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	789b      	ldrb	r3, [r3, #2]
 80063ac:	021b      	lsls	r3, r3, #8
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	4413      	add	r3, r2
 80063b2:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	78db      	ldrb	r3, [r3, #3]
 80063b8:	041b      	lsls	r3, r3, #16
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	4413      	add	r3, r2
 80063be:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	791b      	ldrb	r3, [r3, #4]
 80063c4:	061b      	lsls	r3, r3, #24
 80063c6:	693a      	ldr	r2, [r7, #16]
 80063c8:	4413      	add	r3, r2
 80063ca:	613b      	str	r3, [r7, #16]

          if (DfuInterface->Erase(app_addr_ptr) != USBD_OK)
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	6938      	ldr	r0, [r7, #16]
 80063d2:	4798      	blx	r3
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d066      	beq.n	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
          {
            /* Update the state machine */
            hdfu->dev_state = DFU_STATE_ERROR;
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	220a      	movs	r2, #10
 80063de:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	220b      	movs	r2, #11
 80063e6:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            hdfu->dev_status[1] = 0U;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            return (uint8_t)USBD_FAIL;
 800640e:	2303      	movs	r3, #3
 8006410:	e075      	b.n	80064fe <USBD_DFU_EP0_TxReady+0x218>
          }
        }
#else
        else
        {
          return (uint8_t)USBD_FAIL;
 8006412:	2303      	movs	r3, #3
 8006414:	e073      	b.n	80064fe <USBD_DFU_EP0_TxReady+0x218>
          req.wLength = 1U;
          USBD_CtlError(pdev, &req);
        }
#else
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	2200      	movs	r2, #0
 800641a:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	2200      	movs	r2, #0
 8006422:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	723b      	strb	r3, [r7, #8]
        req.wLength = 1U;
 800642a:	2301      	movs	r3, #1
 800642c:	81fb      	strh	r3, [r7, #14]
        USBD_CtlError(pdev, &req);
 800642e:	f107 0308 	add.w	r3, r7, #8
 8006432:	4619      	mov	r1, r3
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f001 ff24 	bl	8008282 <USBD_CtlError>
 800643a:	e035      	b.n	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8006442:	2b01      	cmp	r3, #1
 8006444:	d930      	bls.n	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
          return (uint8_t)USBD_FAIL;
        }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800644c:	3b02      	subs	r3, #2
 800644e:	029a      	lsls	r2, r3, #10
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8006456:	4413      	add	r3, r2
 8006458:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	69f8      	ldr	r0, [r7, #28]
 8006460:	6979      	ldr	r1, [r7, #20]
 8006462:	69fa      	ldr	r2, [r7, #28]
 8006464:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8006468:	4798      	blx	r3
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d01b      	beq.n	80064a8 <USBD_DFU_EP0_TxReady+0x1c2>
        {
          /* Update the state machine */
          hdfu->dev_state = DFU_STATE_ERROR;
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	220a      	movs	r2, #10
 8006474:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	220b      	movs	r2, #11
 800647c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
          hdfu->dev_status[1] = 0U;
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800649e:	69fb      	ldr	r3, [r7, #28]
 80064a0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
          return (uint8_t)USBD_FAIL;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e02a      	b.n	80064fe <USBD_DFU_EP0_TxReady+0x218>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	2203      	movs	r2, #3
 80064bc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 80064e4:	e00a      	b.n	80064fc <USBD_DFU_EP0_TxReady+0x216>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 80064e6:	69fb      	ldr	r3, [r7, #28]
 80064e8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80064ec:	2b07      	cmp	r3, #7
 80064ee:	d103      	bne.n	80064f8 <USBD_DFU_EP0_TxReady+0x212>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 fbe6 	bl	8006cc2 <DFU_Leave>
 80064f6:	e001      	b.n	80064fc <USBD_DFU_EP0_TxReady+0x216>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e000      	b.n	80064fe <USBD_DFU_EP0_TxReady+0x218>
  }

  return (uint8_t)USBD_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3720      	adds	r7, #32
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	370c      	adds	r7, #12
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	220a      	movs	r2, #10
 8006528:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 800652a:	4b03      	ldr	r3, [pc, #12]	@ (8006538 <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 800652c:	4618      	mov	r0, r3
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr
 8006538:	20000064 	.word	0x20000064

0800653c <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	460b      	mov	r3, r1
 8006546:	607a      	str	r2, [r7, #4]
 8006548:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	33b0      	adds	r3, #176	@ 0xb0
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	4413      	add	r3, r2
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 800655c:	7afb      	ldrb	r3, [r7, #11]
 800655e:	2b06      	cmp	r3, #6
 8006560:	d808      	bhi.n	8006574 <USBD_DFU_GetUsrStringDesc+0x38>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	4906      	ldr	r1, [pc, #24]	@ (8006584 <USBD_DFU_GetUsrStringDesc+0x48>)
 800656a:	4618      	mov	r0, r3
 800656c:	f001 fe9a 	bl	80082a4 <USBD_GetString>
    return USBD_StrDesc;
 8006570:	4b04      	ldr	r3, [pc, #16]	@ (8006584 <USBD_DFU_GetUsrStringDesc+0x48>)
 8006572:	e003      	b.n	800657c <USBD_DFU_GetUsrStringDesc+0x40>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    *length = 0U;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	801a      	strh	r2, [r3, #0]
    return NULL;
 800657a:	2300      	movs	r3, #0
  }
}
 800657c:	4618      	mov	r0, r3
 800657e:	3718      	adds	r7, #24
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}
 8006584:	20000248 	.word	0x20000248

08006588 <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d101      	bne.n	800659c <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006598:	2303      	movs	r3, #3
 800659a:	e009      	b.n	80065b0 <USBD_DFU_RegisterMedia+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	33b0      	adds	r3, #176	@ 0xb0
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b084      	sub	sp, #16
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	32b0      	adds	r2, #176	@ 0xb0
 80065d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d4:	60fb      	str	r3, [r7, #12]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80065dc:	4618      	mov	r0, r3
 80065de:	f000 fbd5 	bl	8006d8c <USBD_DFU_GetDfuFuncDesc>
 80065e2:	60b8      	str	r0, [r7, #8]

  if ((hdfu == NULL) || (pDfuFunc == NULL))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d054      	beq.n	8006694 <DFU_Detach+0xd8>
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d051      	beq.n	8006694 <DFU_Detach+0xd8>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80065f6:	2b02      	cmp	r3, #2
 80065f8:	d013      	beq.n	8006622 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8006600:	2b03      	cmp	r3, #3
 8006602:	d00e      	beq.n	8006622 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 800660a:	2b05      	cmp	r3, #5
 800660c:	d009      	beq.n	8006622 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006614:	2b06      	cmp	r3, #6
 8006616:	d004      	beq.n	8006622 <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 800661e:	2b09      	cmp	r3, #9
 8006620:	d125      	bne.n	800666e <DFU_Detach+0xb2>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2202      	movs	r2, #2
 8006626:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2200      	movs	r2, #0
 800662e:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /*iString*/
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if ((pDfuFunc->bmAttributes & DFU_DETACH_MASK) != 0U)
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	789b      	ldrb	r3, [r3, #2]
 8006672:	f003 0308 	and.w	r3, r3, #8
 8006676:	2b00      	cmp	r3, #0
 8006678:	d006      	beq.n	8006688 <DFU_Detach+0xcc>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fc26 	bl	8006ecc <USBD_Stop>
    (void)USBD_Start(pdev);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fc17 	bl	8006eb4 <USBD_Start>
 8006686:	e006      	b.n	8006696 <DFU_Detach+0xda>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	885b      	ldrh	r3, [r3, #2]
 800668c:	4618      	mov	r0, r3
 800668e:	f7fa fc05 	bl	8000e9c <HAL_Delay>
 8006692:	e000      	b.n	8006696 <DFU_Detach+0xda>
    return;
 8006694:	bf00      	nop
  }
}
 8006696:	3710      	adds	r7, #16
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}

0800669c <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	32b0      	adds	r2, #176	@ 0xb0
 80066b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066b4:	60fb      	str	r3, [r7, #12]
#if (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

  if (hdfu == NULL)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d061      	beq.n	8006780 <DFU_Download+0xe4>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	88db      	ldrh	r3, [r3, #6]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d033      	beq.n	800672c <DFU_Download+0x90>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d004      	beq.n	80066d8 <DFU_Download+0x3c>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80066d4:	2b05      	cmp	r3, #5
 80066d6:	d124      	bne.n	8006722 <DFU_Download+0x86>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	885b      	ldrh	r3, [r3, #2]
 80066dc:	461a      	mov	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	88db      	ldrh	r3, [r3, #6]
 80066e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066ec:	bf28      	it	cs
 80066ee:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	461a      	mov	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2203      	movs	r2, #3
 8006700:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
      hdfu->dev_status[4] = hdfu->dev_state;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 8006710:	68f9      	ldr	r1, [r7, #12]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006718:	461a      	mov	r2, r3
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 fe5d 	bl	80083da <USBD_CtlPrepareRx>
 8006720:	e02f      	b.n	8006782 <DFU_Download+0xe6>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8006722:	6839      	ldr	r1, [r7, #0]
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f001 fdac 	bl	8008282 <USBD_CtlError>
 800672a:	e02a      	b.n	8006782 <DFU_Download+0xe6>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation */
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006732:	2b05      	cmp	r3, #5
 8006734:	d004      	beq.n	8006740 <DFU_Download+0xa4>
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 800673c:	2b02      	cmp	r3, #2
 800673e:	d11a      	bne.n	8006776 <DFU_Download+0xda>
        hdfu->dev_status[4] = hdfu->dev_state;
      }
      else
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */
      {
        hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
        hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2206      	movs	r2, #6
 800674c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8006774:	e005      	b.n	8006782 <DFU_Download+0xe6>
      }
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8006776:	6839      	ldr	r1, [r7, #0]
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f001 fd82 	bl	8008282 <USBD_CtlError>
 800677e:	e000      	b.n	8006782 <DFU_Download+0xe6>
    return;
 8006780:	bf00      	nop
    }
  }
}
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b088      	sub	sp, #32
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	32b0      	adds	r2, #176	@ 0xb0
 800679c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067a0:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	33b0      	adds	r3, #176	@ 0xb0
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4413      	add	r3, r2
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	61bb      	str	r3, [r7, #24]
  uint8_t VendorCmdLength = 0U;
  uint8_t VendorCmdBuffer[DFU_VENDOR_CMD_MAX];
  uint8_t idx;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 80067b4:	69fb      	ldr	r3, [r7, #28]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 80ea 	beq.w	8006990 <DFU_Upload+0x208>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	88db      	ldrh	r3, [r3, #6]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 80ce 	beq.w	8006962 <DFU_Upload+0x1da>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d005      	beq.n	80067dc <DFU_Upload+0x54>
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80067d6:	2b09      	cmp	r3, #9
 80067d8:	f040 80b6 	bne.w	8006948 <DFU_Upload+0x1c0>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	885b      	ldrh	r3, [r3, #2]
 80067e0:	461a      	mov	r2, r3
 80067e2:	69fb      	ldr	r3, [r7, #28]
 80067e4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	88db      	ldrh	r3, [r3, #6]
 80067ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067f0:	bf28      	it	cs
 80067f2:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	461a      	mov	r2, r3
 80067fa:	69fb      	ldr	r3, [r7, #28]
 80067fc:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8006806:	2b00      	cmp	r3, #0
 8006808:	d12e      	bne.n	8006868 <DFU_Upload+0xe0>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006810:	2b03      	cmp	r3, #3
 8006812:	d901      	bls.n	8006818 <DFU_Upload+0x90>
 8006814:	2202      	movs	r2, #2
 8006816:	e000      	b.n	800681a <DFU_Upload+0x92>
 8006818:	2209      	movs	r2, #9
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	2200      	movs	r2, #0
 8006848:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 800684a:	69fb      	ldr	r3, [r7, #28]
 800684c:	2221      	movs	r2, #33	@ 0x21
 800684e:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	2241      	movs	r2, #65	@ 0x41
 8006854:	709a      	strb	r2, [r3, #2]

        CmdLength = 3U;
 8006856:	2303      	movs	r3, #3
 8006858:	60fb      	str	r3, [r7, #12]
          CmdLength += MIN(VendorCmdLength, DFU_VENDOR_CMD_MAX);
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), CmdLength);
 800685a:	69fb      	ldr	r3, [r7, #28]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f001 fd8b 	bl	800837c <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8006866:	e094      	b.n	8006992 <DFU_Upload+0x20a>
      }
      else if (hdfu->wblock_num > 1U)
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 800686e:	2b01      	cmp	r3, #1
 8006870:	d94f      	bls.n	8006912 <DFU_Upload+0x18a>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	2209      	movs	r2, #9
 8006876:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006882:	69fb      	ldr	r3, [r7, #28]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        }

        if (VendorStatus == IS_DFU_PHY_ADDRESS)
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
        {
          addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80068a4:	3b02      	subs	r3, #2
 80068a6:	029a      	lsls	r2, r3, #10
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80068ae:	4413      	add	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

          /* Return the physical address where data are stored */
          phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	6978      	ldr	r0, [r7, #20]
 80068b8:	69f9      	ldr	r1, [r7, #28]
 80068ba:	69fa      	ldr	r2, [r7, #28]
 80068bc:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 80068c0:	4798      	blx	r3
 80068c2:	6138      	str	r0, [r7, #16]

          if (phaddr == NULL)
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d11a      	bne.n	8006900 <DFU_Upload+0x178>
          {
            hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	220f      	movs	r2, #15
 80068ce:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

            hdfu->dev_status[1] = 0U;
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 80068da:	69fb      	ldr	r3, [r7, #28]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

            /* Call the error management function (command will be NAKed) */
            USBD_CtlError(pdev, req);
 80068f6:	6839      	ldr	r1, [r7, #0]
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f001 fcc2 	bl	8008282 <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 80068fe:	e048      	b.n	8006992 <DFU_Upload+0x20a>
          }
          else
          {
            /* Send the status data over EP0 */
            (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8006906:	461a      	mov	r2, r3
 8006908:	6939      	ldr	r1, [r7, #16]
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f001 fd36 	bl	800837c <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8006910:	e03f      	b.n	8006992 <DFU_Upload+0x20a>
          }
        }
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	220f      	movs	r2, #15
 8006916:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Call the error management function (command will be NAKed) */
        USBD_CtlError(pdev, req);
 800693e:	6839      	ldr	r1, [r7, #0]
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f001 fc9e 	bl	8008282 <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 8006946:	e024      	b.n	8006992 <DFU_Upload+0x20a>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	2200      	movs	r2, #0
 800694c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	2200      	movs	r2, #0
 8006954:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

      /* Call the error management function (command will be NAKed) */
      USBD_CtlError(pdev, req);
 8006958:	6839      	ldr	r1, [r7, #0]
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f001 fc91 	bl	8008282 <USBD_CtlError>
 8006960:	e017      	b.n	8006992 <DFU_Upload+0x20a>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	2202      	movs	r2, #2
 8006966:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	2200      	movs	r2, #0
 8006976:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 800697a:	69fb      	ldr	r3, [r7, #28]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006988:	69fb      	ldr	r3, [r7, #28]
 800698a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800698e:	e000      	b.n	8006992 <DFU_Upload+0x20a>
    return;
 8006990:	bf00      	nop
  }
}
 8006992:	3720      	adds	r7, #32
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b086      	sub	sp, #24
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	32b0      	adds	r2, #176	@ 0xb0
 80069aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ae:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	33b0      	adds	r3, #176	@ 0xb0
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	4413      	add	r3, r2
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 f9df 	bl	8006d8c <USBD_DFU_GetDfuFuncDesc>
 80069ce:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 80a8 	beq.w	8006b28 <DFU_GetStatus+0x190>
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	f000 80a4 	beq.w	8006b28 <DFU_GetStatus+0x190>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 80a0 	beq.w	8006b28 <DFU_GetStatus+0x190>
  {
    return;
  }

  switch (hdfu->dev_state)
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80069ee:	2b03      	cmp	r3, #3
 80069f0:	d002      	beq.n	80069f8 <DFU_GetStatus+0x60>
 80069f2:	2b06      	cmp	r3, #6
 80069f4:	d051      	beq.n	8006a9a <DFU_GetStatus+0x102>
        }
      }
      break;

    default:
      break;
 80069f6:	e08e      	b.n	8006b16 <DFU_GetStatus+0x17e>
      if (hdfu->wlength != 0U)
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d034      	beq.n	8006a6c <DFU_GetStatus+0xd4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2204      	movs	r2, #4
 8006a06:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d10e      	bne.n	8006a56 <DFU_GetStatus+0xbe>
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2b41      	cmp	r3, #65	@ 0x41
 8006a3e:	d10a      	bne.n	8006a56 <DFU_GetStatus+0xbe>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	697a      	ldr	r2, [r7, #20]
 8006a46:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 8006a50:	2100      	movs	r1, #0
 8006a52:	4798      	blx	r3
      break;
 8006a54:	e05f      	b.n	8006b16 <DFU_GetStatus+0x17e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 8006a66:	2101      	movs	r1, #1
 8006a68:	4798      	blx	r3
      break;
 8006a6a:	e054      	b.n	8006b16 <DFU_GetStatus+0x17e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	2205      	movs	r2, #5
 8006a70:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006a7c:	697b      	ldr	r3, [r7, #20]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006a98:	e03d      	b.n	8006b16 <DFU_GetStatus+0x17e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d116      	bne.n	8006ad2 <DFU_GetStatus+0x13a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	2207      	movs	r2, #7
 8006aa8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 1U;             /* bwPollTimeout = 1ms */
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006ad0:	e020      	b.n	8006b14 <DFU_GetStatus+0x17c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d11b      	bne.n	8006b14 <DFU_GetStatus+0x17c>
            ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U))
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	789b      	ldrb	r3, [r3, #2]
 8006ae0:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d015      	beq.n	8006b14 <DFU_GetStatus+0x17c>
          hdfu->dev_state = DFU_STATE_IDLE;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	2202      	movs	r2, #2
 8006aec:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[1] = 0U;
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006b14:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 8006b1c:	2206      	movs	r2, #6
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f001 fc2b 	bl	800837c <USBD_CtlSendData>
 8006b26:	e000      	b.n	8006b2a <DFU_GetStatus+0x192>
    return;
 8006b28:	bf00      	nop
}
 8006b2a:	3718      	adds	r7, #24
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	32b0      	adds	r2, #176	@ 0xb0
 8006b42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b46:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d042      	beq.n	8006bd4 <DFU_ClearStatus+0xa4>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006b54:	2b0a      	cmp	r3, #10
 8006b56:	d11e      	bne.n	8006b96 <DFU_ClearStatus+0x66>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8006b94:	e01f      	b.n	8006bd6 <DFU_ClearStatus+0xa6>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	220a      	movs	r2, #10
 8006b9a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	220e      	movs	r2, #14
 8006ba2:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8006bd2:	e000      	b.n	8006bd6 <DFU_ClearStatus+0xa6>
    return;
 8006bd4:	bf00      	nop
  }
}
 8006bd6:	3714      	adds	r7, #20
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	32b0      	adds	r2, #176	@ 0xb0
 8006bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bf6:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d008      	beq.n	8006c10 <DFU_GetState+0x30>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 8006c04:	2201      	movs	r2, #1
 8006c06:	4619      	mov	r1, r3
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f001 fbb7 	bl	800837c <USBD_CtlSendData>
 8006c0e:	e000      	b.n	8006c12 <DFU_GetState+0x32>
    return;
 8006c10:	bf00      	nop
}
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b085      	sub	sp, #20
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	32b0      	adds	r2, #176	@ 0xb0
 8006c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c2e:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d03f      	beq.n	8006cb6 <DFU_Abort+0x9e>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d013      	beq.n	8006c68 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8006c46:	2b03      	cmp	r3, #3
 8006c48:	d00e      	beq.n	8006c68 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8006c50:	2b05      	cmp	r3, #5
 8006c52:	d009      	beq.n	8006c68 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006c5a:	2b06      	cmp	r3, #6
 8006c5c:	d004      	beq.n	8006c68 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8006c64:	2b09      	cmp	r3, #9
 8006c66:	d127      	bne.n	8006cb8 <DFU_Abort+0xa0>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8006cb4:	e000      	b.n	8006cb8 <DFU_Abort+0xa0>
    return;
 8006cb6:	bf00      	nop
  }
}
 8006cb8:	3714      	adds	r7, #20
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b086      	sub	sp, #24
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	32b0      	adds	r2, #176	@ 0xb0
 8006cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd8:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	33b0      	adds	r3, #176	@ 0xb0
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4413      	add	r3, r2
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 f84a 	bl	8006d8c <USBD_DFU_GetDfuFuncDesc>
 8006cf8:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d041      	beq.n	8006d84 <DFU_Leave+0xc2>
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d03e      	beq.n	8006d84 <DFU_Leave+0xc2>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d03b      	beq.n	8006d84 <DFU_Leave+0xc2>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d

  if ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	789b      	ldrb	r3, [r3, #2]
 8006d18:	f003 0304 	and.w	r3, r3, #4
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d016      	beq.n	8006d4e <DFU_Leave+0x8c>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	2206      	movs	r2, #6
 8006d24:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	2200      	movs	r2, #0
 8006d34:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    return;
 8006d4c:	e01b      	b.n	8006d86 <DFU_Leave+0xc4>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	2208      	movs	r2, #8
 8006d52:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f000 f8a6 	bl	8006ecc <USBD_Stop>
#if (USBD_DFU_VENDOR_EXIT_ENABLED == 1U)
    /* Jump should be ensured by user application */
    DfuInterface->LeaveDFU(hdfu->data_ptr);
#else
    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 8006d80:	f7ff f8ba 	bl	8005ef8 <__NVIC_SystemReset>
    return;
 8006d84:	bf00      	nop
#endif /* USBD_DFU_VENDOR_EXIT_ENABLED */

    /* The next instructions will not be reached (system reset) */
  }
}
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <USBD_DFU_GetDfuFuncDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the DFU descriptor
  */
static void *USBD_DFU_GetDfuFuncDesc(uint8_t *pConfDesc)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	617b      	str	r3, [r7, #20]
  uint8_t *pDfuDesc = NULL;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	885b      	ldrh	r3, [r3, #2]
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	7812      	ldrb	r2, [r2, #0]
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d917      	bls.n	8006dde <USBD_DFU_GetDfuFuncDesc+0x52>
  {
    ptr = desc->bLength;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006db4:	e00d      	b.n	8006dd2 <USBD_DFU_GetDfuFuncDesc+0x46>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006db6:	f107 030a 	add.w	r3, r7, #10
 8006dba:	4619      	mov	r1, r3
 8006dbc:	6978      	ldr	r0, [r7, #20]
 8006dbe:	f000 fc10 	bl	80075e2 <USBD_GetNextDesc>
 8006dc2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == DFU_DESCRIPTOR_TYPE)
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	2b21      	cmp	r3, #33	@ 0x21
 8006dca:	d102      	bne.n	8006dd2 <USBD_DFU_GetDfuFuncDesc+0x46>
      {
        pDfuDesc = (uint8_t *)pdesc;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	613b      	str	r3, [r7, #16]
        break;
 8006dd0:	e005      	b.n	8006dde <USBD_DFU_GetDfuFuncDesc+0x52>
    while (ptr < desc->wTotalLength)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	885b      	ldrh	r3, [r3, #2]
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	897b      	ldrh	r3, [r7, #10]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d8eb      	bhi.n	8006db6 <USBD_DFU_GetDfuFuncDesc+0x2a>
      }
    }
  }
  return pDfuDesc;
 8006dde:	693b      	ldr	r3, [r7, #16]
}
 8006de0:	4618      	mov	r0, r3
 8006de2:	3718      	adds	r7, #24
 8006de4:	46bd      	mov	sp, r7
 8006de6:	bd80      	pop	{r7, pc}

08006de8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b086      	sub	sp, #24
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	4613      	mov	r3, r2
 8006df4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d101      	bne.n	8006e00 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	e01f      	b.n	8006e40 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	79fa      	ldrb	r2, [r7, #7]
 8006e32:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006e34:	68f8      	ldr	r0, [r7, #12]
 8006e36:	f001 fe29 	bl	8008a8c <USBD_LL_Init>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3718      	adds	r7, #24
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e025      	b.n	8006eac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	32ae      	adds	r2, #174	@ 0xae
 8006e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d00f      	beq.n	8006e9c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	32ae      	adds	r2, #174	@ 0xae
 8006e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8c:	f107 020e 	add.w	r2, r7, #14
 8006e90:	4610      	mov	r0, r2
 8006e92:	4798      	blx	r3
 8006e94:	4602      	mov	r2, r0
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f001 fe31 	bl	8008b24 <USBD_LL_Start>
 8006ec2:	4603      	mov	r3, r0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3708      	adds	r7, #8
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b082      	sub	sp, #8
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f001 fe40 	bl	8008b5a <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d009      	beq.n	8006ef8 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	6852      	ldr	r2, [r2, #4]
 8006ef0:	b2d2      	uxtb	r2, r2
 8006ef2:	4611      	mov	r1, r2
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3708      	adds	r7, #8
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}

08006f02 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006f0a:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f24:	2300      	movs	r3, #0
 8006f26:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d009      	beq.n	8006f46 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	78fa      	ldrb	r2, [r7, #3]
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	4798      	blx	r3
 8006f42:	4603      	mov	r3, r0
 8006f44:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	78fa      	ldrb	r2, [r7, #3]
 8006f6a:	4611      	mov	r1, r2
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	4798      	blx	r3
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d001      	beq.n	8006f7a <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006f76:	2303      	movs	r3, #3
 8006f78:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	4618      	mov	r0, r3
 8006f98:	f001 f939 	bl	800820e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006faa:	461a      	mov	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006fb8:	f003 031f 	and.w	r3, r3, #31
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d01a      	beq.n	8006ff6 <USBD_LL_SetupStage+0x72>
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d822      	bhi.n	800700a <USBD_LL_SetupStage+0x86>
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <USBD_LL_SetupStage+0x4a>
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d00a      	beq.n	8006fe2 <USBD_LL_SetupStage+0x5e>
 8006fcc:	e01d      	b.n	800700a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006fd4:	4619      	mov	r1, r3
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fb3e 	bl	8007658 <USBD_StdDevReq>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	73fb      	strb	r3, [r7, #15]
      break;
 8006fe0:	e020      	b.n	8007024 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fba6 	bl	800773c <USBD_StdItfReq>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ff4:	e016      	b.n	8007024 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fc08 	bl	8007814 <USBD_StdEPReq>
 8007004:	4603      	mov	r3, r0
 8007006:	73fb      	strb	r3, [r7, #15]
      break;
 8007008:	e00c      	b.n	8007024 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007010:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007014:	b2db      	uxtb	r3, r3
 8007016:	4619      	mov	r1, r3
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f001 fddf 	bl	8008bdc <USBD_LL_StallEP>
 800701e:	4603      	mov	r3, r0
 8007020:	73fb      	strb	r3, [r7, #15]
      break;
 8007022:	bf00      	nop
  }

  return ret;
 8007024:	7bfb      	ldrb	r3, [r7, #15]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}

0800702e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800702e:	b580      	push	{r7, lr}
 8007030:	b086      	sub	sp, #24
 8007032:	af00      	add	r7, sp, #0
 8007034:	60f8      	str	r0, [r7, #12]
 8007036:	460b      	mov	r3, r1
 8007038:	607a      	str	r2, [r7, #4]
 800703a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800703c:	2300      	movs	r3, #0
 800703e:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007040:	7afb      	ldrb	r3, [r7, #11]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d177      	bne.n	8007136 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800704c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007054:	2b03      	cmp	r3, #3
 8007056:	f040 80a1 	bne.w	800719c <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	693a      	ldr	r2, [r7, #16]
 8007060:	8992      	ldrh	r2, [r2, #12]
 8007062:	4293      	cmp	r3, r2
 8007064:	d91c      	bls.n	80070a0 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	8992      	ldrh	r2, [r2, #12]
 800706e:	1a9a      	subs	r2, r3, r2
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	691b      	ldr	r3, [r3, #16]
 8007078:	693a      	ldr	r2, [r7, #16]
 800707a:	8992      	ldrh	r2, [r2, #12]
 800707c:	441a      	add	r2, r3
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	6919      	ldr	r1, [r3, #16]
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	899b      	ldrh	r3, [r3, #12]
 800708a:	461a      	mov	r2, r3
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	4293      	cmp	r3, r2
 8007092:	bf38      	it	cc
 8007094:	4613      	movcc	r3, r2
 8007096:	461a      	mov	r2, r3
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f001 f9bf 	bl	800841c <USBD_CtlContinueRx>
 800709e:	e07d      	b.n	800719c <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80070a6:	f003 031f 	and.w	r3, r3, #31
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d014      	beq.n	80070d8 <USBD_LL_DataOutStage+0xaa>
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d81d      	bhi.n	80070ee <USBD_LL_DataOutStage+0xc0>
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d002      	beq.n	80070bc <USBD_LL_DataOutStage+0x8e>
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d003      	beq.n	80070c2 <USBD_LL_DataOutStage+0x94>
 80070ba:	e018      	b.n	80070ee <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	75bb      	strb	r3, [r7, #22]
            break;
 80070c0:	e018      	b.n	80070f4 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	4619      	mov	r1, r3
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f000 fa6e 	bl	80075ae <USBD_CoreFindIF>
 80070d2:	4603      	mov	r3, r0
 80070d4:	75bb      	strb	r3, [r7, #22]
            break;
 80070d6:	e00d      	b.n	80070f4 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	4619      	mov	r1, r3
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f000 fa70 	bl	80075c8 <USBD_CoreFindEP>
 80070e8:	4603      	mov	r3, r0
 80070ea:	75bb      	strb	r3, [r7, #22]
            break;
 80070ec:	e002      	b.n	80070f4 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80070ee:	2300      	movs	r3, #0
 80070f0:	75bb      	strb	r3, [r7, #22]
            break;
 80070f2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80070f4:	7dbb      	ldrb	r3, [r7, #22]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d119      	bne.n	800712e <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b03      	cmp	r3, #3
 8007104:	d113      	bne.n	800712e <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007106:	7dba      	ldrb	r2, [r7, #22]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	32ae      	adds	r2, #174	@ 0xae
 800710c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00b      	beq.n	800712e <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007116:	7dba      	ldrb	r2, [r7, #22]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800711e:	7dba      	ldrb	r2, [r7, #22]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	32ae      	adds	r2, #174	@ 0xae
 8007124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f001 f985 	bl	800843e <USBD_CtlSendStatus>
 8007134:	e032      	b.n	800719c <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007136:	7afb      	ldrb	r3, [r7, #11]
 8007138:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800713c:	b2db      	uxtb	r3, r3
 800713e:	4619      	mov	r1, r3
 8007140:	68f8      	ldr	r0, [r7, #12]
 8007142:	f000 fa41 	bl	80075c8 <USBD_CoreFindEP>
 8007146:	4603      	mov	r3, r0
 8007148:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800714a:	7dbb      	ldrb	r3, [r7, #22]
 800714c:	2bff      	cmp	r3, #255	@ 0xff
 800714e:	d025      	beq.n	800719c <USBD_LL_DataOutStage+0x16e>
 8007150:	7dbb      	ldrb	r3, [r7, #22]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d122      	bne.n	800719c <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b03      	cmp	r3, #3
 8007160:	d117      	bne.n	8007192 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007162:	7dba      	ldrb	r2, [r7, #22]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	32ae      	adds	r2, #174	@ 0xae
 8007168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00f      	beq.n	8007192 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007172:	7dba      	ldrb	r2, [r7, #22]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800717a:	7dba      	ldrb	r2, [r7, #22]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	32ae      	adds	r2, #174	@ 0xae
 8007180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	7afa      	ldrb	r2, [r7, #11]
 8007188:	4611      	mov	r1, r2
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	4798      	blx	r3
 800718e:	4603      	mov	r3, r0
 8007190:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007192:	7dfb      	ldrb	r3, [r7, #23]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d001      	beq.n	800719c <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007198:	7dfb      	ldrb	r3, [r7, #23]
 800719a:	e000      	b.n	800719e <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80071a6:	b580      	push	{r7, lr}
 80071a8:	b086      	sub	sp, #24
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	60f8      	str	r0, [r7, #12]
 80071ae:	460b      	mov	r3, r1
 80071b0:	607a      	str	r2, [r7, #4]
 80071b2:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80071b4:	7afb      	ldrb	r3, [r7, #11]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d178      	bne.n	80072ac <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	3314      	adds	r3, #20
 80071be:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80071c6:	2b02      	cmp	r3, #2
 80071c8:	d163      	bne.n	8007292 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	693a      	ldr	r2, [r7, #16]
 80071d0:	8992      	ldrh	r2, [r2, #12]
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d91c      	bls.n	8007210 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	8992      	ldrh	r2, [r2, #12]
 80071de:	1a9a      	subs	r2, r3, r2
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	693a      	ldr	r2, [r7, #16]
 80071ea:	8992      	ldrh	r2, [r2, #12]
 80071ec:	441a      	add	r2, r3
 80071ee:	693b      	ldr	r3, [r7, #16]
 80071f0:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	6919      	ldr	r1, [r3, #16]
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	461a      	mov	r2, r3
 80071fc:	68f8      	ldr	r0, [r7, #12]
 80071fe:	f001 f8db 	bl	80083b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007202:	2300      	movs	r3, #0
 8007204:	2200      	movs	r2, #0
 8007206:	2100      	movs	r1, #0
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f001 fd91 	bl	8008d30 <USBD_LL_PrepareReceive>
 800720e:	e040      	b.n	8007292 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	899b      	ldrh	r3, [r3, #12]
 8007214:	461a      	mov	r2, r3
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	429a      	cmp	r2, r3
 800721c:	d11c      	bne.n	8007258 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007226:	4293      	cmp	r3, r2
 8007228:	d316      	bcc.n	8007258 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007234:	429a      	cmp	r2, r3
 8007236:	d20f      	bcs.n	8007258 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007238:	2200      	movs	r2, #0
 800723a:	2100      	movs	r1, #0
 800723c:	68f8      	ldr	r0, [r7, #12]
 800723e:	f001 f8bb 	bl	80083b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2200      	movs	r2, #0
 8007246:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800724a:	2300      	movs	r3, #0
 800724c:	2200      	movs	r2, #0
 800724e:	2100      	movs	r1, #0
 8007250:	68f8      	ldr	r0, [r7, #12]
 8007252:	f001 fd6d 	bl	8008d30 <USBD_LL_PrepareReceive>
 8007256:	e01c      	b.n	8007292 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b03      	cmp	r3, #3
 8007262:	d10f      	bne.n	8007284 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d009      	beq.n	8007284 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2200      	movs	r2, #0
 8007274:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007284:	2180      	movs	r1, #128	@ 0x80
 8007286:	68f8      	ldr	r0, [r7, #12]
 8007288:	f001 fca8 	bl	8008bdc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800728c:	68f8      	ldr	r0, [r7, #12]
 800728e:	f001 f8e9 	bl	8008464 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d03a      	beq.n	8007312 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f7ff fe30 	bl	8006f02 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80072aa:	e032      	b.n	8007312 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80072ac:	7afb      	ldrb	r3, [r7, #11]
 80072ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	4619      	mov	r1, r3
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f000 f986 	bl	80075c8 <USBD_CoreFindEP>
 80072bc:	4603      	mov	r3, r0
 80072be:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072c0:	7dfb      	ldrb	r3, [r7, #23]
 80072c2:	2bff      	cmp	r3, #255	@ 0xff
 80072c4:	d025      	beq.n	8007312 <USBD_LL_DataInStage+0x16c>
 80072c6:	7dfb      	ldrb	r3, [r7, #23]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d122      	bne.n	8007312 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	2b03      	cmp	r3, #3
 80072d6:	d11c      	bne.n	8007312 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80072d8:	7dfa      	ldrb	r2, [r7, #23]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	32ae      	adds	r2, #174	@ 0xae
 80072de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d014      	beq.n	8007312 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80072e8:	7dfa      	ldrb	r2, [r7, #23]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80072f0:	7dfa      	ldrb	r2, [r7, #23]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	32ae      	adds	r2, #174	@ 0xae
 80072f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	7afa      	ldrb	r2, [r7, #11]
 80072fe:	4611      	mov	r1, r2
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	4798      	blx	r3
 8007304:	4603      	mov	r3, r0
 8007306:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007308:	7dbb      	ldrb	r3, [r7, #22]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d001      	beq.n	8007312 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800730e:	7dbb      	ldrb	r3, [r7, #22]
 8007310:	e000      	b.n	8007314 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	3718      	adds	r7, #24
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2200      	movs	r2, #0
 8007342:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007354:	2b00      	cmp	r3, #0
 8007356:	d014      	beq.n	8007382 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00e      	beq.n	8007382 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	6852      	ldr	r2, [r2, #4]
 8007370:	b2d2      	uxtb	r2, r2
 8007372:	4611      	mov	r1, r2
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800737e:	2303      	movs	r3, #3
 8007380:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007382:	2340      	movs	r3, #64	@ 0x40
 8007384:	2200      	movs	r2, #0
 8007386:	2100      	movs	r1, #0
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f001 fc01 	bl	8008b90 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2201      	movs	r2, #1
 8007392:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2240      	movs	r2, #64	@ 0x40
 800739a:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800739e:	2340      	movs	r3, #64	@ 0x40
 80073a0:	2200      	movs	r2, #0
 80073a2:	2180      	movs	r1, #128	@ 0x80
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f001 fbf3 	bl	8008b90 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2240      	movs	r2, #64	@ 0x40
 80073b6:	841a      	strh	r2, [r3, #32]

  return ret;
 80073b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b083      	sub	sp, #12
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	460b      	mov	r3, r1
 80073cc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	78fa      	ldrb	r2, [r7, #3]
 80073d2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	370c      	adds	r7, #12
 80073da:	46bd      	mov	sp, r7
 80073dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e0:	4770      	bx	lr

080073e2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80073e2:	b480      	push	{r7}
 80073e4:	b083      	sub	sp, #12
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d006      	beq.n	8007404 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073fc:	b2da      	uxtb	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2204      	movs	r2, #4
 8007408:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	370c      	adds	r7, #12
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr

0800741a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800741a:	b480      	push	{r7}
 800741c:	b083      	sub	sp, #12
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b04      	cmp	r3, #4
 800742c:	d106      	bne.n	800743c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007434:	b2da      	uxtb	r2, r3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	370c      	adds	r7, #12
 8007442:	46bd      	mov	sp, r7
 8007444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007448:	4770      	bx	lr

0800744a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800744a:	b580      	push	{r7, lr}
 800744c:	b082      	sub	sp, #8
 800744e:	af00      	add	r7, sp, #0
 8007450:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007458:	b2db      	uxtb	r3, r3
 800745a:	2b03      	cmp	r3, #3
 800745c:	d110      	bne.n	8007480 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00b      	beq.n	8007480 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800746e:	69db      	ldr	r3, [r3, #28]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d005      	beq.n	8007480 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800747a:	69db      	ldr	r3, [r3, #28]
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3708      	adds	r7, #8
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}

0800748a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b082      	sub	sp, #8
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
 8007492:	460b      	mov	r3, r1
 8007494:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	32ae      	adds	r2, #174	@ 0xae
 80074a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d101      	bne.n	80074ac <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e01c      	b.n	80074e6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	2b03      	cmp	r3, #3
 80074b6:	d115      	bne.n	80074e4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	32ae      	adds	r2, #174	@ 0xae
 80074c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00b      	beq.n	80074e4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	32ae      	adds	r2, #174	@ 0xae
 80074d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	78fa      	ldrb	r2, [r7, #3]
 80074de:	4611      	mov	r1, r2
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3708      	adds	r7, #8
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b082      	sub	sp, #8
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
 80074f6:	460b      	mov	r3, r1
 80074f8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	32ae      	adds	r2, #174	@ 0xae
 8007504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d101      	bne.n	8007510 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800750c:	2303      	movs	r3, #3
 800750e:	e01c      	b.n	800754a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007516:	b2db      	uxtb	r3, r3
 8007518:	2b03      	cmp	r3, #3
 800751a:	d115      	bne.n	8007548 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	32ae      	adds	r2, #174	@ 0xae
 8007526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800752a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00b      	beq.n	8007548 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	32ae      	adds	r2, #174	@ 0xae
 800753a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800753e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007540:	78fa      	ldrb	r2, [r7, #3]
 8007542:	4611      	mov	r1, r2
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}

08007552 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007552:	b480      	push	{r7}
 8007554:	b083      	sub	sp, #12
 8007556:	af00      	add	r7, sp, #0
 8007558:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800755a:	2300      	movs	r3, #0
}
 800755c:	4618      	mov	r0, r3
 800755e:	370c      	adds	r7, #12
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr

08007568 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007570:	2300      	movs	r3, #0
 8007572:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00e      	beq.n	80075a4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	687a      	ldr	r2, [r7, #4]
 8007590:	6852      	ldr	r2, [r2, #4]
 8007592:	b2d2      	uxtb	r2, r2
 8007594:	4611      	mov	r1, r2
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	4798      	blx	r3
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d001      	beq.n	80075a4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80075a0:	2303      	movs	r3, #3
 80075a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80075a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b083      	sub	sp, #12
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
 80075b6:	460b      	mov	r3, r1
 80075b8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80075ba:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80075bc:	4618      	mov	r0, r3
 80075be:	370c      	adds	r7, #12
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b083      	sub	sp, #12
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80075d4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80075e2:	b480      	push	{r7}
 80075e4:	b085      	sub	sp, #20
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
 80075ea:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	7812      	ldrb	r2, [r2, #0]
 80075f8:	4413      	add	r3, r2
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	461a      	mov	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4413      	add	r3, r2
 800760a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800760c:	68fb      	ldr	r3, [r7, #12]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800761a:	b480      	push	{r7}
 800761c:	b087      	sub	sp, #28
 800761e:	af00      	add	r7, sp, #0
 8007620:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	781b      	ldrb	r3, [r3, #0]
 800762a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	3301      	adds	r3, #1
 8007630:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007638:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800763c:	021b      	lsls	r3, r3, #8
 800763e:	b21a      	sxth	r2, r3
 8007640:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007644:	4313      	orrs	r3, r2
 8007646:	b21b      	sxth	r3, r3
 8007648:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800764a:	89fb      	ldrh	r3, [r7, #14]
}
 800764c:	4618      	mov	r0, r3
 800764e:	371c      	adds	r7, #28
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr

08007658 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007662:	2300      	movs	r3, #0
 8007664:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	781b      	ldrb	r3, [r3, #0]
 800766a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d005      	beq.n	800767e <USBD_StdDevReq+0x26>
 8007672:	2b40      	cmp	r3, #64	@ 0x40
 8007674:	d857      	bhi.n	8007726 <USBD_StdDevReq+0xce>
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00f      	beq.n	800769a <USBD_StdDevReq+0x42>
 800767a:	2b20      	cmp	r3, #32
 800767c:	d153      	bne.n	8007726 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	32ae      	adds	r2, #174	@ 0xae
 8007688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
 8007694:	4603      	mov	r3, r0
 8007696:	73fb      	strb	r3, [r7, #15]
      break;
 8007698:	e04a      	b.n	8007730 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	785b      	ldrb	r3, [r3, #1]
 800769e:	2b09      	cmp	r3, #9
 80076a0:	d83b      	bhi.n	800771a <USBD_StdDevReq+0xc2>
 80076a2:	a201      	add	r2, pc, #4	@ (adr r2, 80076a8 <USBD_StdDevReq+0x50>)
 80076a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a8:	080076fd 	.word	0x080076fd
 80076ac:	08007711 	.word	0x08007711
 80076b0:	0800771b 	.word	0x0800771b
 80076b4:	08007707 	.word	0x08007707
 80076b8:	0800771b 	.word	0x0800771b
 80076bc:	080076db 	.word	0x080076db
 80076c0:	080076d1 	.word	0x080076d1
 80076c4:	0800771b 	.word	0x0800771b
 80076c8:	080076f3 	.word	0x080076f3
 80076cc:	080076e5 	.word	0x080076e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80076d0:	6839      	ldr	r1, [r7, #0]
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fa3e 	bl	8007b54 <USBD_GetDescriptor>
          break;
 80076d8:	e024      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80076da:	6839      	ldr	r1, [r7, #0]
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 fbf3 	bl	8007ec8 <USBD_SetAddress>
          break;
 80076e2:	e01f      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80076e4:	6839      	ldr	r1, [r7, #0]
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 fc32 	bl	8007f50 <USBD_SetConfig>
 80076ec:	4603      	mov	r3, r0
 80076ee:	73fb      	strb	r3, [r7, #15]
          break;
 80076f0:	e018      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80076f2:	6839      	ldr	r1, [r7, #0]
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f000 fcd5 	bl	80080a4 <USBD_GetConfig>
          break;
 80076fa:	e013      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80076fc:	6839      	ldr	r1, [r7, #0]
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 fd06 	bl	8008110 <USBD_GetStatus>
          break;
 8007704:	e00e      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007706:	6839      	ldr	r1, [r7, #0]
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f000 fd35 	bl	8008178 <USBD_SetFeature>
          break;
 800770e:	e009      	b.n	8007724 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007710:	6839      	ldr	r1, [r7, #0]
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 fd59 	bl	80081ca <USBD_ClrFeature>
          break;
 8007718:	e004      	b.n	8007724 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800771a:	6839      	ldr	r1, [r7, #0]
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f000 fdb0 	bl	8008282 <USBD_CtlError>
          break;
 8007722:	bf00      	nop
      }
      break;
 8007724:	e004      	b.n	8007730 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007726:	6839      	ldr	r1, [r7, #0]
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 fdaa 	bl	8008282 <USBD_CtlError>
      break;
 800772e:	bf00      	nop
  }

  return ret;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop

0800773c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007746:	2300      	movs	r3, #0
 8007748:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007752:	2b40      	cmp	r3, #64	@ 0x40
 8007754:	d005      	beq.n	8007762 <USBD_StdItfReq+0x26>
 8007756:	2b40      	cmp	r3, #64	@ 0x40
 8007758:	d852      	bhi.n	8007800 <USBD_StdItfReq+0xc4>
 800775a:	2b00      	cmp	r3, #0
 800775c:	d001      	beq.n	8007762 <USBD_StdItfReq+0x26>
 800775e:	2b20      	cmp	r3, #32
 8007760:	d14e      	bne.n	8007800 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007768:	b2db      	uxtb	r3, r3
 800776a:	3b01      	subs	r3, #1
 800776c:	2b02      	cmp	r3, #2
 800776e:	d840      	bhi.n	80077f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	889b      	ldrh	r3, [r3, #4]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b01      	cmp	r3, #1
 8007778:	d836      	bhi.n	80077e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	889b      	ldrh	r3, [r3, #4]
 800777e:	b2db      	uxtb	r3, r3
 8007780:	4619      	mov	r1, r3
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7ff ff13 	bl	80075ae <USBD_CoreFindIF>
 8007788:	4603      	mov	r3, r0
 800778a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800778c:	7bbb      	ldrb	r3, [r7, #14]
 800778e:	2bff      	cmp	r3, #255	@ 0xff
 8007790:	d01d      	beq.n	80077ce <USBD_StdItfReq+0x92>
 8007792:	7bbb      	ldrb	r3, [r7, #14]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d11a      	bne.n	80077ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007798:	7bba      	ldrb	r2, [r7, #14]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	32ae      	adds	r2, #174	@ 0xae
 800779e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00f      	beq.n	80077c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80077a8:	7bba      	ldrb	r2, [r7, #14]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80077b0:	7bba      	ldrb	r2, [r7, #14]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	32ae      	adds	r2, #174	@ 0xae
 80077b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	6839      	ldr	r1, [r7, #0]
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	4798      	blx	r3
 80077c2:	4603      	mov	r3, r0
 80077c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80077c6:	e004      	b.n	80077d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80077c8:	2303      	movs	r3, #3
 80077ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80077cc:	e001      	b.n	80077d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80077ce:	2303      	movs	r3, #3
 80077d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	88db      	ldrh	r3, [r3, #6]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d110      	bne.n	80077fc <USBD_StdItfReq+0xc0>
 80077da:	7bfb      	ldrb	r3, [r7, #15]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10d      	bne.n	80077fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 fe2c 	bl	800843e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80077e6:	e009      	b.n	80077fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fd49 	bl	8008282 <USBD_CtlError>
          break;
 80077f0:	e004      	b.n	80077fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80077f2:	6839      	ldr	r1, [r7, #0]
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fd44 	bl	8008282 <USBD_CtlError>
          break;
 80077fa:	e000      	b.n	80077fe <USBD_StdItfReq+0xc2>
          break;
 80077fc:	bf00      	nop
      }
      break;
 80077fe:	e004      	b.n	800780a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007800:	6839      	ldr	r1, [r7, #0]
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fd3d 	bl	8008282 <USBD_CtlError>
      break;
 8007808:	bf00      	nop
  }

  return ret;
 800780a:	7bfb      	ldrb	r3, [r7, #15]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b084      	sub	sp, #16
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	889b      	ldrh	r3, [r3, #4]
 8007826:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007830:	2b40      	cmp	r3, #64	@ 0x40
 8007832:	d007      	beq.n	8007844 <USBD_StdEPReq+0x30>
 8007834:	2b40      	cmp	r3, #64	@ 0x40
 8007836:	f200 8181 	bhi.w	8007b3c <USBD_StdEPReq+0x328>
 800783a:	2b00      	cmp	r3, #0
 800783c:	d02a      	beq.n	8007894 <USBD_StdEPReq+0x80>
 800783e:	2b20      	cmp	r3, #32
 8007840:	f040 817c 	bne.w	8007b3c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007844:	7bbb      	ldrb	r3, [r7, #14]
 8007846:	4619      	mov	r1, r3
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f7ff febd 	bl	80075c8 <USBD_CoreFindEP>
 800784e:	4603      	mov	r3, r0
 8007850:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007852:	7b7b      	ldrb	r3, [r7, #13]
 8007854:	2bff      	cmp	r3, #255	@ 0xff
 8007856:	f000 8176 	beq.w	8007b46 <USBD_StdEPReq+0x332>
 800785a:	7b7b      	ldrb	r3, [r7, #13]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f040 8172 	bne.w	8007b46 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007862:	7b7a      	ldrb	r2, [r7, #13]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800786a:	7b7a      	ldrb	r2, [r7, #13]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	32ae      	adds	r2, #174	@ 0xae
 8007870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	2b00      	cmp	r3, #0
 8007878:	f000 8165 	beq.w	8007b46 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800787c:	7b7a      	ldrb	r2, [r7, #13]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	32ae      	adds	r2, #174	@ 0xae
 8007882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	6839      	ldr	r1, [r7, #0]
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	4798      	blx	r3
 800788e:	4603      	mov	r3, r0
 8007890:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007892:	e158      	b.n	8007b46 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	785b      	ldrb	r3, [r3, #1]
 8007898:	2b03      	cmp	r3, #3
 800789a:	d008      	beq.n	80078ae <USBD_StdEPReq+0x9a>
 800789c:	2b03      	cmp	r3, #3
 800789e:	f300 8147 	bgt.w	8007b30 <USBD_StdEPReq+0x31c>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 809b 	beq.w	80079de <USBD_StdEPReq+0x1ca>
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d03c      	beq.n	8007926 <USBD_StdEPReq+0x112>
 80078ac:	e140      	b.n	8007b30 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d002      	beq.n	80078c0 <USBD_StdEPReq+0xac>
 80078ba:	2b03      	cmp	r3, #3
 80078bc:	d016      	beq.n	80078ec <USBD_StdEPReq+0xd8>
 80078be:	e02c      	b.n	800791a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80078c0:	7bbb      	ldrb	r3, [r7, #14]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00d      	beq.n	80078e2 <USBD_StdEPReq+0xce>
 80078c6:	7bbb      	ldrb	r3, [r7, #14]
 80078c8:	2b80      	cmp	r3, #128	@ 0x80
 80078ca:	d00a      	beq.n	80078e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80078cc:	7bbb      	ldrb	r3, [r7, #14]
 80078ce:	4619      	mov	r1, r3
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f001 f983 	bl	8008bdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80078d6:	2180      	movs	r1, #128	@ 0x80
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f001 f97f 	bl	8008bdc <USBD_LL_StallEP>
 80078de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80078e0:	e020      	b.n	8007924 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80078e2:	6839      	ldr	r1, [r7, #0]
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 fccc 	bl	8008282 <USBD_CtlError>
              break;
 80078ea:	e01b      	b.n	8007924 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	885b      	ldrh	r3, [r3, #2]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10e      	bne.n	8007912 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80078f4:	7bbb      	ldrb	r3, [r7, #14]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00b      	beq.n	8007912 <USBD_StdEPReq+0xfe>
 80078fa:	7bbb      	ldrb	r3, [r7, #14]
 80078fc:	2b80      	cmp	r3, #128	@ 0x80
 80078fe:	d008      	beq.n	8007912 <USBD_StdEPReq+0xfe>
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	88db      	ldrh	r3, [r3, #6]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d104      	bne.n	8007912 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007908:	7bbb      	ldrb	r3, [r7, #14]
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f965 	bl	8008bdc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 fd93 	bl	800843e <USBD_CtlSendStatus>

              break;
 8007918:	e004      	b.n	8007924 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800791a:	6839      	ldr	r1, [r7, #0]
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fcb0 	bl	8008282 <USBD_CtlError>
              break;
 8007922:	bf00      	nop
          }
          break;
 8007924:	e109      	b.n	8007b3a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d002      	beq.n	8007938 <USBD_StdEPReq+0x124>
 8007932:	2b03      	cmp	r3, #3
 8007934:	d016      	beq.n	8007964 <USBD_StdEPReq+0x150>
 8007936:	e04b      	b.n	80079d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00d      	beq.n	800795a <USBD_StdEPReq+0x146>
 800793e:	7bbb      	ldrb	r3, [r7, #14]
 8007940:	2b80      	cmp	r3, #128	@ 0x80
 8007942:	d00a      	beq.n	800795a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007944:	7bbb      	ldrb	r3, [r7, #14]
 8007946:	4619      	mov	r1, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f001 f947 	bl	8008bdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800794e:	2180      	movs	r1, #128	@ 0x80
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f001 f943 	bl	8008bdc <USBD_LL_StallEP>
 8007956:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007958:	e040      	b.n	80079dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fc90 	bl	8008282 <USBD_CtlError>
              break;
 8007962:	e03b      	b.n	80079dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	885b      	ldrh	r3, [r3, #2]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d136      	bne.n	80079da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800796c:	7bbb      	ldrb	r3, [r7, #14]
 800796e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007972:	2b00      	cmp	r3, #0
 8007974:	d004      	beq.n	8007980 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007976:	7bbb      	ldrb	r3, [r7, #14]
 8007978:	4619      	mov	r1, r3
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f001 f94d 	bl	8008c1a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 fd5c 	bl	800843e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007986:	7bbb      	ldrb	r3, [r7, #14]
 8007988:	4619      	mov	r1, r3
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff fe1c 	bl	80075c8 <USBD_CoreFindEP>
 8007990:	4603      	mov	r3, r0
 8007992:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007994:	7b7b      	ldrb	r3, [r7, #13]
 8007996:	2bff      	cmp	r3, #255	@ 0xff
 8007998:	d01f      	beq.n	80079da <USBD_StdEPReq+0x1c6>
 800799a:	7b7b      	ldrb	r3, [r7, #13]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d11c      	bne.n	80079da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80079a0:	7b7a      	ldrb	r2, [r7, #13]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80079a8:	7b7a      	ldrb	r2, [r7, #13]
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	32ae      	adds	r2, #174	@ 0xae
 80079ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d010      	beq.n	80079da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80079b8:	7b7a      	ldrb	r2, [r7, #13]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	32ae      	adds	r2, #174	@ 0xae
 80079be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	4798      	blx	r3
 80079ca:	4603      	mov	r3, r0
 80079cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80079ce:	e004      	b.n	80079da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80079d0:	6839      	ldr	r1, [r7, #0]
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fc55 	bl	8008282 <USBD_CtlError>
              break;
 80079d8:	e000      	b.n	80079dc <USBD_StdEPReq+0x1c8>
              break;
 80079da:	bf00      	nop
          }
          break;
 80079dc:	e0ad      	b.n	8007b3a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d002      	beq.n	80079f0 <USBD_StdEPReq+0x1dc>
 80079ea:	2b03      	cmp	r3, #3
 80079ec:	d033      	beq.n	8007a56 <USBD_StdEPReq+0x242>
 80079ee:	e099      	b.n	8007b24 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079f0:	7bbb      	ldrb	r3, [r7, #14]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d007      	beq.n	8007a06 <USBD_StdEPReq+0x1f2>
 80079f6:	7bbb      	ldrb	r3, [r7, #14]
 80079f8:	2b80      	cmp	r3, #128	@ 0x80
 80079fa:	d004      	beq.n	8007a06 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80079fc:	6839      	ldr	r1, [r7, #0]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fc3f 	bl	8008282 <USBD_CtlError>
                break;
 8007a04:	e093      	b.n	8007b2e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	da0b      	bge.n	8007a26 <USBD_StdEPReq+0x212>
 8007a0e:	7bbb      	ldrb	r3, [r7, #14]
 8007a10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007a14:	4613      	mov	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4413      	add	r3, r2
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	3310      	adds	r3, #16
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	4413      	add	r3, r2
 8007a22:	3304      	adds	r3, #4
 8007a24:	e00b      	b.n	8007a3e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a26:	7bbb      	ldrb	r3, [r7, #14]
 8007a28:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a2c:	4613      	mov	r3, r2
 8007a2e:	009b      	lsls	r3, r3, #2
 8007a30:	4413      	add	r3, r2
 8007a32:	009b      	lsls	r3, r3, #2
 8007a34:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	3304      	adds	r3, #4
 8007a3e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	2200      	movs	r2, #0
 8007a44:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	330e      	adds	r3, #14
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fc94 	bl	800837c <USBD_CtlSendData>
              break;
 8007a54:	e06b      	b.n	8007b2e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007a56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	da11      	bge.n	8007a82 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	f003 020f 	and.w	r2, r3, #15
 8007a64:	6879      	ldr	r1, [r7, #4]
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	440b      	add	r3, r1
 8007a70:	3323      	adds	r3, #35	@ 0x23
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d117      	bne.n	8007aa8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007a78:	6839      	ldr	r1, [r7, #0]
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 fc01 	bl	8008282 <USBD_CtlError>
                  break;
 8007a80:	e055      	b.n	8007b2e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a82:	7bbb      	ldrb	r3, [r7, #14]
 8007a84:	f003 020f 	and.w	r2, r3, #15
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	440b      	add	r3, r1
 8007a94:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d104      	bne.n	8007aa8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007a9e:	6839      	ldr	r1, [r7, #0]
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 fbee 	bl	8008282 <USBD_CtlError>
                  break;
 8007aa6:	e042      	b.n	8007b2e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007aa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	da0b      	bge.n	8007ac8 <USBD_StdEPReq+0x2b4>
 8007ab0:	7bbb      	ldrb	r3, [r7, #14]
 8007ab2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	4413      	add	r3, r2
 8007abc:	009b      	lsls	r3, r3, #2
 8007abe:	3310      	adds	r3, #16
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	3304      	adds	r3, #4
 8007ac6:	e00b      	b.n	8007ae0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
 8007aca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ace:	4613      	mov	r3, r2
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	4413      	add	r3, r2
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ada:	687a      	ldr	r2, [r7, #4]
 8007adc:	4413      	add	r3, r2
 8007ade:	3304      	adds	r3, #4
 8007ae0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007ae2:	7bbb      	ldrb	r3, [r7, #14]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d002      	beq.n	8007aee <USBD_StdEPReq+0x2da>
 8007ae8:	7bbb      	ldrb	r3, [r7, #14]
 8007aea:	2b80      	cmp	r3, #128	@ 0x80
 8007aec:	d103      	bne.n	8007af6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2200      	movs	r2, #0
 8007af2:	739a      	strb	r2, [r3, #14]
 8007af4:	e00e      	b.n	8007b14 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007af6:	7bbb      	ldrb	r3, [r7, #14]
 8007af8:	4619      	mov	r1, r3
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f001 f8ac 	bl	8008c58 <USBD_LL_IsStallEP>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d003      	beq.n	8007b0e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	739a      	strb	r2, [r3, #14]
 8007b0c:	e002      	b.n	8007b14 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	2200      	movs	r2, #0
 8007b12:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	330e      	adds	r3, #14
 8007b18:	2202      	movs	r2, #2
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fc2d 	bl	800837c <USBD_CtlSendData>
              break;
 8007b22:	e004      	b.n	8007b2e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007b24:	6839      	ldr	r1, [r7, #0]
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 fbab 	bl	8008282 <USBD_CtlError>
              break;
 8007b2c:	bf00      	nop
          }
          break;
 8007b2e:	e004      	b.n	8007b3a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007b30:	6839      	ldr	r1, [r7, #0]
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 fba5 	bl	8008282 <USBD_CtlError>
          break;
 8007b38:	bf00      	nop
      }
      break;
 8007b3a:	e005      	b.n	8007b48 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007b3c:	6839      	ldr	r1, [r7, #0]
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fb9f 	bl	8008282 <USBD_CtlError>
      break;
 8007b44:	e000      	b.n	8007b48 <USBD_StdEPReq+0x334>
      break;
 8007b46:	bf00      	nop
  }

  return ret;
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
	...

08007b54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b086      	sub	sp, #24
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
 8007b62:	2300      	movs	r3, #0
 8007b64:	617b      	str	r3, [r7, #20]
  uint8_t err = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	74fb      	strb	r3, [r7, #19]

  switch (req->wValue >> 8)
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	885b      	ldrh	r3, [r3, #2]
 8007b6e:	0a1b      	lsrs	r3, r3, #8
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	3b01      	subs	r3, #1
 8007b74:	2b0e      	cmp	r3, #14
 8007b76:	f200 8179 	bhi.w	8007e6c <USBD_GetDescriptor+0x318>
 8007b7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b80 <USBD_GetDescriptor+0x2c>)
 8007b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b80:	08007bf1 	.word	0x08007bf1
 8007b84:	08007c09 	.word	0x08007c09
 8007b88:	08007c49 	.word	0x08007c49
 8007b8c:	08007e6d 	.word	0x08007e6d
 8007b90:	08007e6d 	.word	0x08007e6d
 8007b94:	08007e0d 	.word	0x08007e0d
 8007b98:	08007e39 	.word	0x08007e39
 8007b9c:	08007e6d 	.word	0x08007e6d
 8007ba0:	08007e6d 	.word	0x08007e6d
 8007ba4:	08007e6d 	.word	0x08007e6d
 8007ba8:	08007e6d 	.word	0x08007e6d
 8007bac:	08007e6d 	.word	0x08007e6d
 8007bb0:	08007e6d 	.word	0x08007e6d
 8007bb4:	08007e6d 	.word	0x08007e6d
 8007bb8:	08007bbd 	.word	0x08007bbd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bc2:	69db      	ldr	r3, [r3, #28]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d00b      	beq.n	8007be0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	7c12      	ldrb	r2, [r2, #16]
 8007bd4:	f107 010a 	add.w	r1, r7, #10
 8007bd8:	4610      	mov	r0, r2
 8007bda:	4798      	blx	r3
 8007bdc:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007bde:	e14d      	b.n	8007e7c <USBD_GetDescriptor+0x328>
        USBD_CtlError(pdev, req);
 8007be0:	6839      	ldr	r1, [r7, #0]
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 fb4d 	bl	8008282 <USBD_CtlError>
        err++;
 8007be8:	7cfb      	ldrb	r3, [r7, #19]
 8007bea:	3301      	adds	r3, #1
 8007bec:	74fb      	strb	r3, [r7, #19]
      break;
 8007bee:	e145      	b.n	8007e7c <USBD_GetDescriptor+0x328>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	7c12      	ldrb	r2, [r2, #16]
 8007bfc:	f107 010a 	add.w	r1, r7, #10
 8007c00:	4610      	mov	r0, r2
 8007c02:	4798      	blx	r3
 8007c04:	6178      	str	r0, [r7, #20]
      break;
 8007c06:	e139      	b.n	8007e7c <USBD_GetDescriptor+0x328>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	7c1b      	ldrb	r3, [r3, #16]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d10d      	bne.n	8007c2c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c18:	f107 020a 	add.w	r2, r7, #10
 8007c1c:	4610      	mov	r0, r2
 8007c1e:	4798      	blx	r3
 8007c20:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	3301      	adds	r3, #1
 8007c26:	2202      	movs	r2, #2
 8007c28:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007c2a:	e127      	b.n	8007e7c <USBD_GetDescriptor+0x328>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c34:	f107 020a 	add.w	r2, r7, #10
 8007c38:	4610      	mov	r0, r2
 8007c3a:	4798      	blx	r3
 8007c3c:	6178      	str	r0, [r7, #20]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	3301      	adds	r3, #1
 8007c42:	2202      	movs	r2, #2
 8007c44:	701a      	strb	r2, [r3, #0]
      break;
 8007c46:	e119      	b.n	8007e7c <USBD_GetDescriptor+0x328>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	885b      	ldrh	r3, [r3, #2]
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b05      	cmp	r3, #5
 8007c50:	f200 80ac 	bhi.w	8007dac <USBD_GetDescriptor+0x258>
 8007c54:	a201      	add	r2, pc, #4	@ (adr r2, 8007c5c <USBD_GetDescriptor+0x108>)
 8007c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c5a:	bf00      	nop
 8007c5c:	08007c75 	.word	0x08007c75
 8007c60:	08007ca9 	.word	0x08007ca9
 8007c64:	08007cdd 	.word	0x08007cdd
 8007c68:	08007d11 	.word	0x08007d11
 8007c6c:	08007d45 	.word	0x08007d45
 8007c70:	08007d79 	.word	0x08007d79
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00b      	beq.n	8007c98 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	7c12      	ldrb	r2, [r2, #16]
 8007c8c:	f107 010a 	add.w	r1, r7, #10
 8007c90:	4610      	mov	r0, r2
 8007c92:	4798      	blx	r3
 8007c94:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c96:	e0b8      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007c98:	6839      	ldr	r1, [r7, #0]
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 faf1 	bl	8008282 <USBD_CtlError>
            err++;
 8007ca0:	7cfb      	ldrb	r3, [r7, #19]
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	74fb      	strb	r3, [r7, #19]
          break;
 8007ca6:	e0b0      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d00b      	beq.n	8007ccc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	687a      	ldr	r2, [r7, #4]
 8007cbe:	7c12      	ldrb	r2, [r2, #16]
 8007cc0:	f107 010a 	add.w	r1, r7, #10
 8007cc4:	4610      	mov	r0, r2
 8007cc6:	4798      	blx	r3
 8007cc8:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cca:	e09e      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007ccc:	6839      	ldr	r1, [r7, #0]
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f000 fad7 	bl	8008282 <USBD_CtlError>
            err++;
 8007cd4:	7cfb      	ldrb	r3, [r7, #19]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	74fb      	strb	r3, [r7, #19]
          break;
 8007cda:	e096      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00b      	beq.n	8007d00 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	7c12      	ldrb	r2, [r2, #16]
 8007cf4:	f107 010a 	add.w	r1, r7, #10
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	4798      	blx	r3
 8007cfc:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cfe:	e084      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007d00:	6839      	ldr	r1, [r7, #0]
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fabd 	bl	8008282 <USBD_CtlError>
            err++;
 8007d08:	7cfb      	ldrb	r3, [r7, #19]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	74fb      	strb	r3, [r7, #19]
          break;
 8007d0e:	e07c      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00b      	beq.n	8007d34 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	7c12      	ldrb	r2, [r2, #16]
 8007d28:	f107 010a 	add.w	r1, r7, #10
 8007d2c:	4610      	mov	r0, r2
 8007d2e:	4798      	blx	r3
 8007d30:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d32:	e06a      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007d34:	6839      	ldr	r1, [r7, #0]
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 faa3 	bl	8008282 <USBD_CtlError>
            err++;
 8007d3c:	7cfb      	ldrb	r3, [r7, #19]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	74fb      	strb	r3, [r7, #19]
          break;
 8007d42:	e062      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d4a:	695b      	ldr	r3, [r3, #20]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00b      	beq.n	8007d68 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d56:	695b      	ldr	r3, [r3, #20]
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	7c12      	ldrb	r2, [r2, #16]
 8007d5c:	f107 010a 	add.w	r1, r7, #10
 8007d60:	4610      	mov	r0, r2
 8007d62:	4798      	blx	r3
 8007d64:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d66:	e050      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007d68:	6839      	ldr	r1, [r7, #0]
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 fa89 	bl	8008282 <USBD_CtlError>
            err++;
 8007d70:	7cfb      	ldrb	r3, [r7, #19]
 8007d72:	3301      	adds	r3, #1
 8007d74:	74fb      	strb	r3, [r7, #19]
          break;
 8007d76:	e048      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d7e:	699b      	ldr	r3, [r3, #24]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00b      	beq.n	8007d9c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	7c12      	ldrb	r2, [r2, #16]
 8007d90:	f107 010a 	add.w	r1, r7, #10
 8007d94:	4610      	mov	r0, r2
 8007d96:	4798      	blx	r3
 8007d98:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007d9a:	e036      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>
            USBD_CtlError(pdev, req);
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 fa6f 	bl	8008282 <USBD_CtlError>
            err++;
 8007da4:	7cfb      	ldrb	r3, [r7, #19]
 8007da6:	3301      	adds	r3, #1
 8007da8:	74fb      	strb	r3, [r7, #19]
          break;
 8007daa:	e02e      	b.n	8007e0a <USBD_GetDescriptor+0x2b6>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          pbuf = NULL;
 8007dac:	2300      	movs	r3, #0
 8007dae:	617b      	str	r3, [r7, #20]

          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8007db0:	2300      	movs	r3, #0
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	e020      	b.n	8007df8 <USBD_GetDescriptor+0x2a4>
          {
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	32ae      	adds	r2, #174	@ 0xae
 8007dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d015      	beq.n	8007df2 <USBD_GetDescriptor+0x29e>
            {
              pdev->classId = idx;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	32ae      	adds	r2, #174	@ 0xae
 8007dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dda:	683a      	ldr	r2, [r7, #0]
 8007ddc:	8852      	ldrh	r2, [r2, #2]
 8007dde:	b2d1      	uxtb	r1, r2
 8007de0:	f107 020a 	add.w	r2, r7, #10
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	4798      	blx	r3
 8007de8:	6178      	str	r0, [r7, #20]

              if (pbuf == NULL) /* This means that no class recognized the string index */
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10a      	bne.n	8007e06 <USBD_GetDescriptor+0x2b2>
              {
                continue;
 8007df0:	bf00      	nop
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	3301      	adds	r3, #1
 8007df6:	60fb      	str	r3, [r7, #12]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d3d8      	bcc.n	8007db6 <USBD_GetDescriptor+0x262>

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007e04:	e000      	b.n	8007e08 <USBD_GetDescriptor+0x2b4>
                break;
 8007e06:	bf00      	nop
          break;
 8007e08:	bf00      	nop
      }
      break;
 8007e0a:	e037      	b.n	8007e7c <USBD_GetDescriptor+0x328>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	7c1b      	ldrb	r3, [r3, #16]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d109      	bne.n	8007e28 <USBD_GetDescriptor+0x2d4>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1c:	f107 020a 	add.w	r2, r7, #10
 8007e20:	4610      	mov	r0, r2
 8007e22:	4798      	blx	r3
 8007e24:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e26:	e029      	b.n	8007e7c <USBD_GetDescriptor+0x328>
        USBD_CtlError(pdev, req);
 8007e28:	6839      	ldr	r1, [r7, #0]
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 fa29 	bl	8008282 <USBD_CtlError>
        err++;
 8007e30:	7cfb      	ldrb	r3, [r7, #19]
 8007e32:	3301      	adds	r3, #1
 8007e34:	74fb      	strb	r3, [r7, #19]
      break;
 8007e36:	e021      	b.n	8007e7c <USBD_GetDescriptor+0x328>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	7c1b      	ldrb	r3, [r3, #16]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10d      	bne.n	8007e5c <USBD_GetDescriptor+0x308>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e48:	f107 020a 	add.w	r2, r7, #10
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	4798      	blx	r3
 8007e50:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	3301      	adds	r3, #1
 8007e56:	2207      	movs	r2, #7
 8007e58:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007e5a:	e00f      	b.n	8007e7c <USBD_GetDescriptor+0x328>
        USBD_CtlError(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fa0f 	bl	8008282 <USBD_CtlError>
        err++;
 8007e64:	7cfb      	ldrb	r3, [r7, #19]
 8007e66:	3301      	adds	r3, #1
 8007e68:	74fb      	strb	r3, [r7, #19]
      break;
 8007e6a:	e007      	b.n	8007e7c <USBD_GetDescriptor+0x328>

    default:
      USBD_CtlError(pdev, req);
 8007e6c:	6839      	ldr	r1, [r7, #0]
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fa07 	bl	8008282 <USBD_CtlError>
      err++;
 8007e74:	7cfb      	ldrb	r3, [r7, #19]
 8007e76:	3301      	adds	r3, #1
 8007e78:	74fb      	strb	r3, [r7, #19]
      break;
 8007e7a:	bf00      	nop
  }

  if (err != 0U)
 8007e7c:	7cfb      	ldrb	r3, [r7, #19]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d11e      	bne.n	8007ec0 <USBD_GetDescriptor+0x36c>
  {
    return;
  }

  if (req->wLength != 0U)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	88db      	ldrh	r3, [r3, #6]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d016      	beq.n	8007eb8 <USBD_GetDescriptor+0x364>
  {
    if (len != 0U)
 8007e8a:	897b      	ldrh	r3, [r7, #10]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d00e      	beq.n	8007eae <USBD_GetDescriptor+0x35a>
    {
      len = MIN(len, req->wLength);
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	88da      	ldrh	r2, [r3, #6]
 8007e94:	897b      	ldrh	r3, [r7, #10]
 8007e96:	4293      	cmp	r3, r2
 8007e98:	bf28      	it	cs
 8007e9a:	4613      	movcs	r3, r2
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	817b      	strh	r3, [r7, #10]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007ea0:	897b      	ldrh	r3, [r7, #10]
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	6979      	ldr	r1, [r7, #20]
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fa68 	bl	800837c <USBD_CtlSendData>
 8007eac:	e009      	b.n	8007ec2 <USBD_GetDescriptor+0x36e>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007eae:	6839      	ldr	r1, [r7, #0]
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 f9e6 	bl	8008282 <USBD_CtlError>
 8007eb6:	e004      	b.n	8007ec2 <USBD_GetDescriptor+0x36e>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fac0 	bl	800843e <USBD_CtlSendStatus>
 8007ebe:	e000      	b.n	8007ec2 <USBD_GetDescriptor+0x36e>
    return;
 8007ec0:	bf00      	nop
  }
}
 8007ec2:	3718      	adds	r7, #24
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	889b      	ldrh	r3, [r3, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d131      	bne.n	8007f3e <USBD_SetAddress+0x76>
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	88db      	ldrh	r3, [r3, #6]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d12d      	bne.n	8007f3e <USBD_SetAddress+0x76>
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	885b      	ldrh	r3, [r3, #2]
 8007ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007ee8:	d829      	bhi.n	8007f3e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	885b      	ldrh	r3, [r3, #2]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ef4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	2b03      	cmp	r3, #3
 8007f00:	d104      	bne.n	8007f0c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f9bc 	bl	8008282 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f0a:	e01d      	b.n	8007f48 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	7bfa      	ldrb	r2, [r7, #15]
 8007f10:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	4619      	mov	r1, r3
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fec9 	bl	8008cb0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fa8d 	bl	800843e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007f24:	7bfb      	ldrb	r3, [r7, #15]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2202      	movs	r2, #2
 8007f2e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f32:	e009      	b.n	8007f48 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f3c:	e004      	b.n	8007f48 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007f3e:	6839      	ldr	r1, [r7, #0]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f000 f99e 	bl	8008282 <USBD_CtlError>
  }
}
 8007f46:	bf00      	nop
 8007f48:	bf00      	nop
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	885b      	ldrh	r3, [r3, #2]
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	4b4e      	ldr	r3, [pc, #312]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f66:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007f68:	4b4d      	ldr	r3, [pc, #308]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f6a:	781b      	ldrb	r3, [r3, #0]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d905      	bls.n	8007f7c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 f985 	bl	8008282 <USBD_CtlError>
    return USBD_FAIL;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e08c      	b.n	8008096 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d002      	beq.n	8007f8e <USBD_SetConfig+0x3e>
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d029      	beq.n	8007fe0 <USBD_SetConfig+0x90>
 8007f8c:	e075      	b.n	800807a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007f8e:	4b44      	ldr	r3, [pc, #272]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d020      	beq.n	8007fd8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007f96:	4b42      	ldr	r3, [pc, #264]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007fa0:	4b3f      	ldr	r3, [pc, #252]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f7fe ffb6 	bl	8006f18 <USBD_SetClassConfig>
 8007fac:	4603      	mov	r3, r0
 8007fae:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d008      	beq.n	8007fc8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007fb6:	6839      	ldr	r1, [r7, #0]
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 f962 	bl	8008282 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007fc6:	e065      	b.n	8008094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fa38 	bl	800843e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2203      	movs	r2, #3
 8007fd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007fd6:	e05d      	b.n	8008094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fa30 	bl	800843e <USBD_CtlSendStatus>
      break;
 8007fde:	e059      	b.n	8008094 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007fe0:	4b2f      	ldr	r3, [pc, #188]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d112      	bne.n	800800e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007ff2:	781b      	ldrb	r3, [r3, #0]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007ffa:	4b29      	ldr	r3, [pc, #164]	@ (80080a0 <USBD_SetConfig+0x150>)
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	4619      	mov	r1, r3
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f7fe ffa5 	bl	8006f50 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f000 fa19 	bl	800843e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800800c:	e042      	b.n	8008094 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800800e:	4b24      	ldr	r3, [pc, #144]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	461a      	mov	r2, r3
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	429a      	cmp	r2, r3
 800801a:	d02a      	beq.n	8008072 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	4619      	mov	r1, r3
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f7fe ff93 	bl	8006f50 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800802a:	4b1d      	ldr	r3, [pc, #116]	@ (80080a0 <USBD_SetConfig+0x150>)
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	461a      	mov	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008034:	4b1a      	ldr	r3, [pc, #104]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	4619      	mov	r1, r3
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f7fe ff6c 	bl	8006f18 <USBD_SetClassConfig>
 8008040:	4603      	mov	r3, r0
 8008042:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d00f      	beq.n	800806a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800804a:	6839      	ldr	r1, [r7, #0]
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f000 f918 	bl	8008282 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	4619      	mov	r1, r3
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7fe ff78 	bl	8006f50 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2202      	movs	r2, #2
 8008064:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008068:	e014      	b.n	8008094 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 f9e7 	bl	800843e <USBD_CtlSendStatus>
      break;
 8008070:	e010      	b.n	8008094 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f9e3 	bl	800843e <USBD_CtlSendStatus>
      break;
 8008078:	e00c      	b.n	8008094 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f900 	bl	8008282 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008082:	4b07      	ldr	r3, [pc, #28]	@ (80080a0 <USBD_SetConfig+0x150>)
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	4619      	mov	r1, r3
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	f7fe ff61 	bl	8006f50 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800808e:	2303      	movs	r3, #3
 8008090:	73fb      	strb	r3, [r7, #15]
      break;
 8008092:	bf00      	nop
  }

  return ret;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000347 	.word	0x20000347

080080a4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
 80080ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	88db      	ldrh	r3, [r3, #6]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d004      	beq.n	80080c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80080b6:	6839      	ldr	r1, [r7, #0]
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f8e2 	bl	8008282 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80080be:	e023      	b.n	8008108 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	dc02      	bgt.n	80080d2 <USBD_GetConfig+0x2e>
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	dc03      	bgt.n	80080d8 <USBD_GetConfig+0x34>
 80080d0:	e015      	b.n	80080fe <USBD_GetConfig+0x5a>
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d00b      	beq.n	80080ee <USBD_GetConfig+0x4a>
 80080d6:	e012      	b.n	80080fe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	3308      	adds	r3, #8
 80080e2:	2201      	movs	r2, #1
 80080e4:	4619      	mov	r1, r3
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 f948 	bl	800837c <USBD_CtlSendData>
        break;
 80080ec:	e00c      	b.n	8008108 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	3304      	adds	r3, #4
 80080f2:	2201      	movs	r2, #1
 80080f4:	4619      	mov	r1, r3
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f940 	bl	800837c <USBD_CtlSendData>
        break;
 80080fc:	e004      	b.n	8008108 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80080fe:	6839      	ldr	r1, [r7, #0]
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f8be 	bl	8008282 <USBD_CtlError>
        break;
 8008106:	bf00      	nop
}
 8008108:	bf00      	nop
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b082      	sub	sp, #8
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008120:	b2db      	uxtb	r3, r3
 8008122:	3b01      	subs	r3, #1
 8008124:	2b02      	cmp	r3, #2
 8008126:	d81e      	bhi.n	8008166 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	88db      	ldrh	r3, [r3, #6]
 800812c:	2b02      	cmp	r3, #2
 800812e:	d004      	beq.n	800813a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008130:	6839      	ldr	r1, [r7, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f8a5 	bl	8008282 <USBD_CtlError>
        break;
 8008138:	e01a      	b.n	8008170 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2201      	movs	r2, #1
 800813e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	f043 0202 	orr.w	r2, r3, #2
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	330c      	adds	r3, #12
 800815a:	2202      	movs	r2, #2
 800815c:	4619      	mov	r1, r3
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f90c 	bl	800837c <USBD_CtlSendData>
      break;
 8008164:	e004      	b.n	8008170 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008166:	6839      	ldr	r1, [r7, #0]
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 f88a 	bl	8008282 <USBD_CtlError>
      break;
 800816e:	bf00      	nop
  }
}
 8008170:	bf00      	nop
 8008172:	3708      	adds	r7, #8
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	885b      	ldrh	r3, [r3, #2]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d107      	bne.n	800819a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f953 	bl	800843e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008198:	e013      	b.n	80081c2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	885b      	ldrh	r3, [r3, #2]
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d10b      	bne.n	80081ba <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	889b      	ldrh	r3, [r3, #4]
 80081a6:	0a1b      	lsrs	r3, r3, #8
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	b2da      	uxtb	r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 f943 	bl	800843e <USBD_CtlSendStatus>
}
 80081b8:	e003      	b.n	80081c2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80081ba:	6839      	ldr	r1, [r7, #0]
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 f860 	bl	8008282 <USBD_CtlError>
}
 80081c2:	bf00      	nop
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b082      	sub	sp, #8
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	3b01      	subs	r3, #1
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d80b      	bhi.n	80081fa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	885b      	ldrh	r3, [r3, #2]
 80081e6:	2b01      	cmp	r3, #1
 80081e8:	d10c      	bne.n	8008204 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 f923 	bl	800843e <USBD_CtlSendStatus>
      }
      break;
 80081f8:	e004      	b.n	8008204 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80081fa:	6839      	ldr	r1, [r7, #0]
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f840 	bl	8008282 <USBD_CtlError>
      break;
 8008202:	e000      	b.n	8008206 <USBD_ClrFeature+0x3c>
      break;
 8008204:	bf00      	nop
  }
}
 8008206:	bf00      	nop
 8008208:	3708      	adds	r7, #8
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	781a      	ldrb	r2, [r3, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	3301      	adds	r3, #1
 8008228:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	781a      	ldrb	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	3301      	adds	r3, #1
 8008236:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008238:	68f8      	ldr	r0, [r7, #12]
 800823a:	f7ff f9ee 	bl	800761a <SWAPBYTE>
 800823e:	4603      	mov	r3, r0
 8008240:	461a      	mov	r2, r3
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	3301      	adds	r3, #1
 800824a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	3301      	adds	r3, #1
 8008250:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f7ff f9e1 	bl	800761a <SWAPBYTE>
 8008258:	4603      	mov	r3, r0
 800825a:	461a      	mov	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3301      	adds	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	3301      	adds	r3, #1
 800826a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800826c:	68f8      	ldr	r0, [r7, #12]
 800826e:	f7ff f9d4 	bl	800761a <SWAPBYTE>
 8008272:	4603      	mov	r3, r0
 8008274:	461a      	mov	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	80da      	strh	r2, [r3, #6]
}
 800827a:	bf00      	nop
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008282:	b580      	push	{r7, lr}
 8008284:	b082      	sub	sp, #8
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
 800828a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800828c:	2180      	movs	r1, #128	@ 0x80
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 fca4 	bl	8008bdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008294:	2100      	movs	r1, #0
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f000 fca0 	bl	8008bdc <USBD_LL_StallEP>
}
 800829c:	bf00      	nop
 800829e:	3708      	adds	r7, #8
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80082b0:	2300      	movs	r3, #0
 80082b2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d042      	beq.n	8008340 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80082be:	6938      	ldr	r0, [r7, #16]
 80082c0:	f000 f842 	bl	8008348 <USBD_GetLen>
 80082c4:	4603      	mov	r3, r0
 80082c6:	3301      	adds	r3, #1
 80082c8:	005b      	lsls	r3, r3, #1
 80082ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082ce:	d808      	bhi.n	80082e2 <USBD_GetString+0x3e>
 80082d0:	6938      	ldr	r0, [r7, #16]
 80082d2:	f000 f839 	bl	8008348 <USBD_GetLen>
 80082d6:	4603      	mov	r3, r0
 80082d8:	3301      	adds	r3, #1
 80082da:	b29b      	uxth	r3, r3
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	b29a      	uxth	r2, r3
 80082e0:	e001      	b.n	80082e6 <USBD_GetString+0x42>
 80082e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80082ea:	7dfb      	ldrb	r3, [r7, #23]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	4413      	add	r3, r2
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	7812      	ldrb	r2, [r2, #0]
 80082f4:	701a      	strb	r2, [r3, #0]
  idx++;
 80082f6:	7dfb      	ldrb	r3, [r7, #23]
 80082f8:	3301      	adds	r3, #1
 80082fa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80082fc:	7dfb      	ldrb	r3, [r7, #23]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	4413      	add	r3, r2
 8008302:	2203      	movs	r2, #3
 8008304:	701a      	strb	r2, [r3, #0]
  idx++;
 8008306:	7dfb      	ldrb	r3, [r7, #23]
 8008308:	3301      	adds	r3, #1
 800830a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800830c:	e013      	b.n	8008336 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800830e:	7dfb      	ldrb	r3, [r7, #23]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	4413      	add	r3, r2
 8008314:	693a      	ldr	r2, [r7, #16]
 8008316:	7812      	ldrb	r2, [r2, #0]
 8008318:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	3301      	adds	r3, #1
 800831e:	613b      	str	r3, [r7, #16]
    idx++;
 8008320:	7dfb      	ldrb	r3, [r7, #23]
 8008322:	3301      	adds	r3, #1
 8008324:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008326:	7dfb      	ldrb	r3, [r7, #23]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	4413      	add	r3, r2
 800832c:	2200      	movs	r2, #0
 800832e:	701a      	strb	r2, [r3, #0]
    idx++;
 8008330:	7dfb      	ldrb	r3, [r7, #23]
 8008332:	3301      	adds	r3, #1
 8008334:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d1e7      	bne.n	800830e <USBD_GetString+0x6a>
 800833e:	e000      	b.n	8008342 <USBD_GetString+0x9e>
    return;
 8008340:	bf00      	nop
  }
}
 8008342:	3718      	adds	r7, #24
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008348:	b480      	push	{r7}
 800834a:	b085      	sub	sp, #20
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008350:	2300      	movs	r3, #0
 8008352:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008358:	e005      	b.n	8008366 <USBD_GetLen+0x1e>
  {
    len++;
 800835a:	7bfb      	ldrb	r3, [r7, #15]
 800835c:	3301      	adds	r3, #1
 800835e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	3301      	adds	r3, #1
 8008364:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1f5      	bne.n	800835a <USBD_GetLen+0x12>
  }

  return len;
 800836e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3714      	adds	r7, #20
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	60b9      	str	r1, [r7, #8]
 8008386:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2202      	movs	r2, #2
 800838c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	68ba      	ldr	r2, [r7, #8]
 800839a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	687a      	ldr	r2, [r7, #4]
 80083a0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68ba      	ldr	r2, [r7, #8]
 80083a6:	2100      	movs	r1, #0
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f000 fca0 	bl	8008cee <USBD_LL_Transmit>

  return USBD_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	68ba      	ldr	r2, [r7, #8]
 80083c8:	2100      	movs	r1, #0
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f000 fc8f 	bl	8008cee <USBD_LL_Transmit>

  return USBD_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}

080083da <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80083da:	b580      	push	{r7, lr}
 80083dc:	b084      	sub	sp, #16
 80083de:	af00      	add	r7, sp, #0
 80083e0:	60f8      	str	r0, [r7, #12]
 80083e2:	60b9      	str	r1, [r7, #8]
 80083e4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2203      	movs	r2, #3
 80083ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	2100      	movs	r1, #0
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f000 fc8f 	bl	8008d30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3710      	adds	r7, #16
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	2100      	movs	r1, #0
 800842e:	68f8      	ldr	r0, [r7, #12]
 8008430:	f000 fc7e 	bl	8008d30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008434:	2300      	movs	r3, #0
}
 8008436:	4618      	mov	r0, r3
 8008438:	3710      	adds	r7, #16
 800843a:	46bd      	mov	sp, r7
 800843c:	bd80      	pop	{r7, pc}

0800843e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800843e:	b580      	push	{r7, lr}
 8008440:	b082      	sub	sp, #8
 8008442:	af00      	add	r7, sp, #0
 8008444:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2204      	movs	r2, #4
 800844a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800844e:	2300      	movs	r3, #0
 8008450:	2200      	movs	r2, #0
 8008452:	2100      	movs	r1, #0
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f000 fc4a 	bl	8008cee <USBD_LL_Transmit>

  return USBD_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3708      	adds	r7, #8
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2205      	movs	r2, #5
 8008470:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008474:	2300      	movs	r3, #0
 8008476:	2200      	movs	r2, #0
 8008478:	2100      	movs	r1, #0
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fc58 	bl	8008d30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
	...

0800848c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008490:	2200      	movs	r2, #0
 8008492:	4912      	ldr	r1, [pc, #72]	@ (80084dc <MX_USB_DEVICE_Init+0x50>)
 8008494:	4812      	ldr	r0, [pc, #72]	@ (80084e0 <MX_USB_DEVICE_Init+0x54>)
 8008496:	f7fe fca7 	bl	8006de8 <USBD_Init>
 800849a:	4603      	mov	r3, r0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d001      	beq.n	80084a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80084a0:	f7f8 faa8 	bl	80009f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK)
 80084a4:	490f      	ldr	r1, [pc, #60]	@ (80084e4 <MX_USB_DEVICE_Init+0x58>)
 80084a6:	480e      	ldr	r0, [pc, #56]	@ (80084e0 <MX_USB_DEVICE_Init+0x54>)
 80084a8:	f7fe fcce 	bl	8006e48 <USBD_RegisterClass>
 80084ac:	4603      	mov	r3, r0
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d001      	beq.n	80084b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80084b2:	f7f8 fa9f 	bl	80009f4 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_fops_FS) != USBD_OK)
 80084b6:	490c      	ldr	r1, [pc, #48]	@ (80084e8 <MX_USB_DEVICE_Init+0x5c>)
 80084b8:	4809      	ldr	r0, [pc, #36]	@ (80084e0 <MX_USB_DEVICE_Init+0x54>)
 80084ba:	f7fe f865 	bl	8006588 <USBD_DFU_RegisterMedia>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80084c4:	f7f8 fa96 	bl	80009f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80084c8:	4805      	ldr	r0, [pc, #20]	@ (80084e0 <MX_USB_DEVICE_Init+0x54>)
 80084ca:	f7fe fcf3 	bl	8006eb4 <USBD_Start>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80084d4:	f7f8 fa8e 	bl	80009f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80084d8:	bf00      	nop
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	20000070 	.word	0x20000070
 80084e0:	20000348 	.word	0x20000348
 80084e4:	2000000c 	.word	0x2000000c
 80084e8:	200000d0 	.word	0x200000d0

080084ec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	4603      	mov	r3, r0
 80084f4:	6039      	str	r1, [r7, #0]
 80084f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	2212      	movs	r2, #18
 80084fc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80084fe:	4b03      	ldr	r3, [pc, #12]	@ (800850c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008500:	4618      	mov	r0, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	20000090 	.word	0x20000090

08008510 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	4603      	mov	r3, r0
 8008518:	6039      	str	r1, [r7, #0]
 800851a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	2204      	movs	r2, #4
 8008520:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008522:	4b03      	ldr	r3, [pc, #12]	@ (8008530 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008524:	4618      	mov	r0, r3
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr
 8008530:	200000b0 	.word	0x200000b0

08008534 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b082      	sub	sp, #8
 8008538:	af00      	add	r7, sp, #0
 800853a:	4603      	mov	r3, r0
 800853c:	6039      	str	r1, [r7, #0]
 800853e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008540:	79fb      	ldrb	r3, [r7, #7]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d105      	bne.n	8008552 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008546:	683a      	ldr	r2, [r7, #0]
 8008548:	4907      	ldr	r1, [pc, #28]	@ (8008568 <USBD_FS_ProductStrDescriptor+0x34>)
 800854a:	4808      	ldr	r0, [pc, #32]	@ (800856c <USBD_FS_ProductStrDescriptor+0x38>)
 800854c:	f7ff feaa 	bl	80082a4 <USBD_GetString>
 8008550:	e004      	b.n	800855c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	4904      	ldr	r1, [pc, #16]	@ (8008568 <USBD_FS_ProductStrDescriptor+0x34>)
 8008556:	4805      	ldr	r0, [pc, #20]	@ (800856c <USBD_FS_ProductStrDescriptor+0x38>)
 8008558:	f7ff fea4 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800855c:	4b02      	ldr	r3, [pc, #8]	@ (8008568 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800855e:	4618      	mov	r0, r3
 8008560:	3708      	adds	r7, #8
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	20000624 	.word	0x20000624
 800856c:	08008f08 	.word	0x08008f08

08008570 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b082      	sub	sp, #8
 8008574:	af00      	add	r7, sp, #0
 8008576:	4603      	mov	r3, r0
 8008578:	6039      	str	r1, [r7, #0]
 800857a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	4904      	ldr	r1, [pc, #16]	@ (8008590 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008580:	4804      	ldr	r0, [pc, #16]	@ (8008594 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008582:	f7ff fe8f 	bl	80082a4 <USBD_GetString>
  return USBD_StrDesc;
 8008586:	4b02      	ldr	r3, [pc, #8]	@ (8008590 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008588:	4618      	mov	r0, r3
 800858a:	3708      	adds	r7, #8
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}
 8008590:	20000624 	.word	0x20000624
 8008594:	08008f28 	.word	0x08008f28

08008598 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	4603      	mov	r3, r0
 80085a0:	6039      	str	r1, [r7, #0]
 80085a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	221a      	movs	r2, #26
 80085a8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80085aa:	f000 f855 	bl	8008658 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80085ae:	4b02      	ldr	r3, [pc, #8]	@ (80085b8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	200000b4 	.word	0x200000b4

080085bc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	4603      	mov	r3, r0
 80085c4:	6039      	str	r1, [r7, #0]
 80085c6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80085c8:	79fb      	ldrb	r3, [r7, #7]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d105      	bne.n	80085da <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085ce:	683a      	ldr	r2, [r7, #0]
 80085d0:	4907      	ldr	r1, [pc, #28]	@ (80085f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80085d2:	4808      	ldr	r0, [pc, #32]	@ (80085f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80085d4:	f7ff fe66 	bl	80082a4 <USBD_GetString>
 80085d8:	e004      	b.n	80085e4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	4904      	ldr	r1, [pc, #16]	@ (80085f0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80085de:	4805      	ldr	r0, [pc, #20]	@ (80085f4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80085e0:	f7ff fe60 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80085e4:	4b02      	ldr	r3, [pc, #8]	@ (80085f0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3708      	adds	r7, #8
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	20000624 	.word	0x20000624
 80085f4:	08008f3c 	.word	0x08008f3c

080085f8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	4603      	mov	r3, r0
 8008600:	6039      	str	r1, [r7, #0]
 8008602:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d105      	bne.n	8008616 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800860a:	683a      	ldr	r2, [r7, #0]
 800860c:	4907      	ldr	r1, [pc, #28]	@ (800862c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800860e:	4808      	ldr	r0, [pc, #32]	@ (8008630 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008610:	f7ff fe48 	bl	80082a4 <USBD_GetString>
 8008614:	e004      	b.n	8008620 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	4904      	ldr	r1, [pc, #16]	@ (800862c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800861a:	4805      	ldr	r0, [pc, #20]	@ (8008630 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800861c:	f7ff fe42 	bl	80082a4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008620:	4b02      	ldr	r3, [pc, #8]	@ (800862c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008622:	4618      	mov	r0, r3
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
 800862a:	bf00      	nop
 800862c:	20000624 	.word	0x20000624
 8008630:	08008f48 	.word	0x08008f48

08008634 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	4603      	mov	r3, r0
 800863c:	6039      	str	r1, [r7, #0]
 800863e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	220c      	movs	r2, #12
 8008644:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008646:	4b03      	ldr	r3, [pc, #12]	@ (8008654 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008648:	4618      	mov	r0, r3
 800864a:	370c      	adds	r7, #12
 800864c:	46bd      	mov	sp, r7
 800864e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008652:	4770      	bx	lr
 8008654:	200000a4 	.word	0x200000a4

08008658 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800865e:	4b0f      	ldr	r3, [pc, #60]	@ (800869c <Get_SerialNum+0x44>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008664:	4b0e      	ldr	r3, [pc, #56]	@ (80086a0 <Get_SerialNum+0x48>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800866a:	4b0e      	ldr	r3, [pc, #56]	@ (80086a4 <Get_SerialNum+0x4c>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4413      	add	r3, r2
 8008676:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d009      	beq.n	8008692 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800867e:	2208      	movs	r2, #8
 8008680:	4909      	ldr	r1, [pc, #36]	@ (80086a8 <Get_SerialNum+0x50>)
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f000 f814 	bl	80086b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008688:	2204      	movs	r2, #4
 800868a:	4908      	ldr	r1, [pc, #32]	@ (80086ac <Get_SerialNum+0x54>)
 800868c:	68b8      	ldr	r0, [r7, #8]
 800868e:	f000 f80f 	bl	80086b0 <IntToUnicode>
  }
}
 8008692:	bf00      	nop
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	1fff7a10 	.word	0x1fff7a10
 80086a0:	1fff7a14 	.word	0x1fff7a14
 80086a4:	1fff7a18 	.word	0x1fff7a18
 80086a8:	200000b6 	.word	0x200000b6
 80086ac:	200000c6 	.word	0x200000c6

080086b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	4613      	mov	r3, r2
 80086bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80086be:	2300      	movs	r3, #0
 80086c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80086c2:	2300      	movs	r3, #0
 80086c4:	75fb      	strb	r3, [r7, #23]
 80086c6:	e027      	b.n	8008718 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	0f1b      	lsrs	r3, r3, #28
 80086cc:	2b09      	cmp	r3, #9
 80086ce:	d80b      	bhi.n	80086e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	0f1b      	lsrs	r3, r3, #28
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	7dfb      	ldrb	r3, [r7, #23]
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	4619      	mov	r1, r3
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	440b      	add	r3, r1
 80086e0:	3230      	adds	r2, #48	@ 0x30
 80086e2:	b2d2      	uxtb	r2, r2
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	e00a      	b.n	80086fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	0f1b      	lsrs	r3, r3, #28
 80086ec:	b2da      	uxtb	r2, r3
 80086ee:	7dfb      	ldrb	r3, [r7, #23]
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	4619      	mov	r1, r3
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	440b      	add	r3, r1
 80086f8:	3237      	adds	r2, #55	@ 0x37
 80086fa:	b2d2      	uxtb	r2, r2
 80086fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008704:	7dfb      	ldrb	r3, [r7, #23]
 8008706:	005b      	lsls	r3, r3, #1
 8008708:	3301      	adds	r3, #1
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	4413      	add	r3, r2
 800870e:	2200      	movs	r2, #0
 8008710:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008712:	7dfb      	ldrb	r3, [r7, #23]
 8008714:	3301      	adds	r3, #1
 8008716:	75fb      	strb	r3, [r7, #23]
 8008718:	7dfa      	ldrb	r2, [r7, #23]
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	429a      	cmp	r2, r3
 800871e:	d3d3      	bcc.n	80086c8 <IntToUnicode+0x18>
  }
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	371c      	adds	r7, #28
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <MEM_If_Init_FS>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Init_FS(void)
{
 800872e:	b480      	push	{r7}
 8008730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
  return (USBD_OK);
 8008732:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 8008734:	4618      	mov	r0, r3
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <MEM_If_DeInit_FS>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t MEM_If_DeInit_FS(void)
{
 800873e:	b480      	push	{r7}
 8008740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  return (USBD_OK);
 8008742:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 8008744:	4618      	mov	r0, r3
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr

0800874e <MEM_If_Erase_FS>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS(uint32_t Add)
{
 800874e:	b480      	push	{r7}
 8008750:	b083      	sub	sp, #12
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */
  UNUSED(Add);

  return (USBD_OK);
 8008756:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8008758:	4618      	mov	r0, r3
 800875a:	370c      	adds	r7, #12
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <MEM_If_Write_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Write_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8008764:	b480      	push	{r7}
 8008766:	b085      	sub	sp, #20
 8008768:	af00      	add	r7, sp, #0
 800876a:	60f8      	str	r0, [r7, #12]
 800876c:	60b9      	str	r1, [r7, #8]
 800876e:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
  UNUSED(src);
  UNUSED(dest);
  UNUSED(Len);

  return (USBD_OK);
 8008770:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008772:	4618      	mov	r0, r3
 8008774:	3714      	adds	r7, #20
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr

0800877e <MEM_If_Read_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *MEM_If_Read_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 800877e:	b480      	push	{r7}
 8008780:	b085      	sub	sp, #20
 8008782:	af00      	add	r7, sp, #0
 8008784:	60f8      	str	r0, [r7, #12]
 8008786:	60b9      	str	r1, [r7, #8]
 8008788:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 4 */
  UNUSED(src);
  UNUSED(dest);
  UNUSED(Len);

  return (uint8_t*)(USBD_OK);
 800878a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800878c:	4618      	mov	r0, r3
 800878e:	3714      	adds	r7, #20
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <MEM_If_GetStatus_FS>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t MEM_If_GetStatus_FS(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	460b      	mov	r3, r1
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
  UNUSED(Add);
  UNUSED(buffer);

  switch (Cmd)
 80087a6:	7afb      	ldrb	r3, [r7, #11]
 80087a8:	2b01      	cmp	r3, #1
    break;

    case DFU_MEDIA_ERASE:
    default:

    break;
 80087aa:	bf00      	nop
  }
  return (USBD_OK);
 80087ac:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr
	...

080087bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b0a0      	sub	sp, #128	@ 0x80
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087c4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80087c8:	2200      	movs	r2, #0
 80087ca:	601a      	str	r2, [r3, #0]
 80087cc:	605a      	str	r2, [r3, #4]
 80087ce:	609a      	str	r2, [r3, #8]
 80087d0:	60da      	str	r2, [r3, #12]
 80087d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80087d4:	f107 0310 	add.w	r3, r7, #16
 80087d8:	225c      	movs	r2, #92	@ 0x5c
 80087da:	2100      	movs	r1, #0
 80087dc:	4618      	mov	r0, r3
 80087de:	f000 fb5b 	bl	8008e98 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087ea:	d154      	bne.n	8008896 <HAL_PCD_MspInit+0xda>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80087ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80087f0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 4;
 80087f2:	2304      	movs	r3, #4
 80087f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 96;
 80087f6:	2360      	movs	r3, #96	@ 0x60
 80087f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80087fa:	2302      	movs	r3, #2
 80087fc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 80087fe:	2304      	movs	r3, #4
 8008800:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8008802:	2301      	movs	r3, #1
 8008804:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8008806:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800880a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800880c:	f107 0310 	add.w	r3, r7, #16
 8008810:	4618      	mov	r0, r3
 8008812:	f7fa fdbf 	bl	8003394 <HAL_RCCEx_PeriphCLKConfig>
 8008816:	4603      	mov	r3, r0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d001      	beq.n	8008820 <HAL_PCD_MspInit+0x64>
    {
      Error_Handler();
 800881c:	f7f8 f8ea 	bl	80009f4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008820:	2300      	movs	r3, #0
 8008822:	60fb      	str	r3, [r7, #12]
 8008824:	4b1e      	ldr	r3, [pc, #120]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008828:	4a1d      	ldr	r2, [pc, #116]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 800882a:	f043 0301 	orr.w	r3, r3, #1
 800882e:	6313      	str	r3, [r2, #48]	@ 0x30
 8008830:	4b1b      	ldr	r3, [pc, #108]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008834:	f003 0301 	and.w	r3, r3, #1
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800883c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008840:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008842:	2302      	movs	r3, #2
 8008844:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008846:	2300      	movs	r3, #0
 8008848:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800884a:	2303      	movs	r3, #3
 800884c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800884e:	230a      	movs	r3, #10
 8008850:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008852:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008856:	4619      	mov	r1, r3
 8008858:	4812      	ldr	r0, [pc, #72]	@ (80088a4 <HAL_PCD_MspInit+0xe8>)
 800885a:	f7f8 fec7 	bl	80015ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800885e:	4b10      	ldr	r3, [pc, #64]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008862:	4a0f      	ldr	r2, [pc, #60]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008868:	6353      	str	r3, [r2, #52]	@ 0x34
 800886a:	2300      	movs	r3, #0
 800886c:	60bb      	str	r3, [r7, #8]
 800886e:	4b0c      	ldr	r3, [pc, #48]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008872:	4a0b      	ldr	r2, [pc, #44]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 8008874:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008878:	6453      	str	r3, [r2, #68]	@ 0x44
 800887a:	4b09      	ldr	r3, [pc, #36]	@ (80088a0 <HAL_PCD_MspInit+0xe4>)
 800887c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008882:	60bb      	str	r3, [r7, #8]
 8008884:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008886:	2200      	movs	r2, #0
 8008888:	2100      	movs	r1, #0
 800888a:	2043      	movs	r0, #67	@ 0x43
 800888c:	f7f8 fe77 	bl	800157e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008890:	2043      	movs	r0, #67	@ 0x43
 8008892:	f7f8 fe90 	bl	80015b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008896:	bf00      	nop
 8008898:	3780      	adds	r7, #128	@ 0x80
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	40023800 	.word	0x40023800
 80088a4:	40020000 	.word	0x40020000

080088a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80088bc:	4619      	mov	r1, r3
 80088be:	4610      	mov	r0, r2
 80088c0:	f7fe fb60 	bl	8006f84 <USBD_LL_SetupStage>
}
 80088c4:	bf00      	nop
 80088c6:	3708      	adds	r7, #8
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	460b      	mov	r3, r1
 80088d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80088de:	78fa      	ldrb	r2, [r7, #3]
 80088e0:	6879      	ldr	r1, [r7, #4]
 80088e2:	4613      	mov	r3, r2
 80088e4:	00db      	lsls	r3, r3, #3
 80088e6:	4413      	add	r3, r2
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	440b      	add	r3, r1
 80088ec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	78fb      	ldrb	r3, [r7, #3]
 80088f4:	4619      	mov	r1, r3
 80088f6:	f7fe fb9a 	bl	800702e <USBD_LL_DataOutStage>
}
 80088fa:	bf00      	nop
 80088fc:	3708      	adds	r7, #8
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}

08008902 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b082      	sub	sp, #8
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
 800890a:	460b      	mov	r3, r1
 800890c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008914:	78fa      	ldrb	r2, [r7, #3]
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	4613      	mov	r3, r2
 800891a:	00db      	lsls	r3, r3, #3
 800891c:	4413      	add	r3, r2
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	440b      	add	r3, r1
 8008922:	3320      	adds	r3, #32
 8008924:	681a      	ldr	r2, [r3, #0]
 8008926:	78fb      	ldrb	r3, [r7, #3]
 8008928:	4619      	mov	r1, r3
 800892a:	f7fe fc3c 	bl	80071a6 <USBD_LL_DataInStage>
}
 800892e:	bf00      	nop
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b082      	sub	sp, #8
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008944:	4618      	mov	r0, r3
 8008946:	f7fe fd80 	bl	800744a <USBD_LL_SOF>
}
 800894a:	bf00      	nop
 800894c:	3708      	adds	r7, #8
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}

08008952 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008952:	b580      	push	{r7, lr}
 8008954:	b084      	sub	sp, #16
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800895a:	2301      	movs	r3, #1
 800895c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	79db      	ldrb	r3, [r3, #7]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d102      	bne.n	800896c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008966:	2300      	movs	r3, #0
 8008968:	73fb      	strb	r3, [r7, #15]
 800896a:	e008      	b.n	800897e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	79db      	ldrb	r3, [r3, #7]
 8008970:	2b02      	cmp	r3, #2
 8008972:	d102      	bne.n	800897a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008974:	2301      	movs	r3, #1
 8008976:	73fb      	strb	r3, [r7, #15]
 8008978:	e001      	b.n	800897e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800897a:	f7f8 f83b 	bl	80009f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008984:	7bfa      	ldrb	r2, [r7, #15]
 8008986:	4611      	mov	r1, r2
 8008988:	4618      	mov	r0, r3
 800898a:	f7fe fd1a 	bl	80073c2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008994:	4618      	mov	r0, r3
 8008996:	f7fe fcc1 	bl	800731c <USBD_LL_Reset>
}
 800899a:	bf00      	nop
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
	...

080089a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fe fd15 	bl	80073e2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	6812      	ldr	r2, [r2, #0]
 80089c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80089ca:	f043 0301 	orr.w	r3, r3, #1
 80089ce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	7adb      	ldrb	r3, [r3, #11]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d005      	beq.n	80089e4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80089d8:	4b04      	ldr	r3, [pc, #16]	@ (80089ec <HAL_PCD_SuspendCallback+0x48>)
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	4a03      	ldr	r2, [pc, #12]	@ (80089ec <HAL_PCD_SuspendCallback+0x48>)
 80089de:	f043 0306 	orr.w	r3, r3, #6
 80089e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80089e4:	bf00      	nop
 80089e6:	3708      	adds	r7, #8
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}
 80089ec:	e000ed00 	.word	0xe000ed00

080089f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80089fe:	4618      	mov	r0, r3
 8008a00:	f7fe fd0b 	bl	800741a <USBD_LL_Resume>
}
 8008a04:	bf00      	nop
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	460b      	mov	r3, r1
 8008a16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a1e:	78fa      	ldrb	r2, [r7, #3]
 8008a20:	4611      	mov	r1, r2
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7fe fd63 	bl	80074ee <USBD_LL_IsoOUTIncomplete>
}
 8008a28:	bf00      	nop
 8008a2a:	3708      	adds	r7, #8
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	460b      	mov	r3, r1
 8008a3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a42:	78fa      	ldrb	r2, [r7, #3]
 8008a44:	4611      	mov	r1, r2
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fe fd1f 	bl	800748a <USBD_LL_IsoINIncomplete>
}
 8008a4c:	bf00      	nop
 8008a4e:	3708      	adds	r7, #8
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fe fd75 	bl	8007552 <USBD_LL_DevConnected>
}
 8008a68:	bf00      	nop
 8008a6a:	3708      	adds	r7, #8
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7fe fd72 	bl	8007568 <USBD_LL_DevDisconnected>
}
 8008a84:	bf00      	nop
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d13c      	bne.n	8008b16 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008a9c:	4a20      	ldr	r2, [pc, #128]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008aa8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008aac:	4b1c      	ldr	r3, [pc, #112]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008aae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008ab2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008ab4:	4b1a      	ldr	r3, [pc, #104]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ab6:	2206      	movs	r2, #6
 8008ab8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008aba:	4b19      	ldr	r3, [pc, #100]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008abc:	2202      	movs	r2, #2
 8008abe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008ac0:	4b17      	ldr	r3, [pc, #92]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008ac6:	4b16      	ldr	r3, [pc, #88]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ac8:	2202      	movs	r2, #2
 8008aca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008acc:	4b14      	ldr	r3, [pc, #80]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ace:	2200      	movs	r2, #0
 8008ad0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008ad2:	4b13      	ldr	r3, [pc, #76]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008ad8:	4b11      	ldr	r3, [pc, #68]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ada:	2200      	movs	r2, #0
 8008adc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008ade:	4b10      	ldr	r3, [pc, #64]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008aea:	480d      	ldr	r0, [pc, #52]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008aec:	f7f9 f870 	bl	8001bd0 <HAL_PCD_Init>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d001      	beq.n	8008afa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008af6:	f7f7 ff7d 	bl	80009f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008afa:	2180      	movs	r1, #128	@ 0x80
 8008afc:	4808      	ldr	r0, [pc, #32]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008afe:	f7fa faaa 	bl	8003056 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008b02:	2240      	movs	r2, #64	@ 0x40
 8008b04:	2100      	movs	r1, #0
 8008b06:	4806      	ldr	r0, [pc, #24]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008b08:	f7fa fa5e 	bl	8002fc8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008b0c:	2280      	movs	r2, #128	@ 0x80
 8008b0e:	2101      	movs	r1, #1
 8008b10:	4803      	ldr	r0, [pc, #12]	@ (8008b20 <USBD_LL_Init+0x94>)
 8008b12:	f7fa fa59 	bl	8002fc8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3708      	adds	r7, #8
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}
 8008b20:	20000824 	.word	0x20000824

08008b24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b30:	2300      	movs	r3, #0
 8008b32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7f9 f95e 	bl	8001dfc <HAL_PCD_Start>
 8008b40:	4603      	mov	r3, r0
 8008b42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b44:	7bfb      	ldrb	r3, [r7, #15]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 f97a 	bl	8008e40 <USBD_Get_USB_Status>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b50:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b66:	2300      	movs	r3, #0
 8008b68:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7f9 f978 	bl	8001e66 <HAL_PCD_Stop>
 8008b76:	4603      	mov	r3, r0
 8008b78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f000 f95f 	bl	8008e40 <USBD_Get_USB_Status>
 8008b82:	4603      	mov	r3, r0
 8008b84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b86:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	4608      	mov	r0, r1
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	70fb      	strb	r3, [r7, #3]
 8008ba2:	460b      	mov	r3, r1
 8008ba4:	70bb      	strb	r3, [r7, #2]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008baa:	2300      	movs	r3, #0
 8008bac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008bb8:	78bb      	ldrb	r3, [r7, #2]
 8008bba:	883a      	ldrh	r2, [r7, #0]
 8008bbc:	78f9      	ldrb	r1, [r7, #3]
 8008bbe:	f7f9 fe7f 	bl	80028c0 <HAL_PCD_EP_Open>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008bc6:	7bfb      	ldrb	r3, [r7, #15]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f000 f939 	bl	8008e40 <USBD_Get_USB_Status>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	460b      	mov	r3, r1
 8008be6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bec:	2300      	movs	r3, #0
 8008bee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008bf6:	78fa      	ldrb	r2, [r7, #3]
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7f9 ff3f 	bl	8002a7e <HAL_PCD_EP_SetStall>
 8008c00:	4603      	mov	r3, r0
 8008c02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c04:	7bfb      	ldrb	r3, [r7, #15]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 f91a 	bl	8008e40 <USBD_Get_USB_Status>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c10:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	460b      	mov	r3, r1
 8008c24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c26:	2300      	movs	r3, #0
 8008c28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c34:	78fa      	ldrb	r2, [r7, #3]
 8008c36:	4611      	mov	r1, r2
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f7f9 ff83 	bl	8002b44 <HAL_PCD_EP_ClrStall>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c42:	7bfb      	ldrb	r3, [r7, #15]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f000 f8fb 	bl	8008e40 <USBD_Get_USB_Status>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	460b      	mov	r3, r1
 8008c62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008c6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008c6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	da0b      	bge.n	8008c8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008c74:	78fb      	ldrb	r3, [r7, #3]
 8008c76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c7a:	68f9      	ldr	r1, [r7, #12]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	00db      	lsls	r3, r3, #3
 8008c80:	4413      	add	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	440b      	add	r3, r1
 8008c86:	3316      	adds	r3, #22
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	e00b      	b.n	8008ca4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008c8c:	78fb      	ldrb	r3, [r7, #3]
 8008c8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008c92:	68f9      	ldr	r1, [r7, #12]
 8008c94:	4613      	mov	r3, r2
 8008c96:	00db      	lsls	r3, r3, #3
 8008c98:	4413      	add	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	440b      	add	r3, r1
 8008c9e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008ca2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	460b      	mov	r3, r1
 8008cba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008cca:	78fa      	ldrb	r2, [r7, #3]
 8008ccc:	4611      	mov	r1, r2
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f7f9 fdd2 	bl	8002878 <HAL_PCD_SetAddress>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cd8:	7bfb      	ldrb	r3, [r7, #15]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f000 f8b0 	bl	8008e40 <USBD_Get_USB_Status>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ce4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3710      	adds	r7, #16
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b086      	sub	sp, #24
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	60f8      	str	r0, [r7, #12]
 8008cf6:	607a      	str	r2, [r7, #4]
 8008cf8:	603b      	str	r3, [r7, #0]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cfe:	2300      	movs	r3, #0
 8008d00:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d0c:	7af9      	ldrb	r1, [r7, #11]
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	687a      	ldr	r2, [r7, #4]
 8008d12:	f7f9 fe7a 	bl	8002a0a <HAL_PCD_EP_Transmit>
 8008d16:	4603      	mov	r3, r0
 8008d18:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d1a:	7dfb      	ldrb	r3, [r7, #23]
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f000 f88f 	bl	8008e40 <USBD_Get_USB_Status>
 8008d22:	4603      	mov	r3, r0
 8008d24:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d26:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3718      	adds	r7, #24
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	607a      	str	r2, [r7, #4]
 8008d3a:	603b      	str	r3, [r7, #0]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d4e:	7af9      	ldrb	r1, [r7, #11]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	f7f9 fe1e 	bl	8002994 <HAL_PCD_EP_Receive>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d5c:	7dfb      	ldrb	r3, [r7, #23]
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f000 f86e 	bl	8008e40 <USBD_Get_USB_Status>
 8008d64:	4603      	mov	r3, r0
 8008d66:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008d68:	7dbb      	ldrb	r3, [r7, #22]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3718      	adds	r7, #24
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
	...

08008d74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b082      	sub	sp, #8
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008d80:	78fb      	ldrb	r3, [r7, #3]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d002      	beq.n	8008d8c <HAL_PCDEx_LPM_Callback+0x18>
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d01f      	beq.n	8008dca <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8008d8a:	e03b      	b.n	8008e04 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	7adb      	ldrb	r3, [r3, #11]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d007      	beq.n	8008da4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8008d94:	f7f7 fbe0 	bl	8000558 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008d98:	4b1c      	ldr	r3, [pc, #112]	@ (8008e0c <HAL_PCDEx_LPM_Callback+0x98>)
 8008d9a:	691b      	ldr	r3, [r3, #16]
 8008d9c:	4a1b      	ldr	r2, [pc, #108]	@ (8008e0c <HAL_PCDEx_LPM_Callback+0x98>)
 8008d9e:	f023 0306 	bic.w	r3, r3, #6
 8008da2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	6812      	ldr	r2, [r2, #0]
 8008db2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008db6:	f023 0301 	bic.w	r3, r3, #1
 8008dba:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f7fe fb29 	bl	800741a <USBD_LL_Resume>
    break;
 8008dc8:	e01c      	b.n	8008e04 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	6812      	ldr	r2, [r2, #0]
 8008dd8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008ddc:	f043 0301 	orr.w	r3, r3, #1
 8008de0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7fe fafa 	bl	80073e2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	7adb      	ldrb	r3, [r3, #11]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d005      	beq.n	8008e02 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008df6:	4b05      	ldr	r3, [pc, #20]	@ (8008e0c <HAL_PCDEx_LPM_Callback+0x98>)
 8008df8:	691b      	ldr	r3, [r3, #16]
 8008dfa:	4a04      	ldr	r2, [pc, #16]	@ (8008e0c <HAL_PCDEx_LPM_Callback+0x98>)
 8008dfc:	f043 0306 	orr.w	r3, r3, #6
 8008e00:	6113      	str	r3, [r2, #16]
    break;
 8008e02:	bf00      	nop
}
 8008e04:	bf00      	nop
 8008e06:	3708      	adds	r7, #8
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}
 8008e0c:	e000ed00 	.word	0xe000ed00

08008e10 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008e18:	4b03      	ldr	r3, [pc, #12]	@ (8008e28 <USBD_static_malloc+0x18>)
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	20000d08 	.word	0x20000d08

08008e2c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]

}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	2b03      	cmp	r3, #3
 8008e52:	d817      	bhi.n	8008e84 <USBD_Get_USB_Status+0x44>
 8008e54:	a201      	add	r2, pc, #4	@ (adr r2, 8008e5c <USBD_Get_USB_Status+0x1c>)
 8008e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5a:	bf00      	nop
 8008e5c:	08008e6d 	.word	0x08008e6d
 8008e60:	08008e73 	.word	0x08008e73
 8008e64:	08008e79 	.word	0x08008e79
 8008e68:	08008e7f 	.word	0x08008e7f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	73fb      	strb	r3, [r7, #15]
    break;
 8008e70:	e00b      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008e72:	2303      	movs	r3, #3
 8008e74:	73fb      	strb	r3, [r7, #15]
    break;
 8008e76:	e008      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	73fb      	strb	r3, [r7, #15]
    break;
 8008e7c:	e005      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	73fb      	strb	r3, [r7, #15]
    break;
 8008e82:	e002      	b.n	8008e8a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008e84:	2303      	movs	r3, #3
 8008e86:	73fb      	strb	r3, [r7, #15]
    break;
 8008e88:	bf00      	nop
  }
  return usb_status;
 8008e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	3714      	adds	r7, #20
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr

08008e98 <memset>:
 8008e98:	4402      	add	r2, r0
 8008e9a:	4603      	mov	r3, r0
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d100      	bne.n	8008ea2 <memset+0xa>
 8008ea0:	4770      	bx	lr
 8008ea2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ea6:	e7f9      	b.n	8008e9c <memset+0x4>

08008ea8 <__libc_init_array>:
 8008ea8:	b570      	push	{r4, r5, r6, lr}
 8008eaa:	4d0d      	ldr	r5, [pc, #52]	@ (8008ee0 <__libc_init_array+0x38>)
 8008eac:	4c0d      	ldr	r4, [pc, #52]	@ (8008ee4 <__libc_init_array+0x3c>)
 8008eae:	1b64      	subs	r4, r4, r5
 8008eb0:	10a4      	asrs	r4, r4, #2
 8008eb2:	2600      	movs	r6, #0
 8008eb4:	42a6      	cmp	r6, r4
 8008eb6:	d109      	bne.n	8008ecc <__libc_init_array+0x24>
 8008eb8:	4d0b      	ldr	r5, [pc, #44]	@ (8008ee8 <__libc_init_array+0x40>)
 8008eba:	4c0c      	ldr	r4, [pc, #48]	@ (8008eec <__libc_init_array+0x44>)
 8008ebc:	f000 f818 	bl	8008ef0 <_init>
 8008ec0:	1b64      	subs	r4, r4, r5
 8008ec2:	10a4      	asrs	r4, r4, #2
 8008ec4:	2600      	movs	r6, #0
 8008ec6:	42a6      	cmp	r6, r4
 8008ec8:	d105      	bne.n	8008ed6 <__libc_init_array+0x2e>
 8008eca:	bd70      	pop	{r4, r5, r6, pc}
 8008ecc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ed0:	4798      	blx	r3
 8008ed2:	3601      	adds	r6, #1
 8008ed4:	e7ee      	b.n	8008eb4 <__libc_init_array+0xc>
 8008ed6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eda:	4798      	blx	r3
 8008edc:	3601      	adds	r6, #1
 8008ede:	e7f2      	b.n	8008ec6 <__libc_init_array+0x1e>
 8008ee0:	08008fd8 	.word	0x08008fd8
 8008ee4:	08008fd8 	.word	0x08008fd8
 8008ee8:	08008fd8 	.word	0x08008fd8
 8008eec:	08008fdc 	.word	0x08008fdc

08008ef0 <_init>:
 8008ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef2:	bf00      	nop
 8008ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ef6:	bc08      	pop	{r3}
 8008ef8:	469e      	mov	lr, r3
 8008efa:	4770      	bx	lr

08008efc <_fini>:
 8008efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efe:	bf00      	nop
 8008f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f02:	bc08      	pop	{r3}
 8008f04:	469e      	mov	lr, r3
 8008f06:	4770      	bx	lr
