Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 30 15:53:54 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.528        0.000                      0                 7413        0.026        0.000                      0                 7413        4.020        0.000                       0                  2701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.528        0.000                      0                 7150        0.026        0.000                      0                 7150        4.020        0.000                       0                  2701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.538        0.000                      0                  263        0.658        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 4.639ns (49.666%)  route 4.701ns (50.334%))
  Logic Levels:           18  (CARRY4=14 LUT2=3 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.102    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.330 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.641    11.970    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2_n_1
    SLICE_X27Y34         LUT2 (Prop_lut2_I1_O)        0.338    12.308 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1/O
                         net (fo=1, routed)           0.000    12.308    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X27Y34         FDRE (Setup_fdre_C_D)        0.075    12.837    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 4.710ns (51.295%)  route 4.472ns (48.705%))
  Logic Levels:           18  (CARRY4=14 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.102    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.436 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.411    11.847    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[30]
    SLICE_X27Y34         LUT4 (Prop_lut4_I0_O)        0.303    12.150 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1/O
                         net (fo=1, routed)           0.000    12.150    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X27Y34         FDRE (Setup_fdre_C_D)        0.032    12.794    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.150    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 4.500ns (49.394%)  route 4.610ns (50.606%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.227 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.550    11.776    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[27]
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.302    12.078 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1/O
                         net (fo=1, routed)           0.000    12.078    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[27]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X27Y34         FDRE (Setup_fdre_C_D)        0.031    12.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.596ns (50.517%)  route 4.502ns (49.483%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.322 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.441    11.763    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[26]
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.303    12.066 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1/O
                         net (fo=1, routed)           0.000    12.066    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[26]_i_1_n_0
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]/C
                         clock pessimism              0.230    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X27Y34         FDRE (Setup_fdre_C_D)        0.031    12.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[26]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 4.594ns (50.342%)  route 4.532ns (49.658%))
  Logic Levels:           18  (CARRY4=14 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.102 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.102    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.324 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.471    11.795    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[29]
    SLICE_X28Y33         LUT5 (Prop_lut5_I0_O)        0.299    12.094 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1/O
                         net (fo=1, routed)           0.000    12.094    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[29]_i_1_n_0
    SLICE_X28Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y33         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]/C
                         clock pessimism              0.266    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.081    12.877    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.578ns (50.319%)  route 4.520ns (49.681%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.301 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.459    11.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[28]
    SLICE_X28Y32         LUT5 (Prop_lut5_I0_O)        0.306    12.066 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1/O
                         net (fo=1, routed)           0.000    12.066    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.491    12.683    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/C
                         clock pessimism              0.266    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.079    12.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 3.833ns (42.678%)  route 5.148ns (57.322%))
  Logic Levels:           16  (CARRY4=10 LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.672     2.980    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y9          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y9          FDRE (Prop_fdre_C_Q)         0.518     3.498 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[10]/Q
                         net (fo=4, routed)           1.257     4.755    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14[10]
    SLICE_X22Y9          LUT5 (Prop_lut5_I1_O)        0.124     4.879 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.879    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_i_7_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.429 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.543    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.657 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.657    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.771 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.771    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.885 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.885    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.999 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.999    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.113 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__6/CO[3]
                         net (fo=6, routed)           1.305     7.418    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1
    SLICE_X16Y10         LUT2 (Prop_lut2_I1_O)        0.149     7.567 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_3/O
                         net (fo=12, routed)          0.549     8.116    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[30]_INST_0_i_3_n_0
    SLICE_X16Y7          LUT6 (Prop_lut6_I5_O)        0.355     8.471 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[2]_INST_0/O
                         net (fo=2, routed)           1.083     9.554    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[2]
    SLICE_X13Y18         LUT3 (Prop_lut3_I0_O)        0.124     9.678 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_7/O
                         net (fo=1, routed)           0.000     9.678    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_7_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.228 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.228    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.342    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.581 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.547    11.128    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[11]
    SLICE_X13Y21         LUT6 (Prop_lut6_I0_O)        0.302    11.430 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.407    11.837    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i[11]
    SLICE_X13Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.961 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    11.961    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X13Y21         FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.495    12.688    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)        0.031    12.795    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                         -11.961    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 4.368ns (48.517%)  route 4.635ns (51.483%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.094 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.574    11.668    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[18]
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.303    11.971 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[18]_i_1/O
                         net (fo=1, routed)           0.000    11.971    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[18]_i_1_n_0
    SLICE_X29Y30         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.488    12.680    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y30         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[18]/C
                         clock pessimism              0.266    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031    12.823    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 4.464ns (49.662%)  route 4.525ns (50.338%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.187 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.464    11.651    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[24]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.306    11.957 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[24]_i_1/O
                         net (fo=1, routed)           0.000    11.957    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[24]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.489    12.681    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y31         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]/C
                         clock pessimism              0.266    12.947    
                         clock uncertainty           -0.154    12.793    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)        0.032    12.825    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.973ns  (logic 4.480ns (49.927%)  route 4.493ns (50.073%))
  Logic Levels:           17  (CARRY4=13 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.660     2.968    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y28         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=97, routed)          0.920     4.406    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X33Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.530 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i0_carry__1_i_4/O
                         net (fo=3, routed)           0.634     5.164    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/data2__0[8]
    SLICE_X30Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     5.714 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.714    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.831 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.831    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.948 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.948    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.065 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.065    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.388 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/O[1]
                         net (fo=5, routed)           0.867     7.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_6
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.306     7.561 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.561    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_8_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.074 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.295     9.370    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.124     9.494 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.344     9.838    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.418 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.418    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.532    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.646    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.760    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.988 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.988    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.210 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.433    11.642    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[25]
    SLICE_X28Y32         LUT5 (Prop_lut5_I0_O)        0.299    11.941 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1/O
                         net (fo=1, routed)           0.000    11.941    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[25]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.491    12.683    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y32         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]/C
                         clock pessimism              0.266    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)        0.079    12.874    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  0.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.255%)  route 0.207ns (61.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.207     1.242    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.216    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.684%)  route 0.231ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.231     1.266    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.582%)  route 0.253ns (66.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.253     1.289    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y50          SRL16E                                       r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.549%)  route 0.245ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.245     1.310    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.549%)  route 0.245ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.245     1.310    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.293%)  route 0.270ns (65.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y15         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[17]/Q
                         net (fo=7, routed)           0.270     1.311    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i[17]
    SLICE_X22Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y11         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[17]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDCE (Hold_fdce_C_D)         0.070     1.232    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y36          FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.142     1.186    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X8Y37          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.830     1.200    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.300%)  route 0.254ns (57.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.561     0.901    Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=15, routed)          0.254     1.296    Test_i/axi_gpio_0/U0/gpio_core_1/bus2ip_cs
    SLICE_X22Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.341 r  Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_i_1/O
                         net (fo=1, routed)           0.000     1.341    Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck
    SLICE_X22Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.826     1.196    Test_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.091     1.253    Test_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.359%)  route 0.224ns (63.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.586     0.927    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.224     1.279    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][24]
    SLICE_X3Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)        -0.007     1.187    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.549%)  route 0.207ns (59.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X11Y49         FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.207     1.255    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X12Y51         FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X12Y51         FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         FDRE (Hold_fdre_C_CE)       -0.016     1.159    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y9     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y3     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y7     Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y35   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X12Y35   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y35   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y35    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.642ns (13.165%)  route 4.235ns (86.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.414     7.858    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X19Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.498    12.690    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]/C
                         clock pessimism              0.265    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X19Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.396    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/variation_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.183%)  route 4.228ns (86.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.407     7.851    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/C
                         clock pessimism              0.268    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.183%)  route 4.228ns (86.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.407     7.851    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1/C
                         clock pessimism              0.268    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__1
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.642ns (13.183%)  route 4.228ns (86.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.673     2.981    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y8          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y8          FDRE (Prop_fdre_C_Q)         0.518     3.499 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.821     4.320    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.124     4.444 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         3.407     7.851    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X17Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.499    12.691    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1/C
                         clock pessimism              0.268    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X17Y8          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]__1
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.375     1.729    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X23Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.375     1.729    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X23Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.375     1.729    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X23Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[14]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.501%)  route 0.641ns (77.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.375     1.729    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X23Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[15]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.383%)  route 0.645ns (77.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.380     1.733    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X22Y9          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y9          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y9          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]__1
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.607%)  route 0.675ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.409     1.763    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]__1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.607%)  route 0.675ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.409     1.763    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]__1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.607%)  route 0.675ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.409     1.763    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]__1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.607%)  route 0.675ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.409     1.763    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X24Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.096    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]__1
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.607%)  route 0.675ns (78.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y7          FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.265     1.309    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X17Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.354 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.409     1.763    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X25Y8          FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.827     1.197    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y8          FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.071    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[10]__1
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.692    





