Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 17:00:55 2024
| Host         : DESKTOP-R2G1951 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_test_1_wrapper_control_sets_placed.rpt
| Design       : design_test_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   158 |
|    Minimum number of control sets                        |   158 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   396 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   158 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    63 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     5 |
| >= 16              |    77 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1226 |          398 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1213 |          362 |
| Yes          | No                    | No                     |             882 |          288 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1155 |          313 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                               |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                              |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                          |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                               |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                2 |              4 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              4 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                        | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                  |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                          | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                 |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |         1.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                               |                2 |              4 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                 |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                2 |              4 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              5 |         5.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                               |                2 |              5 |         2.50 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_test_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ENC_AES_0/inst/encryption_AES/control_unit/rgs_comp/output[7]_i_1_n_0                                                                      |                2 |              8 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             11 |         2.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             13 |         2.17 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                                            |                8 |             15 |         1.88 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                            |                3 |             15 |         5.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             17 |         2.83 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                8 |             18 |         2.25 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | design_test_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             19 |         3.80 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | design_test_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                5 |             19 |         3.80 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_test_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             19 |         2.38 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                            | design_test_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                4 |             19 |         4.75 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_done/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                  |                7 |             20 |         2.86 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                 |                5 |             20 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                               |                6 |             20 |         3.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_sws/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             20 |         2.86 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                   |                7 |             20 |         2.86 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                8 |             21 |         2.62 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                9 |             24 |         2.67 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                9 |             32 |         3.56 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               11 |             32 |         2.91 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               10 |             32 |         3.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                              |               10 |             32 |         3.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                              |               10 |             32 |         3.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                              |                9 |             32 |         3.56 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                5 |             32 |         6.40 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                              |                9 |             32 |         3.56 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               16 |             32 |         2.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               10 |             32 |         3.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               10 |             32 |         3.20 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                9 |             32 |         3.56 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               11 |             32 |         2.91 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                4 |             32 |         8.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               11 |             32 |         2.91 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               11 |             32 |         2.91 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             32 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                9 |             32 |         3.56 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             32 |         5.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck3/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                |                7 |             32 |         4.57 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                   |                                                                                                                                                            |               13 |             34 |         2.62 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             34 |         3.78 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                                            |                6 |             35 |         5.83 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                                            |               12 |             35 |         2.92 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                  |                                                                                                                                                            |               11 |             35 |         3.18 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |                8 |             35 |         4.38 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               14 |             47 |         3.36 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               11 |             47 |         4.27 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               18 |             47 |         2.61 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_pt3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               13 |             47 |         3.62 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               14 |             47 |         3.36 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ck2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               15 |             47 |         3.13 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               13 |             47 |         3.62 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_test_1_i/axi_gpio_ct2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               14 |             47 |         3.36 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |               10 |             47 |         4.70 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               17 |             48 |         2.82 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |               12 |             48 |         4.00 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ENC_AES_0/inst/encryption_AES/control_unit/rgs_comp/rst_0                                                                                           | design_test_1_i/ENC_AES_0/inst/cyphertext[127]_i_1_n_0                                                                                                     |               34 |            128 |         3.76 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 | design_test_1_i/ENC_AES_0/inst/input[127]_i_1_n_0                                                                                                                   |                                                                                                                                                            |              110 |            256 |         2.33 |
|  design_test_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |              399 |           1227 |         3.08 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


