

================================================================
== Vitis HLS Report for 'Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc'
================================================================
* Date:           Wed Feb 24 15:50:13 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.020 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  30.000 ns|  30.000 ns|   10|   10|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     215|      1|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|     124|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     339|    158|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U568  |mul_32s_32s_32_5_1  |        0|   0|  215|   1|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+
    |Total                    |                    |        0|   0|  215|   1|    0|
    +-------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U569  |mul_mul_16ns_16ns_32_4_1  |    i0 * i0|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state11       |        or|   0|  0|   2|           1|           1|
    |select_ln71_fu_102_p3  |    select|   0|  0|  16|           1|          16|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  20|           3|          18|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |D_V_loc_blk_n              |   9|          2|    1|          2|
    |STRIDE_2_blk_n             |   9|          2|    1|          2|
    |ap_NS_fsm                  |  65|         12|    1|         12|
    |ap_done                    |   9|          2|    1|          2|
    |batch_blk_n                |   9|          2|    1|          2|
    |mul_ln93_1_loc_out1_blk_n  |   9|          2|    1|          2|
    |mul_ln93_1_loc_out2_blk_n  |   9|          2|    1|          2|
    |mul_ln93_1_loc_out3_blk_n  |   9|          2|    1|          2|
    |mul_ln93_1_loc_out_blk_n   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 137|         28|    9|         28|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  11|   0|   11|          0|
    |ap_done_reg          |   1|   0|    1|          0|
    |batch_read_reg_123   |  32|   0|   32|          0|
    |mul_ln93_1_reg_144   |  32|   0|   32|          0|
    |mul_ln93_reg_139     |  32|   0|   32|          0|
    |select_ln71_reg_128  |  16|   0|   16|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 124|   0|  124|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                         Source Object                                         |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc|  return value|
|D_V_loc_dout                |   in|   16|     ap_fifo|                                                                                        D_V_loc|       pointer|
|D_V_loc_empty_n             |   in|    1|     ap_fifo|                                                                                        D_V_loc|       pointer|
|D_V_loc_read                |  out|    1|     ap_fifo|                                                                                        D_V_loc|       pointer|
|STRIDE_2_dout               |   in|    1|     ap_fifo|                                                                                       STRIDE_2|       pointer|
|STRIDE_2_empty_n            |   in|    1|     ap_fifo|                                                                                       STRIDE_2|       pointer|
|STRIDE_2_read               |  out|    1|     ap_fifo|                                                                                       STRIDE_2|       pointer|
|batch_dout                  |   in|   32|     ap_fifo|                                                                                          batch|       pointer|
|batch_empty_n               |   in|    1|     ap_fifo|                                                                                          batch|       pointer|
|batch_read                  |  out|    1|     ap_fifo|                                                                                          batch|       pointer|
|mul_ln93_1_loc_out_din      |  out|   32|     ap_fifo|                                                                             mul_ln93_1_loc_out|       pointer|
|mul_ln93_1_loc_out_full_n   |   in|    1|     ap_fifo|                                                                             mul_ln93_1_loc_out|       pointer|
|mul_ln93_1_loc_out_write    |  out|    1|     ap_fifo|                                                                             mul_ln93_1_loc_out|       pointer|
|mul_ln93_1_loc_out1_din     |  out|   32|     ap_fifo|                                                                            mul_ln93_1_loc_out1|       pointer|
|mul_ln93_1_loc_out1_full_n  |   in|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out1|       pointer|
|mul_ln93_1_loc_out1_write   |  out|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out1|       pointer|
|mul_ln93_1_loc_out2_din     |  out|   32|     ap_fifo|                                                                            mul_ln93_1_loc_out2|       pointer|
|mul_ln93_1_loc_out2_full_n  |   in|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out2|       pointer|
|mul_ln93_1_loc_out2_write   |  out|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out2|       pointer|
|mul_ln93_1_loc_out3_din     |  out|   32|     ap_fifo|                                                                            mul_ln93_1_loc_out3|       pointer|
|mul_ln93_1_loc_out3_full_n  |   in|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out3|       pointer|
|mul_ln93_1_loc_out3_write   |  out|    1|     ap_fifo|                                                                            mul_ln93_1_loc_out3|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 12 [1/1] (1.09ns)   --->   "%STRIDE_2_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %STRIDE_2" [deform.cpp:71]   --->   Operation 12 'read' 'STRIDE_2_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%batch_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %batch" [deform.cpp:93]   --->   Operation 13 'read' 'batch_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%D_V_loc_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %D_V_loc"   --->   Operation 14 'read' 'D_V_loc_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %D_V_loc_read, i32 1, i32 15"   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i15 %lshr_ln"   --->   Operation 16 'zext' 'zext_ln1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%select_ln71 = select i1 %STRIDE_2_read, i16 %zext_ln1497, i16 %D_V_loc_read" [deform.cpp:71]   --->   Operation 17 'select' 'select_ln71' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i16 %select_ln71" [deform.cpp:71]   --->   Operation 18 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln93 = mul i32 %zext_ln71, i32 %zext_ln71" [deform.cpp:93]   --->   Operation 19 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 20 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln93 = mul i32 %zext_ln71, i32 %zext_ln71" [deform.cpp:93]   --->   Operation 20 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 21 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln93 = mul i32 %zext_ln71, i32 %zext_ln71" [deform.cpp:93]   --->   Operation 21 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln93 = mul i32 %zext_ln71, i32 %zext_ln71" [deform.cpp:93]   --->   Operation 22 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 23 [5/5] (2.02ns)   --->   "%mul_ln93_1 = mul i32 %mul_ln93, i32 %batch_read" [deform.cpp:93]   --->   Operation 23 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 24 [4/5] (2.02ns)   --->   "%mul_ln93_1 = mul i32 %mul_ln93, i32 %batch_read" [deform.cpp:93]   --->   Operation 24 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 25 [3/5] (2.02ns)   --->   "%mul_ln93_1 = mul i32 %mul_ln93, i32 %batch_read" [deform.cpp:93]   --->   Operation 25 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 26 [2/5] (2.02ns)   --->   "%mul_ln93_1 = mul i32 %mul_ln93, i32 %batch_read" [deform.cpp:93]   --->   Operation 26 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 27 [1/5] (2.02ns)   --->   "%mul_ln93_1 = mul i32 %mul_ln93, i32 %batch_read" [deform.cpp:93]   --->   Operation 27 'mul' 'mul_ln93_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.09>
ST_11 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %batch, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %STRIDE_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %D_V_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (1.09ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln93_1_loc_out, i32 %mul_ln93_1" [deform.cpp:93]   --->   Operation 32 'write' 'write_ln93' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (1.09ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln93_1_loc_out1, i32 %mul_ln93_1" [deform.cpp:93]   --->   Operation 34 'write' 'write_ln93' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_out2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (1.09ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln93_1_loc_out2, i32 %mul_ln93_1" [deform.cpp:93]   --->   Operation 36 'write' 'write_ln93' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc_out3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (1.09ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln93_1_loc_out3, i32 %mul_ln93_1" [deform.cpp:93]   --->   Operation 38 'write' 'write_ln93' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 7> <FIFO>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D_V_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ STRIDE_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ batch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln93_1_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln93_1_loc_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln93_1_loc_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mul_ln93_1_loc_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
STRIDE_2_read     (read         ) [ 000000000000]
batch_read        (read         ) [ 001111111110]
D_V_loc_read      (read         ) [ 000000000000]
lshr_ln           (partselect   ) [ 000000000000]
zext_ln1497       (zext         ) [ 000000000000]
select_ln71       (select       ) [ 001000000000]
zext_ln71         (zext         ) [ 000111000000]
mul_ln93          (mul          ) [ 000000111110]
mul_ln93_1        (mul          ) [ 000000000001]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
write_ln93        (write        ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
write_ln93        (write        ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
write_ln93        (write        ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
write_ln93        (write        ) [ 000000000000]
ret_ln0           (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D_V_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_V_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="STRIDE_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="STRIDE_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="batch">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln93_1_loc_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln93_1_loc_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln93_1_loc_out1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln93_1_loc_out1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln93_1_loc_out2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln93_1_loc_out2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul_ln93_1_loc_out3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln93_1_loc_out3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="STRIDE_2_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="STRIDE_2_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="batch_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="batch_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="D_V_loc_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_V_loc_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln93_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/11 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln93_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="1"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/11 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln93_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/11 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln93_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="1"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/11 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lshr_ln_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln1497_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="15" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln71_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln71_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="32" slack="5"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93_1/6 "/>
</bind>
</comp>

<comp id="117" class="1007" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln93/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="batch_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="5"/>
<pin id="125" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="batch_read "/>
</bind>
</comp>

<comp id="128" class="1005" name="select_ln71_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="133" class="1005" name="zext_ln71_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="139" class="1005" name="mul_ln93_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln93 "/>
</bind>
</comp>

<comp id="144" class="1005" name="mul_ln93_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln93_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="54" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="88" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="42" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="54" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="121"><net_src comp="110" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="110" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="48" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="131"><net_src comp="102" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="136"><net_src comp="110" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="142"><net_src comp="117" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="147"><net_src comp="113" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mul_ln93_1_loc_out | {11 }
	Port: mul_ln93_1_loc_out1 | {11 }
	Port: mul_ln93_1_loc_out2 | {11 }
	Port: mul_ln93_1_loc_out3 | {11 }
 - Input state : 
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc : D_V_loc | {1 }
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc : STRIDE_2 | {1 }
	Port: Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc : batch | {1 }
  - Chain level:
	State 1
		zext_ln1497 : 1
		select_ln71 : 2
	State 2
		mul_ln93 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_113        |    0    |   215   |    1    |
|          |        grp_fu_117        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln71_fu_102    |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          | STRIDE_2_read_read_fu_42 |    0    |    0    |    0    |
|   read   |   batch_read_read_fu_48  |    0    |    0    |    0    |
|          |  D_V_loc_read_read_fu_54 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  write_ln93_write_fu_60  |    0    |    0    |    0    |
|   write  |  write_ln93_write_fu_67  |    0    |    0    |    0    |
|          |  write_ln93_write_fu_74  |    0    |    0    |    0    |
|          |  write_ln93_write_fu_81  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       lshr_ln_fu_88      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln1497_fu_98    |    0    |    0    |    0    |
|          |     zext_ln71_fu_110     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |   215   |    17   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| batch_read_reg_123|   32   |
| mul_ln93_1_reg_144|   32   |
|  mul_ln93_reg_139 |   32   |
|select_ln71_reg_128|   16   |
| zext_ln71_reg_133 |   32   |
+-------------------+--------+
|       Total       |   144  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_117 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_117 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.978  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   215  |   17   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   144  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   359  |   35   |
+-----------+--------+--------+--------+--------+
