// Seed: 1853449982
`define pp_1 0
module module_0 (
    input reg id_2,
    output reg id_3,
    input logic id_4,
    output reg id_5,
    output id_6,
    output id_7,
    output id_8
);
  logic id_9;
  logic id_10;
  logic id_11;
  always @(id_1 or id_8 or 1, posedge id_4 or posedge 1'd0)
    if (1'd0) id_5 <= id_3;
    else begin
      id_2[1] <= 1;
    end
  assign id_3 = 1;
  always @(posedge id_2) begin
    id_7 = id_6;
    if (id_2) id_6 = id_2;
  end
endmodule
