ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB216:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f4xx_hal_msp.c ****   */
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 71 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 71 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 3


  45              		.loc 1 71 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 71 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 71 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 72 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 72 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 72 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 72 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 72 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 74 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 81 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE216:
  91              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  92              		.align	1
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 4


  93              		.global	HAL_ADC_MspInit
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_ADC_MspInit:
  99              	.LVL1:
 100              	.LFB217:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
 101              		.loc 1 90 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 90 1 is_stmt 0 view .LVU16
 106 0000 00B5     		push	{lr}
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 4
 109              		.cfi_offset 14, -4
 110 0002 89B0     		sub	sp, sp, #36
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 113              		.loc 1 91 3 is_stmt 1 view .LVU17
 114              		.loc 1 91 20 is_stmt 0 view .LVU18
 115 0004 0023     		movs	r3, #0
 116 0006 0393     		str	r3, [sp, #12]
 117 0008 0493     		str	r3, [sp, #16]
 118 000a 0593     		str	r3, [sp, #20]
 119 000c 0693     		str	r3, [sp, #24]
 120 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 121              		.loc 1 92 3 is_stmt 1 view .LVU19
 122              		.loc 1 92 10 is_stmt 0 view .LVU20
 123 0010 0268     		ldr	r2, [r0]
 124              		.loc 1 92 5 view .LVU21
 125 0012 03F18043 		add	r3, r3, #1073741824
 126 0016 03F59033 		add	r3, r3, #73728
 127 001a 9A42     		cmp	r2, r3
 128 001c 02D0     		beq	.L8
 129              	.LVL2:
 130              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 131              		.loc 1 114 1 view .LVU22
 132 001e 09B0     		add	sp, sp, #36
 133              	.LCFI5:
 134              		.cfi_remember_state
 135              		.cfi_def_cfa_offset 4
 136              		@ sp needed
 137 0020 5DF804FB 		ldr	pc, [sp], #4
 138              	.LVL3:
 139              	.L8:
 140              	.LCFI6:
 141              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 98 5 is_stmt 1 view .LVU23
 143              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 98 5 view .LVU24
 145 0024 0021     		movs	r1, #0
 146 0026 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 98 5 view .LVU25
 148 0028 03F58C33 		add	r3, r3, #71680
 149 002c 5A6C     		ldr	r2, [r3, #68]
 150 002e 42F48072 		orr	r2, r2, #256
 151 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 98 5 view .LVU26
 153 0034 5A6C     		ldr	r2, [r3, #68]
 154 0036 02F48072 		and	r2, r2, #256
 155 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 156              		.loc 1 98 5 view .LVU27
 157 003c 019A     		ldr	r2, [sp, #4]
 158              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 159              		.loc 1 98 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 100 5 view .LVU29
 161              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 100 5 view .LVU30
 163 003e 0291     		str	r1, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 100 5 view .LVU31
 165 0040 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 6


 166 0042 42F00102 		orr	r2, r2, #1
 167 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU32
 169 0048 1B6B     		ldr	r3, [r3, #48]
 170 004a 03F00103 		and	r3, r3, #1
 171 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU33
 173 0050 029B     		ldr	r3, [sp, #8]
 174              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 104 25 is_stmt 0 view .LVU36
 178 0052 0123     		movs	r3, #1
 179 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 105 26 is_stmt 0 view .LVU38
 182 0056 0323     		movs	r3, #3
 183 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 106 5 is_stmt 1 view .LVU39
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 107 5 view .LVU40
 186 005a 03A9     		add	r1, sp, #12
 187 005c 0148     		ldr	r0, .L9
 188              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 107 5 is_stmt 0 view .LVU41
 190 005e FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL5:
 192              		.loc 1 114 1 view .LVU42
 193 0062 DCE7     		b	.L5
 194              	.L10:
 195              		.align	2
 196              	.L9:
 197 0064 00000240 		.word	1073872896
 198              		.cfi_endproc
 199              	.LFE217:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL6:
 210              	.LFB218:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 7


 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 211              		.loc 1 123 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 123 1 is_stmt 0 view .LVU44
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI7:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 124 3 is_stmt 1 view .LVU45
 222              		.loc 1 124 10 is_stmt 0 view .LVU46
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 124 5 view .LVU47
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL7:
 229              	.L11:
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 133:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 134:Core/Src/stm32f4xx_hal_msp.c ****     */
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c **** }
 230              		.loc 1 142 1 view .LVU48
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL8:
 233              	.L14:
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 234              		.loc 1 130 5 is_stmt 1 view .LVU49
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 536C     		ldr	r3, [r2, #68]
 237 0010 23F48073 		bic	r3, r3, #256
 238 0014 5364     		str	r3, [r2, #68]
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 239              		.loc 1 135 5 view .LVU50
 240 0016 0121     		movs	r1, #1
 241 0018 0348     		ldr	r0, .L15+8
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 8


 242              	.LVL9:
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 243              		.loc 1 135 5 is_stmt 0 view .LVU51
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL10:
 246              		.loc 1 142 1 view .LVU52
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00200140 		.word	1073815552
 252 0024 00380240 		.word	1073887232
 253 0028 00000240 		.word	1073872896
 254              		.cfi_endproc
 255              	.LFE218:
 257              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_I2C_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_I2C_MspInit:
 265              	.LVL11:
 266              	.LFB219:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** /**
 145:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 146:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 147:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 148:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f4xx_hal_msp.c **** */
 150:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 151:Core/Src/stm32f4xx_hal_msp.c **** {
 267              		.loc 1 151 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 32
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 151 1 is_stmt 0 view .LVU54
 272 0000 30B5     		push	{r4, r5, lr}
 273              	.LCFI8:
 274              		.cfi_def_cfa_offset 12
 275              		.cfi_offset 4, -12
 276              		.cfi_offset 5, -8
 277              		.cfi_offset 14, -4
 278 0002 89B0     		sub	sp, sp, #36
 279              	.LCFI9:
 280              		.cfi_def_cfa_offset 48
 152:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 281              		.loc 1 152 3 is_stmt 1 view .LVU55
 282              		.loc 1 152 20 is_stmt 0 view .LVU56
 283 0004 0023     		movs	r3, #0
 284 0006 0393     		str	r3, [sp, #12]
 285 0008 0493     		str	r3, [sp, #16]
 286 000a 0593     		str	r3, [sp, #20]
 287 000c 0693     		str	r3, [sp, #24]
 288 000e 0793     		str	r3, [sp, #28]
 153:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 9


 289              		.loc 1 153 3 is_stmt 1 view .LVU57
 290              		.loc 1 153 10 is_stmt 0 view .LVU58
 291 0010 0268     		ldr	r2, [r0]
 292              		.loc 1 153 5 view .LVU59
 293 0012 144B     		ldr	r3, .L21
 294 0014 9A42     		cmp	r2, r3
 295 0016 01D0     		beq	.L20
 296              	.LVL12:
 297              	.L17:
 154:Core/Src/stm32f4xx_hal_msp.c ****   {
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 161:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 163:Core/Src/stm32f4xx_hal_msp.c ****     */
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 176:Core/Src/stm32f4xx_hal_msp.c ****   }
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c **** }
 298              		.loc 1 178 1 view .LVU60
 299 0018 09B0     		add	sp, sp, #36
 300              	.LCFI10:
 301              		.cfi_remember_state
 302              		.cfi_def_cfa_offset 12
 303              		@ sp needed
 304 001a 30BD     		pop	{r4, r5, pc}
 305              	.LVL13:
 306              	.L20:
 307              	.LCFI11:
 308              		.cfi_restore_state
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 309              		.loc 1 159 5 is_stmt 1 view .LVU61
 310              	.LBB6:
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 311              		.loc 1 159 5 view .LVU62
 312 001c 0025     		movs	r5, #0
 313 001e 0195     		str	r5, [sp, #4]
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 314              		.loc 1 159 5 view .LVU63
 315 0020 114C     		ldr	r4, .L21+4
 316 0022 236B     		ldr	r3, [r4, #48]
 317 0024 43F00203 		orr	r3, r3, #2
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 10


 318 0028 2363     		str	r3, [r4, #48]
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 319              		.loc 1 159 5 view .LVU64
 320 002a 236B     		ldr	r3, [r4, #48]
 321 002c 03F00203 		and	r3, r3, #2
 322 0030 0193     		str	r3, [sp, #4]
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 323              		.loc 1 159 5 view .LVU65
 324 0032 019B     		ldr	r3, [sp, #4]
 325              	.LBE6:
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 326              		.loc 1 159 5 view .LVU66
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 327              		.loc 1 164 5 view .LVU67
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 328              		.loc 1 164 25 is_stmt 0 view .LVU68
 329 0034 4FF44073 		mov	r3, #768
 330 0038 0393     		str	r3, [sp, #12]
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 165 5 is_stmt 1 view .LVU69
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 332              		.loc 1 165 26 is_stmt 0 view .LVU70
 333 003a 1223     		movs	r3, #18
 334 003c 0493     		str	r3, [sp, #16]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 335              		.loc 1 166 5 is_stmt 1 view .LVU71
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 336              		.loc 1 167 5 view .LVU72
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 337              		.loc 1 167 27 is_stmt 0 view .LVU73
 338 003e 0323     		movs	r3, #3
 339 0040 0693     		str	r3, [sp, #24]
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 340              		.loc 1 168 5 is_stmt 1 view .LVU74
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 341              		.loc 1 168 31 is_stmt 0 view .LVU75
 342 0042 0423     		movs	r3, #4
 343 0044 0793     		str	r3, [sp, #28]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 344              		.loc 1 169 5 is_stmt 1 view .LVU76
 345 0046 03A9     		add	r1, sp, #12
 346 0048 0848     		ldr	r0, .L21+8
 347              	.LVL14:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 348              		.loc 1 169 5 is_stmt 0 view .LVU77
 349 004a FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL15:
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 351              		.loc 1 172 5 is_stmt 1 view .LVU78
 352              	.LBB7:
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 353              		.loc 1 172 5 view .LVU79
 354 004e 0295     		str	r5, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 355              		.loc 1 172 5 view .LVU80
 356 0050 236C     		ldr	r3, [r4, #64]
 357 0052 43F40013 		orr	r3, r3, #2097152
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 11


 358 0056 2364     		str	r3, [r4, #64]
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 359              		.loc 1 172 5 view .LVU81
 360 0058 236C     		ldr	r3, [r4, #64]
 361 005a 03F40013 		and	r3, r3, #2097152
 362 005e 0293     		str	r3, [sp, #8]
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 363              		.loc 1 172 5 view .LVU82
 364 0060 029B     		ldr	r3, [sp, #8]
 365              	.LBE7:
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 366              		.loc 1 172 5 view .LVU83
 367              		.loc 1 178 1 is_stmt 0 view .LVU84
 368 0062 D9E7     		b	.L17
 369              	.L22:
 370              		.align	2
 371              	.L21:
 372 0064 00540040 		.word	1073763328
 373 0068 00380240 		.word	1073887232
 374 006c 00040240 		.word	1073873920
 375              		.cfi_endproc
 376              	.LFE219:
 378              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 379              		.align	1
 380              		.global	HAL_I2C_MspDeInit
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	HAL_I2C_MspDeInit:
 386              	.LVL16:
 387              	.LFB220:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c **** /**
 181:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 182:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 183:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 184:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 185:Core/Src/stm32f4xx_hal_msp.c **** */
 186:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 187:Core/Src/stm32f4xx_hal_msp.c **** {
 388              		.loc 1 187 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 188:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 392              		.loc 1 188 3 view .LVU86
 393              		.loc 1 188 10 is_stmt 0 view .LVU87
 394 0000 0268     		ldr	r2, [r0]
 395              		.loc 1 188 5 view .LVU88
 396 0002 0B4B     		ldr	r3, .L30
 397 0004 9A42     		cmp	r2, r3
 398 0006 00D0     		beq	.L29
 399 0008 7047     		bx	lr
 400              	.L29:
 187:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 401              		.loc 1 187 1 view .LVU89
 402 000a 10B5     		push	{r4, lr}
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 12


 403              	.LCFI12:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 4, -8
 406              		.cfi_offset 14, -4
 189:Core/Src/stm32f4xx_hal_msp.c ****   {
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 194:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 407              		.loc 1 194 5 is_stmt 1 view .LVU90
 408 000c 094A     		ldr	r2, .L30+4
 409 000e 136C     		ldr	r3, [r2, #64]
 410 0010 23F40013 		bic	r3, r3, #2097152
 411 0014 1364     		str	r3, [r2, #64]
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 197:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 198:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 199:Core/Src/stm32f4xx_hal_msp.c ****     */
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 412              		.loc 1 200 5 view .LVU91
 413 0016 084C     		ldr	r4, .L30+8
 414 0018 4FF48071 		mov	r1, #256
 415 001c 2046     		mov	r0, r4
 416              	.LVL17:
 417              		.loc 1 200 5 is_stmt 0 view .LVU92
 418 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 419              	.LVL18:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 420              		.loc 1 202 5 is_stmt 1 view .LVU93
 421 0022 4FF40071 		mov	r1, #512
 422 0026 2046     		mov	r0, r4
 423 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 424              	.LVL19:
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c ****   }
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** }
 425              		.loc 1 209 1 is_stmt 0 view .LVU94
 426 002c 10BD     		pop	{r4, pc}
 427              	.L31:
 428 002e 00BF     		.align	2
 429              	.L30:
 430 0030 00540040 		.word	1073763328
 431 0034 00380240 		.word	1073887232
 432 0038 00040240 		.word	1073873920
 433              		.cfi_endproc
 434              	.LFE220:
 436              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 437              		.align	1
 438              		.global	HAL_TIM_Base_MspInit
 439              		.syntax unified
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 13


 440              		.thumb
 441              		.thumb_func
 443              	HAL_TIM_Base_MspInit:
 444              	.LVL20:
 445              	.LFB221:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c **** /**
 212:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 213:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 214:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 215:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f4xx_hal_msp.c **** */
 217:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 218:Core/Src/stm32f4xx_hal_msp.c **** {
 446              		.loc 1 218 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 219:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 451              		.loc 1 219 3 view .LVU96
 452              		.loc 1 219 15 is_stmt 0 view .LVU97
 453 0000 0268     		ldr	r2, [r0]
 454              		.loc 1 219 5 view .LVU98
 455 0002 094B     		ldr	r3, .L39
 456 0004 9A42     		cmp	r2, r3
 457 0006 00D0     		beq	.L38
 458 0008 7047     		bx	lr
 459              	.L38:
 218:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 460              		.loc 1 218 1 view .LVU99
 461 000a 82B0     		sub	sp, sp, #8
 462              	.LCFI13:
 463              		.cfi_def_cfa_offset 8
 220:Core/Src/stm32f4xx_hal_msp.c ****   {
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 225:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 464              		.loc 1 225 5 is_stmt 1 view .LVU100
 465              	.LBB8:
 466              		.loc 1 225 5 view .LVU101
 467 000c 0023     		movs	r3, #0
 468 000e 0193     		str	r3, [sp, #4]
 469              		.loc 1 225 5 view .LVU102
 470 0010 064B     		ldr	r3, .L39+4
 471 0012 1A6C     		ldr	r2, [r3, #64]
 472 0014 42F00202 		orr	r2, r2, #2
 473 0018 1A64     		str	r2, [r3, #64]
 474              		.loc 1 225 5 view .LVU103
 475 001a 1B6C     		ldr	r3, [r3, #64]
 476 001c 03F00203 		and	r3, r3, #2
 477 0020 0193     		str	r3, [sp, #4]
 478              		.loc 1 225 5 view .LVU104
 479 0022 019B     		ldr	r3, [sp, #4]
 480              	.LBE8:
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 14


 481              		.loc 1 225 5 view .LVU105
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 229:Core/Src/stm32f4xx_hal_msp.c ****   }
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c **** }
 482              		.loc 1 231 1 is_stmt 0 view .LVU106
 483 0024 02B0     		add	sp, sp, #8
 484              	.LCFI14:
 485              		.cfi_def_cfa_offset 0
 486              		@ sp needed
 487 0026 7047     		bx	lr
 488              	.L40:
 489              		.align	2
 490              	.L39:
 491 0028 00040040 		.word	1073742848
 492 002c 00380240 		.word	1073887232
 493              		.cfi_endproc
 494              	.LFE221:
 496              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 497              		.align	1
 498              		.global	HAL_TIM_MspPostInit
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 503              	HAL_TIM_MspPostInit:
 504              	.LVL21:
 505              	.LFB222:
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 234:Core/Src/stm32f4xx_hal_msp.c **** {
 506              		.loc 1 234 1 is_stmt 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 24
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510              		.loc 1 234 1 is_stmt 0 view .LVU108
 511 0000 00B5     		push	{lr}
 512              	.LCFI15:
 513              		.cfi_def_cfa_offset 4
 514              		.cfi_offset 14, -4
 515 0002 87B0     		sub	sp, sp, #28
 516              	.LCFI16:
 517              		.cfi_def_cfa_offset 32
 235:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 518              		.loc 1 235 3 is_stmt 1 view .LVU109
 519              		.loc 1 235 20 is_stmt 0 view .LVU110
 520 0004 0023     		movs	r3, #0
 521 0006 0193     		str	r3, [sp, #4]
 522 0008 0293     		str	r3, [sp, #8]
 523 000a 0393     		str	r3, [sp, #12]
 524 000c 0493     		str	r3, [sp, #16]
 525 000e 0593     		str	r3, [sp, #20]
 236:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 526              		.loc 1 236 3 is_stmt 1 view .LVU111
 527              		.loc 1 236 10 is_stmt 0 view .LVU112
 528 0010 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 15


 529              		.loc 1 236 5 view .LVU113
 530 0012 0E4B     		ldr	r3, .L45
 531 0014 9A42     		cmp	r2, r3
 532 0016 02D0     		beq	.L44
 533              	.LVL22:
 534              	.L41:
 237:Core/Src/stm32f4xx_hal_msp.c ****   {
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 243:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 244:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 245:Core/Src/stm32f4xx_hal_msp.c ****     */
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Motor_Driver_STEP_Pin;
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 251:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Motor_Driver_STEP_GPIO_Port, &GPIO_InitStruct);
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 256:Core/Src/stm32f4xx_hal_msp.c ****   }
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c **** }
 535              		.loc 1 258 1 view .LVU114
 536 0018 07B0     		add	sp, sp, #28
 537              	.LCFI17:
 538              		.cfi_remember_state
 539              		.cfi_def_cfa_offset 4
 540              		@ sp needed
 541 001a 5DF804FB 		ldr	pc, [sp], #4
 542              	.LVL23:
 543              	.L44:
 544              	.LCFI18:
 545              		.cfi_restore_state
 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 546              		.loc 1 242 5 is_stmt 1 view .LVU115
 547              	.LBB9:
 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 548              		.loc 1 242 5 view .LVU116
 549 001e 0023     		movs	r3, #0
 550 0020 0093     		str	r3, [sp]
 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 551              		.loc 1 242 5 view .LVU117
 552 0022 0B4B     		ldr	r3, .L45+4
 553 0024 1A6B     		ldr	r2, [r3, #48]
 554 0026 42F00102 		orr	r2, r2, #1
 555 002a 1A63     		str	r2, [r3, #48]
 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 556              		.loc 1 242 5 view .LVU118
 557 002c 1B6B     		ldr	r3, [r3, #48]
 558 002e 03F00103 		and	r3, r3, #1
 559 0032 0093     		str	r3, [sp]
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 16


 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 560              		.loc 1 242 5 view .LVU119
 561 0034 009B     		ldr	r3, [sp]
 562              	.LBE9:
 242:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 563              		.loc 1 242 5 view .LVU120
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 246 5 view .LVU121
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565              		.loc 1 246 25 is_stmt 0 view .LVU122
 566 0036 4023     		movs	r3, #64
 567 0038 0193     		str	r3, [sp, #4]
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 247 5 is_stmt 1 view .LVU123
 247:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 569              		.loc 1 247 26 is_stmt 0 view .LVU124
 570 003a 0223     		movs	r3, #2
 571 003c 0293     		str	r3, [sp, #8]
 248:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 572              		.loc 1 248 5 is_stmt 1 view .LVU125
 249:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 573              		.loc 1 249 5 view .LVU126
 250:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Motor_Driver_STEP_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 250 5 view .LVU127
 250:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Motor_Driver_STEP_GPIO_Port, &GPIO_InitStruct);
 575              		.loc 1 250 31 is_stmt 0 view .LVU128
 576 003e 0593     		str	r3, [sp, #20]
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 577              		.loc 1 251 5 is_stmt 1 view .LVU129
 578 0040 01A9     		add	r1, sp, #4
 579 0042 0448     		ldr	r0, .L45+8
 580              	.LVL24:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 251 5 is_stmt 0 view .LVU130
 582 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL25:
 584              		.loc 1 258 1 view .LVU131
 585 0048 E6E7     		b	.L41
 586              	.L46:
 587 004a 00BF     		.align	2
 588              	.L45:
 589 004c 00040040 		.word	1073742848
 590 0050 00380240 		.word	1073887232
 591 0054 00000240 		.word	1073872896
 592              		.cfi_endproc
 593              	.LFE222:
 595              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 596              		.align	1
 597              		.global	HAL_TIM_Base_MspDeInit
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 602              	HAL_TIM_Base_MspDeInit:
 603              	.LVL26:
 604              	.LFB223:
 259:Core/Src/stm32f4xx_hal_msp.c **** /**
 260:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 17


 261:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 262:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 263:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 264:Core/Src/stm32f4xx_hal_msp.c **** */
 265:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 266:Core/Src/stm32f4xx_hal_msp.c **** {
 605              		.loc 1 266 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		@ link register save eliminated.
 267:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 610              		.loc 1 267 3 view .LVU133
 611              		.loc 1 267 15 is_stmt 0 view .LVU134
 612 0000 0268     		ldr	r2, [r0]
 613              		.loc 1 267 5 view .LVU135
 614 0002 054B     		ldr	r3, .L50
 615 0004 9A42     		cmp	r2, r3
 616 0006 00D0     		beq	.L49
 617              	.L47:
 268:Core/Src/stm32f4xx_hal_msp.c ****   {
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 273:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 274:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 277:Core/Src/stm32f4xx_hal_msp.c ****   }
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c **** }
 618              		.loc 1 279 1 view .LVU136
 619 0008 7047     		bx	lr
 620              	.L49:
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 621              		.loc 1 273 5 is_stmt 1 view .LVU137
 622 000a 044A     		ldr	r2, .L50+4
 623 000c 136C     		ldr	r3, [r2, #64]
 624 000e 23F00203 		bic	r3, r3, #2
 625 0012 1364     		str	r3, [r2, #64]
 626              		.loc 1 279 1 is_stmt 0 view .LVU138
 627 0014 F8E7     		b	.L47
 628              	.L51:
 629 0016 00BF     		.align	2
 630              	.L50:
 631 0018 00040040 		.word	1073742848
 632 001c 00380240 		.word	1073887232
 633              		.cfi_endproc
 634              	.LFE223:
 636              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 637              		.align	1
 638              		.global	HAL_UART_MspInit
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 643              	HAL_UART_MspInit:
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 18


 644              	.LVL27:
 645              	.LFB224:
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c **** /**
 282:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 283:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 284:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 285:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 286:Core/Src/stm32f4xx_hal_msp.c **** */
 287:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 288:Core/Src/stm32f4xx_hal_msp.c **** {
 646              		.loc 1 288 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 32
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		.loc 1 288 1 is_stmt 0 view .LVU140
 651 0000 00B5     		push	{lr}
 652              	.LCFI19:
 653              		.cfi_def_cfa_offset 4
 654              		.cfi_offset 14, -4
 655 0002 89B0     		sub	sp, sp, #36
 656              	.LCFI20:
 657              		.cfi_def_cfa_offset 40
 289:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 658              		.loc 1 289 3 is_stmt 1 view .LVU141
 659              		.loc 1 289 20 is_stmt 0 view .LVU142
 660 0004 0023     		movs	r3, #0
 661 0006 0393     		str	r3, [sp, #12]
 662 0008 0493     		str	r3, [sp, #16]
 663 000a 0593     		str	r3, [sp, #20]
 664 000c 0693     		str	r3, [sp, #24]
 665 000e 0793     		str	r3, [sp, #28]
 290:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 666              		.loc 1 290 3 is_stmt 1 view .LVU143
 667              		.loc 1 290 11 is_stmt 0 view .LVU144
 668 0010 0268     		ldr	r2, [r0]
 669              		.loc 1 290 5 view .LVU145
 670 0012 144B     		ldr	r3, .L56
 671 0014 9A42     		cmp	r2, r3
 672 0016 02D0     		beq	.L55
 673              	.LVL28:
 674              	.L52:
 291:Core/Src/stm32f4xx_hal_msp.c ****   {
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 295:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 296:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 298:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 299:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 300:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 301:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 302:Core/Src/stm32f4xx_hal_msp.c ****     */
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 19


 306:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 308:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 311:Core/Src/stm32f4xx_hal_msp.c **** 
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 313:Core/Src/stm32f4xx_hal_msp.c ****   }
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 315:Core/Src/stm32f4xx_hal_msp.c **** }
 675              		.loc 1 315 1 view .LVU146
 676 0018 09B0     		add	sp, sp, #36
 677              	.LCFI21:
 678              		.cfi_remember_state
 679              		.cfi_def_cfa_offset 4
 680              		@ sp needed
 681 001a 5DF804FB 		ldr	pc, [sp], #4
 682              	.LVL29:
 683              	.L55:
 684              	.LCFI22:
 685              		.cfi_restore_state
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 686              		.loc 1 296 5 is_stmt 1 view .LVU147
 687              	.LBB10:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 688              		.loc 1 296 5 view .LVU148
 689 001e 0021     		movs	r1, #0
 690 0020 0191     		str	r1, [sp, #4]
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 691              		.loc 1 296 5 view .LVU149
 692 0022 03F5FA33 		add	r3, r3, #128000
 693 0026 1A6C     		ldr	r2, [r3, #64]
 694 0028 42F40032 		orr	r2, r2, #131072
 695 002c 1A64     		str	r2, [r3, #64]
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 696              		.loc 1 296 5 view .LVU150
 697 002e 1A6C     		ldr	r2, [r3, #64]
 698 0030 02F40032 		and	r2, r2, #131072
 699 0034 0192     		str	r2, [sp, #4]
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 700              		.loc 1 296 5 view .LVU151
 701 0036 019A     		ldr	r2, [sp, #4]
 702              	.LBE10:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 703              		.loc 1 296 5 view .LVU152
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 704              		.loc 1 298 5 view .LVU153
 705              	.LBB11:
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 706              		.loc 1 298 5 view .LVU154
 707 0038 0291     		str	r1, [sp, #8]
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 708              		.loc 1 298 5 view .LVU155
 709 003a 1A6B     		ldr	r2, [r3, #48]
 710 003c 42F00102 		orr	r2, r2, #1
 711 0040 1A63     		str	r2, [r3, #48]
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 20


 712              		.loc 1 298 5 view .LVU156
 713 0042 1B6B     		ldr	r3, [r3, #48]
 714 0044 03F00103 		and	r3, r3, #1
 715 0048 0293     		str	r3, [sp, #8]
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 716              		.loc 1 298 5 view .LVU157
 717 004a 029B     		ldr	r3, [sp, #8]
 718              	.LBE11:
 298:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 719              		.loc 1 298 5 view .LVU158
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 720              		.loc 1 303 5 view .LVU159
 303:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 721              		.loc 1 303 25 is_stmt 0 view .LVU160
 722 004c 0C23     		movs	r3, #12
 723 004e 0393     		str	r3, [sp, #12]
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 724              		.loc 1 304 5 is_stmt 1 view .LVU161
 304:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 725              		.loc 1 304 26 is_stmt 0 view .LVU162
 726 0050 0223     		movs	r3, #2
 727 0052 0493     		str	r3, [sp, #16]
 305:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 728              		.loc 1 305 5 is_stmt 1 view .LVU163
 306:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 729              		.loc 1 306 5 view .LVU164
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 730              		.loc 1 307 5 view .LVU165
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 731              		.loc 1 307 31 is_stmt 0 view .LVU166
 732 0054 0723     		movs	r3, #7
 733 0056 0793     		str	r3, [sp, #28]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 734              		.loc 1 308 5 is_stmt 1 view .LVU167
 735 0058 03A9     		add	r1, sp, #12
 736 005a 0348     		ldr	r0, .L56+4
 737              	.LVL30:
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 738              		.loc 1 308 5 is_stmt 0 view .LVU168
 739 005c FFF7FEFF 		bl	HAL_GPIO_Init
 740              	.LVL31:
 741              		.loc 1 315 1 view .LVU169
 742 0060 DAE7     		b	.L52
 743              	.L57:
 744 0062 00BF     		.align	2
 745              	.L56:
 746 0064 00440040 		.word	1073759232
 747 0068 00000240 		.word	1073872896
 748              		.cfi_endproc
 749              	.LFE224:
 751              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 752              		.align	1
 753              		.global	HAL_UART_MspDeInit
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 758              	HAL_UART_MspDeInit:
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 21


 759              	.LVL32:
 760              	.LFB225:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c **** /**
 318:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 319:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 320:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 321:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 322:Core/Src/stm32f4xx_hal_msp.c **** */
 323:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 324:Core/Src/stm32f4xx_hal_msp.c **** {
 761              		.loc 1 324 1 is_stmt 1 view -0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 0
 764              		@ frame_needed = 0, uses_anonymous_args = 0
 765              		.loc 1 324 1 is_stmt 0 view .LVU171
 766 0000 08B5     		push	{r3, lr}
 767              	.LCFI23:
 768              		.cfi_def_cfa_offset 8
 769              		.cfi_offset 3, -8
 770              		.cfi_offset 14, -4
 325:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 771              		.loc 1 325 3 is_stmt 1 view .LVU172
 772              		.loc 1 325 11 is_stmt 0 view .LVU173
 773 0002 0268     		ldr	r2, [r0]
 774              		.loc 1 325 5 view .LVU174
 775 0004 064B     		ldr	r3, .L62
 776 0006 9A42     		cmp	r2, r3
 777 0008 00D0     		beq	.L61
 778              	.LVL33:
 779              	.L58:
 326:Core/Src/stm32f4xx_hal_msp.c ****   {
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 330:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 331:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 334:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 335:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 336:Core/Src/stm32f4xx_hal_msp.c ****     */
 337:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 340:Core/Src/stm32f4xx_hal_msp.c **** 
 341:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 342:Core/Src/stm32f4xx_hal_msp.c ****   }
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c **** }
 780              		.loc 1 344 1 view .LVU175
 781 000a 08BD     		pop	{r3, pc}
 782              	.LVL34:
 783              	.L61:
 331:Core/Src/stm32f4xx_hal_msp.c **** 
 784              		.loc 1 331 5 is_stmt 1 view .LVU176
 785 000c 054A     		ldr	r2, .L62+4
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 22


 786 000e 136C     		ldr	r3, [r2, #64]
 787 0010 23F40033 		bic	r3, r3, #131072
 788 0014 1364     		str	r3, [r2, #64]
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 789              		.loc 1 337 5 view .LVU177
 790 0016 0C21     		movs	r1, #12
 791 0018 0348     		ldr	r0, .L62+8
 792              	.LVL35:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 793              		.loc 1 337 5 is_stmt 0 view .LVU178
 794 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 795              	.LVL36:
 796              		.loc 1 344 1 view .LVU179
 797 001e F4E7     		b	.L58
 798              	.L63:
 799              		.align	2
 800              	.L62:
 801 0020 00440040 		.word	1073759232
 802 0024 00380240 		.word	1073887232
 803 0028 00000240 		.word	1073872896
 804              		.cfi_endproc
 805              	.LFE225:
 807              		.text
 808              	.Letext0:
 809              		.file 2 "c:\\users\\natha\\devtools\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-e
 810              		.file 3 "c:\\users\\natha\\devtools\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-e
 811              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 812              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 813              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 814              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 815              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 816              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 817              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 818              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 819              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 820              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:87     .text.HAL_MspInit:0000003c $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:92     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:98     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:197    .text.HAL_ADC_MspInit:00000064 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:202    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:208    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:251    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:258    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:264    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:372    .text.HAL_I2C_MspInit:00000064 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:379    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:385    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:430    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:437    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:443    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:491    .text.HAL_TIM_Base_MspInit:00000028 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:497    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:503    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:589    .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:596    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:602    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:631    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:637    .text.HAL_UART_MspInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:643    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:746    .text.HAL_UART_MspInit:00000064 $d
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:752    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:758    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\natha\AppData\Local\Temp\ccGfMgoZ.s:801    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
