Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-fbg484-1 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt 2 -ir off -pr b -lc off
-power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc7k160t
Target Package : fbg484
Target Speed   : -1
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Thu Jun 19 08:28:31 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 9,338 out of 202,800    4%
    Number used as Flip Flops:               9,337
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     12,076 out of 101,400   11%
    Number used as logic:                   11,183 out of 101,400   11%
      Number using O6 output only:           7,723
      Number using O5 output only:             458
      Number using O5 and O6:                3,002
      Number used as ROM:                        0
    Number used as Memory:                     265 out of  35,000    1%
      Number used as Dual Port RAM:              8
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           16
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:           241
        Number using O6 output only:           240
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    628
      Number with same-slice register load:    505
      Number with same-slice carry load:        27
      Number with other load:                   96

Slice Logic Distribution:
  Number of occupied Slices:                 4,828 out of  25,350   19%
  Number of LUT Flip Flop pairs used:       13,616
    Number with an unused Flip Flop:         6,846 out of  13,616   50%
    Number with an unused LUT:               1,540 out of  13,616   11%
    Number of fully used LUT-FF pairs:       5,230 out of  13,616   38%
    Number of unique control sets:             258
    Number of slice register sites lost
      to control set restrictions:             844 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       132 out of     285   46%
    Number of LOCed IOBs:                      132 out of     132  100%
    IOB Flip Flops:                             35
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     2 out of       4   50%
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                196 out of     325   60%
    Number using RAMB36E1 only:                196
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     650    0%
  Number of BUFG/BUFGCTRLs:                     11 out of      32   34%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       32 out of     400    8%
    Number used as ILOGICE2s:                   32
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        3 out of     400    1%
    Number used as OLOGICE2s:                    3
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      1 out of       8   12%
    Number of LOCed GTXE2_CHANNELs:              1 out of       1  100%
  Number of GTXE2_COMMONs:                       1 out of       2   50%
  Number of IBUFDS_GTE2s:                        1 out of       4   25%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         3 out of       8   37%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:            7
Average Fanout of Non-Clock Nets:                3.43

Peak Memory Usage:  1977 MB
Total REAL time to MAP completion:  8 mins 57 secs 
Total CPU time to MAP completion (all processors):   9 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:701 - PAD symbol "gt_clkp" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "gt_rxp" is not constrained (LOC) to a specific
   location.
WARNING:PhysDesignRules:372 - Gated clock. Clock net slaves/slave6/control_0<13>
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network slaves/slave6/control_0<7> has no load.
INFO:LIT:395 - The above info message is repeated 86 more times for the
   following (max. 5 shown):
   slaves/slave6/control_0<10>,
   slaves/slave6/control_0<11>,
   slaves/slave6/control_0<15>,
   slaves/slave6/control_0<16>,
   slaves/slave6/control_0<17>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 510 block(s) removed
 405 block(s) optimized away
 565 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "clocks/bufgp40" (CKBUF) removed.
 The signal "clocks/clk_p40_i" is loadless and has been removed.
Loadless block
"eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync
_reg" (FF) removed.
 The signal
"eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync
1" is loadless and has been removed.
  Loadless block
"eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync
" (FF) removed.
Loadless block
"eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync
_reg" (FF) removed.
 The signal
"eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync
1" is loadless and has been removed.
  Loadless block
"eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync
" (FF) removed.
Loadless block "eth/phy/transceiver_inst/reclock_rxreset/reset_sync2" (FF)
removed.
 The signal "eth/phy/transceiver_inst/reclock_rxreset/reset_sync_reg" is loadless
and has been removed.
  Loadless block "eth/phy/transceiver_inst/reclock_rxreset/reset_sync1" (FF)
removed.
Loadless block "eth/phy/transceiver_inst/reclock_txreset/reset_sync2" (FF)
removed.
 The signal "eth/phy/transceiver_inst/reclock_txreset/reset_sync_reg" is loadless
and has been removed.
  Loadless block "eth/phy/transceiver_inst/reclock_txreset/reset_sync1" (FF)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM)
removed.
Loadless block
"slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block
"slaves/slave6/power_inst/processor/data_path_loop[2].second_operand.out_port_lu
t" (LUT6_2) removed.
Loadless block
"slaves/slave6/power_inst/processor/data_path_loop[4].second_operand.out_port_lu
t" (LUT6_2) removed.
Loadless block "slaves/slave6/power_inst/processor/k_write_strobe_flop" (SFF)
removed.
 The signal "slaves/slave6/power_inst/processor/k_write_strobe_value" is loadless
and has been removed.
Loadless block "slaves/slave6/power_inst/processor/read_strobe_flop" (SFF)
removed.
 The signal "slaves/slave6/power_inst/processor/read_strobe_value" is loadless
and has been removed.
The signal "slaves/slave6/control_0<7>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<10>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<11>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<15>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<16>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<17>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<18>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<19>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<21>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<22>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<23>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<24>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<25>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<26>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<27>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<28>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<29>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<30>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<31>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<32>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<33>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<34>" is sourceless and has been removed.
The signal "slaves/slave6/control_0<35>" is sourceless and has been removed.
The signal
"slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_US
E_RPM_EQ0.U_GAND_SRL_UNSET/SRL_Q_O" is sourceless and has been removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless
and has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless
and has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless
and has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless
and has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless
and has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and
has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and
has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "slaves/slave6/ICON_inst/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and
has been removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "eth/mac/rx_statistics_vector<27>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<25>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<24>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<23>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<22>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<21>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<20>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<19>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<18>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<17>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<16>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<15>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<14>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<13>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<12>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<11>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<10>" is sourceless and has been
removed.
The signal "eth/mac/rx_statistics_vector<9>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<8>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<7>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<6>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<5>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<4>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<3>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<2>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<1>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_vector<0>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<31>" is sourceless and has been
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set" (ROM)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0_glue_set" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR_0" (SFF) removed.
The signal "eth/mac/tx_statistics_vector<30>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<19>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<18>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<17>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<16>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<15>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<14>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<13>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<12>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<11>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<10>" is sourceless and has been
removed.
The signal "eth/mac/tx_statistics_vector<9>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<8>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<7>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<6>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<5>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<4>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<3>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<2>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<1>" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_vector<0>" is sourceless and has been removed.
The signal "eth/mac/rx_statistics_valid" is sourceless and has been removed.
The signal "eth/mac/tx_statistics_valid" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/rxstatsaddressmatch" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXSTATSADDRESSMATCH_DEL" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/rxstatsaddressmatch_glue_set" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/rxstatsaddressmatch_glue_set" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/rxstatsaddressmatch" (SFF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_EARLY" is
sourceless and has been removed.
 Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE"
(SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CAPTURE" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_glue_set"
(ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY_glue_set" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY" (SFF)
removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_TX_EN_DELAY"
is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_rstpot1"
(ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES_rstpot1" is
sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/NUMBER_OF_BYTES" (FF)
removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG9_OUT2" is
sourceless and has been removed.
 Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2"
(SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG8_OUT2_GND_34_o_MUX_2
91_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2_GND_34_o_MUX_291_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG9_OUT2"
(SFF) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG7_OUT2_GND_34_o_MUX_2
90_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2_GND_34_o_MUX_290_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG6_OUT2_GND_34_o_MUX_2
89_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2_GND_34_o_MUX_289_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG5_OUT2_GND_34_o_MUX_2
88_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2_GND_34_o_MUX_288_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2" is
sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_REG" (FF) removed.
        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_REG" is
sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_CLK_DIV20_REG_AND_1
15_o1" (ROM) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_CLK_DIV20_REG_AND_1
15_o" is sourceless and has been removed.
           Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC50_EN"
(FF) removed.
            The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC50_EN" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG3_OUT2_GND_34_o_MUX_2
86_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2_GND_34_o_MUX_286_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2" is
sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG4_OUT2_GND_34_o_MUX_2
87_o11" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2_GND_34_o_MUX_287_o"
is sourceless and has been removed.
         Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2"
(SFF) removed.
          The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG2_OUT2_GND_34_o_MUX_2
85_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2_GND_34_o_MUX_285_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG1_OUT2_GND_34_o_MUX_2
84_o11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2_GND_34_o_MUX_284_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG0_OUT2_GND_34_o_MUX_2
83_o11_INV_0" (BUF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2_GND_34_o_MUX_283_o"
is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2" is
sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/da
ta_sync2" is sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT"
is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<7>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE0_MA
TCH_GND_52_o_MUX_576_o1_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N30" is sourceless and
has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE0_MA
TCH_GND_52_o_MUX_576_o1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH_G
ND_52_o_MUX_576_o" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
(FF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE0_MATCH"
is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDCloc
kEnable1611" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_BROADCAST" is
sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_1" (SFF)
removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot
1" (ROM) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2_rstpot
1" is sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_2" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<6>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<5>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<4>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<3>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<2>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<1>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4<0>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_MULTI_MA
TCH_GND_52_o_MUX_586_o11" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH_G
ND_52_o_MUX_586_o" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
(FF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_MULTI_MATCH"
is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<13>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_15" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<15>" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o111" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o111" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o113" (ROM) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o11" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_VLAN_GND_5
2_o_MUX_593_o11" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_52_o_M
UX_593_o" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN" (FF)
removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN" is
sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19"
(SFF) removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o12" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL_GND_52_
o_MUX_591_o" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL" (FF)
removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_CONTROL" is
sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_4" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_14" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<14>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_13" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<13>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_12" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<12>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_11" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<11>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_10" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<10>" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o112" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_CONTROL_GN
D_52_o_MUX_591_o112" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_9" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<9>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_8" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<8>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_7" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<7>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_6" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<6>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_5" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<5>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_4" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<4>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_3" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<3>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_2" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<2>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_1" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<1>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN_0" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/LEN<0>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<13>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_18"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_s
et" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13_glue_s
et" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_13" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<12>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_17"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_s
et" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12_glue_s
et" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_12" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<11>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_16"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_s
et" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11_glue_s
et" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_11" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<10>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_15"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_s
et" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10_glue_s
et" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_10" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<9>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_14"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_9" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<8>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_13"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_8" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<7>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_12"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_7" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<6>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_11"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_6" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<5>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_10"
(SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_5" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<4>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_9" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_4" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<3>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_8" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_3" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<2>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_7" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_2" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<1>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_6" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_1" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1<0>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_5" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_se
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0_glue_se
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_1_0" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_3" (SFF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpo
t" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpo
t" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2" (FF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot"
(ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS_rstpot"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS" (FF)
removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_SUCCESS" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_0" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<14>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<13>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<12>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<11>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<9>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<4>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[1
4]_GND_52_o_mux_7_OUT<0>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<4>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_5" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<5>" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_r
stpot" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH_r
stpot" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
(FF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE5_MATCH"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1109_inv1" (ROM)
removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1109_inv"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
(FF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
(FF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
(FF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
(FF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH"
is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE<3>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_4" (SFF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY<1>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY<0>" is
sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08361" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_14" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<14>" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1202_inv1" (ROM)
removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n1202_inv"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08362" (ROM)
removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n0836" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_13" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<13>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_12" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<12>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_11" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<11>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_10" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<10>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_9" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<9>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_8" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<8>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_7" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<7>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_6" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<6>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_5" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<5>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_4" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<4>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_3" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<3>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_2" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<2>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_1" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<1>" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0_0" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/BYTE_COUNT_0<0>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/da
ta_sync1" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/da
ta_sync1" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/da
ta_sync2" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcastaddressmatch" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0476_inv11"
(ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/_n0476_inv1" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH
_rstpot1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH
_rstpot1" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH
" (FF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH
" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME
" (SFF) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_FRAME
" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_4" (FF)
removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/MULTICAST_MATCH
_rstpot1_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N205" is sourceless and
has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/BROADCASTADDRESSMATCH_DELAY"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_3" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALI
D" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VALID" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR
" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_23" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_E
RR" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_20" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<13>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_18" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<12>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_17" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<11>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_16" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<10>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_15" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<9>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_14" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<8>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_13" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<7>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_12" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<6>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_11" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<5>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_10" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<4>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_9" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<3>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_8" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<2>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_7" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<1>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_6" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH<0>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_5" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_2" (FF)
removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG9_OUT2" is
sourceless and has been removed.
 Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2"
(SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
121" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12" is sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG9_OUT2"
(SFF) removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG8_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG8_OUT2" is
sourceless and has been removed.
     Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG7_OUT2"
(SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG7_OUT2" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift1" (SFF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift1" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift2" (SFF) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift2" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift3" (SFF) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift3" is sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift4" (SFF) removed.
            The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift4" is sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift5" (SFF) removed.
              The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable
12_shift5" is sourceless and has been removed.
               Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT211"
(ROM) removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT211" is
sourceless and has been removed.
                 Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT2"
(SFF) removed.
                  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT2" is
sourceless and has been removed.
                   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_REG" (FF) removed.
                    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_REG" is
sourceless and has been removed.
                     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_CLK_DIV20_REG_AND_3
28_o1" (ROM) removed.
                      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_CLK_DIV20_REG_AND_3
28_o" is sourceless and has been removed.
                       Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC50_EN"
(FF) removed.
                        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC50_EN" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2_INV_404_o1_INV_0"
(BUF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2_INV_404_o" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<14>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<13>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<12>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<11>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<10>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<9>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<8>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<7>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<6>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<5>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<4>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<3>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<2>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<1>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]
_mux_2_OUT<0>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR
_52_o_AND_427_o" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRA
ME_INT" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRA
ME" (SFF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRA
ME" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_VECTOR<1>1" (ROM)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENA
BLE" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRA
ME_INT" (SFF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENA
BLE_rstpot1" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENA
BLE_rstpot1" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENA
BLE" (FF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_stat
e[3]_GND_25_o_equal_74_o" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync1" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync1" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync1" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync1" is
sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0" (SFF)
removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<0>"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<3>1" (ROM) removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<3>" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_3" (SFF)
removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<3>"
is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<4>1" (ROM) removed.
        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<4>" is
sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_4" (SFF)
removed.
          The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<4>"
is sourceless and has been removed.
           Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n008111"
(ROM) removed.
            The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n00811" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv1" (ROM) removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0100_inv" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_7" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<7>" is
sourceless and has been removed.
                 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<
7>2" (ROM) removed.
                  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<
7>1" is sourceless and has been removed.
                   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<
7>3" (ROM) removed.
                    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o"
is sourceless and has been removed.
                     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set"
(ROM) removed.
                      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT_glue_set" is
sourceless and has been removed.
                       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT" (SFF)
removed.
                        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ_INT"
is sourceless and has been removed.
                     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set"
(ROM) removed.
                      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT_glue_set" is
sourceless and has been removed.
                       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT" (SFF)
removed.
                        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE_INT"
is sourceless and has been removed.
                         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/BAD_OPCODE1" (ROM) removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_6" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<6>" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_5" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<5>" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_4" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<4>" is
sourceless and has been removed.
                 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<
7>1" (ROM) removed.
                  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/GND_27_o_DATA[7]_equal_8_o<
7>" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_3" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<3>" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_2" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<2>" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_1" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<1>" is
sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY_0" (SFF)
removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_OPCODE_EARLY<0>" is
sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv11" (ROM)
removed.
            The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0123_inv1" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_15" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<15>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_15"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<15>
" is sourceless and has been removed.
                 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o12" (ROM) removed.
                  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o11" is sourceless and has been removed.
                   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o13" (ROM) removed.
                    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o13" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010517" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<0>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_14" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<14>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_14"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<14>
" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010581" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<1>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_13" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<13>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_13"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<13>
" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010591" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<2>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_12" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<12>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_12"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<12>
" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105101" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<3>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_11" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<11>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_11"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<11>
" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105111" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<4>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_10" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<10>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_10"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<10>
" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105121" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<5>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_9" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<9>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_9"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<9>"
is sourceless and has been removed.
                 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o11" (ROM) removed.
                  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_31
_o_MUX_237_o1" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105131" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<6>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_8" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<8>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_8"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<8>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105141" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<7>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_7" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<7>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_7"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<7>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105151" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<8>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_6" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<6>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_6"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<6>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n0105161" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<9>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_5" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<5>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_5"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<5>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010521" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<10>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_4" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<4>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_4"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<4>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010531" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<11>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_3" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<3>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_3"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<3>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010541" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<12>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_2" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<2>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_2"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<2>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010551" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<13>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_1" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<1>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_1"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<1>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010561" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<14>" is
sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE_0" (SFF)
removed.
              The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_VALUE<0>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX_0"
(SFF) removed.
                The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_VALUE_TO_TX<0>"
is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mmux__n010571" (ROM)
removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0105<15>" is
sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/_n0127_inv1" (ROM) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<2>11"
(ROM) removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<2>" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_2" (SFF)
removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<2>"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<1>11"
(ROM) removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<1>" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_1" (SFF)
removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT<1>"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_xor<0>11_
INV_0" (BUF) removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Result<0>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnab
le" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide
_mux_25_OUT<5>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide
_mux_25_OUT<4>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide
_mux_25_OUT<2>" is sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<7>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<6>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<5>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<4>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<2>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<1>" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<0>" is
sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0172_inv" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3" (SFF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN3" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_F
RAME_IN3_OR_86_o1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1_GOOD_F
RAME_IN3_OR_86_o" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_TO_TX"
(SFF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_in"
is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_syn
c" (FF) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_syn
c1" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_syn
c_reg" (FF) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/sync_good_rx/data_syn
c2" is sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
(SFF) removed.
            The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/GOOD_FRAME_IN_TX_REG"
is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN2" (SFF)
removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/PAUSE_REQ_LOCAL" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_addr_lut<7>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb81" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb8" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb83" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_reg" (SFF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_reg" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_glue_set" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_glue_set" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match" (SFF) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match" is sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/specialpauseaddressmatch_int" (SFF) removed.
            The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/specialpauseaddressmatch_int" is sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/specialpauseaddressmatch" (SFF) removed.
              The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/specialpauseaddressmatch" is sourceless and has been removed.
               Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_ENA
BLE_rstpot1_SW0" (ROM) removed.
                The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N177" is sourceless and
has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_addr_lut<6>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_addr_lut<1>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_addr_lut<0>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe<0>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe[2]_PWR_56_o_LessThan_20_o1" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe[2]_PWR_56_o_LessThan_20_o" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr" (SFF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe<1>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe<2>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<7>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<7>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o81" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o8" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o83" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg" (SFF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_glue_set" (ROM) removed.
        The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_glue_set" is sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match" (SFF) removed.
          The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match" is sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pauseaddressmatch_int" (SFF) removed.
            The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pauseaddressmatch_int" is sourceless and has been removed.
             Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pauseaddressmatch" (SFF) removed.
              The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pauseaddressmatch" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<6>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<6>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<5>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<5>" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o82" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/pause_match_reg_rx_data[7]_MUX_1116_o81" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<4>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<4>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<3>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<3>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<2>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<2>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<1>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<1>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data<0>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/expected_pause_data<0>" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_PWR_56_o_LessThan_17_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_2" (SFF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count<2>" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe_2" (SFF) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mcount_load_count_xor<2>11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Result<2>1" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_PWR_56_o_LessThan_17_o1" (ROM) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83" (MUX) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<7>" is sourceless and has been
removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_wr_data_7" (FF) removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_0" (SFF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count<0>" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe_0" (SFF) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mcount_load_count_xor<1>11" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Result<1>1" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_1" (SFF) removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count<1>" is sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count_pipe_1" (SFF) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mcount_load_count_xor<0>11_INV_0" (BUF) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Result<0>1" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mcount_load_count_val" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/counter[5]_GND_65_o_equal_14_o1" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcastaddressmatch_int" (SFF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcastaddressmatch_int" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcastaddressmatch" (SFF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Reset_OR_DriverANDClockEnable" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<6>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<5>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<4>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<3>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<2>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<1>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/load_count[2]_pause_addr[7]_wide_mux_27_OUT<0>" is sourceless and has been
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_match" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_match_glue_set" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_match_glue_set" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_match" (SFF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_byte_match_rx_data[7]_MUX_1096_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_byte_match" (SFF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_byte_match" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/sync_update/data_sync1" is sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n083611" (ROM)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_r
stpot1" (ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS_r
stpot1" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_WITH_FCS"
(FF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o
_Mux_26_o11" is sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_G
ND_52_o_MUX_584_o_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N22" is sourceless and
has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_G
ND_52_o_MUX_584_o" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_G
ND_52_o_MUX_584_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE3_MA
TCH_GND_52_o_MUX_582_o1_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N24" is sourceless and
has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE3_MA
TCH_GND_52_o_MUX_582_o1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE3_MATCH_G
ND_52_o_MUX_582_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE2_MA
TCH_GND_52_o_MUX_580_o1_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N26" is sourceless and
has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE2_MA
TCH_GND_52_o_MUX_580_o1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE2_MATCH_G
ND_52_o_MUX_580_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE1_MA
TCH_GND_52_o_MUX_578_o1_SW0" (ROM) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N28" is sourceless and
has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_DST_ADDR_BYTE1_MA
TCH_GND_52_o_MUX_578_o1" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE1_MATCH_G
ND_52_o_MUX_578_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot"
(ROM) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA_rstpot" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_DA" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb81" is sourceless and has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N156" is sourceless and
has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_byte_match_rx_data[7]_MUX_1096_o<7>" (ROM) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set"
is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/update_pause_ad_sync_reg_rstpot" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/update_pause_ad_sync_reg" (FF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/update_pause_ad_sync_reg" is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Mcount_load_count_val1" (ROM) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/update_pause_ad_sync_reg_rstpot" (ROM) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR
_rstpot1" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR
" (FF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALI
D_rstpot1" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALI
D" (FF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_5
2_o_MUX_560_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VALID" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH_GND_52_o_MUX_
595_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_SCSH" (FF)
removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID_GN
D_52_o_MUX_555_o" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
(FF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_STATUS_VALID"
is sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_GND_5
2_o_MUX_560_o1" (ROM) removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpo
t" (ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID_rstpo
t" is sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID" (FF)
removed.
      The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_STATUS_VALID" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_G
ND_52_o_MUX_405_o" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN_GND_52_
o_MUX_401_o" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_52_o_M
UX_397_o" is sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT" (FF)
removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STOP_MAX_PKT_rstpot"
(ROM) removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N181" is sourceless and
has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N233" is sourceless and
has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/N234" is sourceless and
has been removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_REG6_OUT2"
is sourceless and has been removed.
 Sourceless block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT21"
(FF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT21" is
sourceless and has been removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_1
3" is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131"
(FF) removed.
  The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_131" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311"
(ROM) removed.
    The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_1311" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_13"
(SFF) removed.
The signal
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22"
is sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_22" (FF)
removed.
The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift1" is
sourceless and has been removed.
 Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift2" (SFF) removed.
  The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift2" is
sourceless and has been removed.
   Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift3" (SFF) removed.
    The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift3" is
sourceless and has been removed.
     Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift4" (SFF) removed.
      The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift4" is
sourceless and has been removed.
       Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift5" (SFF) removed.
        The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift5" is
sourceless and has been removed.
         Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift6" (SFF) removed.
          The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift6" is
sourceless and has been removed.
           Sourceless block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift7" (SFF) removed.
            The signal "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift7" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXNOTINTABLE_REG" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXDISPERR_REG" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID"
is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID_glue_set"
(ROM) removed.
  The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID_glue_set" is
sourceless and has been removed.
   Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_INVALID" (SFF)
removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_I" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_C" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXNOTINTABLE_SRL" is
sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXNOTINTABLE_REG" (FF) removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXDISPERR_SRL" is
sourceless and has been removed.
 Sourceless block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXDISPERR_REG"
(FF) removed.
The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux_22_OU
T<2>" is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_2" (SFF) removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<2>" is
sourceless and has been removed.
   Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG_rstpot
" (ROM) removed.
    The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG_rstpot
" is sourceless and has been removed.
     Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG" (FF)
removed.
      The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_HDR_REMOVED_REG" is
sourceless and has been removed.
       Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1_AND_1
25_o" (ROM) removed.
        The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1_AND_1
25_o" is sourceless and has been removed.
         Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT"
(SFF) removed.
          The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_INT" is
sourceless and has been removed.
           Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG_0"
(SFF) removed.
            The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG<0>"
is sourceless and has been removed.
             Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG_1"
(SFF) removed.
              The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG<1>"
is sourceless and has been removed.
               Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG_2"
(SFF) removed.
                The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG<2>"
is sourceless and has been removed.
                 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG_3"
(SFF) removed.
                  The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG<3>"
is sourceless and has been removed.
                   Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG[0]_R
X_CONFIG_VALID_REG[3]_OR_113_o<0>1" (ROM) removed.
                    The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RX_CONFIG_VALID_REG[0]_R
X_CONFIG_VALID_REG[3]_OR_113_o" is sourceless and has been removed.
                     Sourceless block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_C"
(SFF) removed.
The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux_22_OU
T<1>" is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_1" (SFF) removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<1>" is
sourceless and has been removed.
The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT[2]_GND_15_o_mux_22_OU
T<0>" is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT_0" (SFF) removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXCLKCORCNT_INT<0>" is
sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET" is sourceless
and has been removed.
The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE_PWR_15_o_MUX_1_o" is
sourceless and has been removed.
 Sourceless block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET" (FF)
removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE" is
sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_SRESET_PIPE_PWR_15_o_MUX_1_o
11" (ROM) removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG2" is
sourceless and has been removed.
 Sourceless block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG3"
(FF) removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG3" is
sourceless and has been removed.
   Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_59_o"
(ROM) removed.
    The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_59_o"
is sourceless and has been removed.
     Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX" (SFF)
removed.
      The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/FROM_RX_CX"
is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG1_C_REG3_OR_59_o_SW
0" (ROM) removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/N24" is sourceless and has been
removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<1>"
is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_2" (SFF)
removed.
  The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<2>"
is sourceless and has been removed.
   Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG[1]_IDLE_REG[2]_
OR_114_o1" (ROM) removed.
    The signal
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG[1]_IDLE_REG[2]_
OR_114_o" is sourceless and has been removed.
     Sourceless block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/RUDI_I"
(SFF) removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG<0>"
is sourceless and has been removed.
 Sourceless block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_1" (SFF)
removed.
The signal "eth/phy/gig_eth_pcs_pma_core/N26" is sourceless and has been
removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/CE"
is sourceless and has been removed.
The signal "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/CE" is
sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "eth/phy/transceiver_inst/rxclkcorcnt<1>" is unused and has been
removed.
 Unused block "eth/phy/transceiver_inst/rxclkcorcnt_1" (FF) removed.
  The signal "eth/phy/transceiver_inst/rxclkcorcnt_int<1>" is unused and has been
removed.
The signal "eth/phy/transceiver_inst/rxclkcorcnt<0>" is unused and has been
removed.
 Unused block "eth/phy/transceiver_inst/rxclkcorcnt_0" (FF) removed.
  The signal "eth/phy/transceiver_inst/rxclkcorcnt_int<0>" is unused and has been
removed.
The signal "eth/phy/transceiver_inst/rxrundisp" is unused and has been removed.
 Unused block "eth/phy/transceiver_inst/rxrundisp" (SFF) removed.
The signal "eth/phy/transceiver_inst/rxpowerdown_double" is unused and has been
removed.
The signal "eth/phy/transceiver_inst/txpowerdown_double" is unused and has been
removed.
The signal "eth/phy/transceiver_inst/rxpowerdown_reg" is unused and has been
removed.
The signal "eth/phy/transceiver_inst/txpowerdown_reg" is unused and has been
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/GOOD_FRAME_IN1" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o
_Mux_26_o111" (ROM) removed.
Unused block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0172_inv1"
(ROM) removed.
Unused block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv1"
(ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_BROADCASTADDRESSMATCH"
(SRL16E) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/CRC_ERR" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/LENGTH_TYPE_ERR
_rstpot1" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/OUT_OF_BOUNDS_E
RR" (SFF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/STATISTICS_VALI
D_rstpot1" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_0" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_1" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_10" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_11" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_12" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_13" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_2" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_3" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_4" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_5" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_6" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_7" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_8" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/STATISTICS_LENG
TH_9" (FF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_STATISTICS_VECTOR_22"
(SRLC16E) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_0" (FF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_1" (FF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_19" (FF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/STATISTICS_VECTOR_21" (FF)
removed.
Unused block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/BYTECNTSRL"
(SRL16E) removed.
Unused block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS" (FF)
removed.
Unused block "eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/RESETb_shift1"
(SFF) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_0" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_1" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_2" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_3" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_4" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_5" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_6" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/DATA_REG_4_7" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_TX_UNDERRUN2_rstpo
t_SW0" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_TX_STATUS_VAL
ID_GND_52_o_MUX_555_o11" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_SCSH_GND_52_o
_MUX_595_o11" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_1
3" (SRLC16E) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE_3" (SFF)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/broadcast_byte_match_rx_data[7]_MUX_1096_o<7>_SW0" (ROM) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/SRL16E" (SRL16E)
removed.
Unused block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXDISPERR/VCC"
(ONE) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/SRL16E"
(SRL16E) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/DELAY_RXNOTINTABLE/VCC" (ONE)
removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_o_mux_
22_OUT11" (ROM) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_o_mux_
22_OUT21" (ROM) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/Mmux_RXCLKCORCNT[2]_GND_15_o_mux_
22_OUT31" (ROM) removed.
Unused block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/C_REG2"
(FF) removed.
Unused block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/IDLE_REG_0"
(SFF) removed.
Unused block
"eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/SYNC_STATUS_C_REG1_AND_1
25_o_SW0" (ROM) removed.
Unused block "eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SRESET_PIPE" (FF)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block
"slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnab
le1" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_REG6_OUT2" (SRLC16E)
removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/Reset_OR_DriverANDClockEnable1" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[0].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[1].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[2].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[3].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[4].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[5].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[6].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/byte_wide_ram[7].header_field_dist_ram" (RAM64X1D) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/counter[5]_GND_65_o_equal_14_o11" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_address[0].LUT3_special_pause_inst" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_address[1].LUT3_special_pause_inst" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_address[6].LUT3_special_pause_inst" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_address[7].LUT3_special_pause_inst" (ROM) removed.
Unused block
"eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst
/special_pause_match_comb82" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT3 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/PAUSE_REQ1
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG
   optimized to 0
LUT3 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_ENABLE_REG_rstpot1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX_PAUSE/PAUSE_REQ_TO_TX
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_2
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_4
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/DATA_CONTROL_5
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT101
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT102
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT104
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT121
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT122
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT123
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT124
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT141
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT142
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT143
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT144
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT161
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT162
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT163
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT191
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT33
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT51
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT52
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT53
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT71
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT72
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT73
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_
o_wide_mux_25_OUT74
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_10
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_12
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_13
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_14
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_15
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_16
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_17
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_18
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_19
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_2
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_20
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_21
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_22
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_23
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_24
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_25
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_26
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_27
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_28
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_29
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_3
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_30
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_31
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_32
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_33
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_34
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_35
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_36
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_37
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_38
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_39
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_4
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_40
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_41
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_42
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_43
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_44
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_45
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_46
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_47
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_5
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_6
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_7
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_8
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_9
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_2
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_3
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_4
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_5
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_6
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_7
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG
   optimized to 0
LUT3 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE/Mmux_COUNT_SET_GND_3
1_o_MUX_237_o121
   optimized to 0
LUT2 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_VLAN_ENABLE_OUT1
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync_reg
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_enable/data_sync_reg
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync_reg
   optimized to 0
FD 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync_reg
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/early_under
run_glue_set_SW1
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/ignore_pack
et_glue_set_SW0
   optimized to 0
FDR
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FS
M_FFd5
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FS
M_FFd5-In1
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FS
M_FFd7-In_SW0
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/d
ata_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/d
ata_sync_reg
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PW
R_52_o_AND_427_o<0>
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PW
R_52_o_AND_427_o<0>_SW0
   optimized to 0
FDRE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/LT_CHECK_HELD
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_ENABLE_HELD
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_0
   optimized to 0
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_1
   optimized to 1
FDSE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_10
   optimized to 1
FDRE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_11
   optimized to 0
FDRE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_12
   optimized to 0
FDRE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_13
   optimized to 0
FDRE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_14
   optimized to 0
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_2
   optimized to 1
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_3
   optimized to 1
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_4
   optimized to 0
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_5
   optimized to 1
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_6
   optimized to 1
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_7
   optimized to 1
FDSE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_8
   optimized to 1
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_9
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT101
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT111
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT121
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT131
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT141
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT151
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT16
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT21
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT31
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT41
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT51
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT61
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT71
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT81
   optimized to 1
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENG
TH[14]_mux_2_OUT91
   optimized to 1
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/PAUSE_LT_CHECK_HELD
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_0_RESYNC_REG
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/d
ata_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/d
ata_sync_reg
   optimized to 0
LUT2 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_89_o1
   optimized to 1
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_IFG_DEL_EN
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/SPEED_0_RESYNC_REG
   optimized to 0
FDR 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/FRAME_MAX_4_glue_set
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/GND_52_o_GND_52_o_sub
_12_OUT<3>1
   optimized to 1
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_0
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_1
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_2
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_3
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_4
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_5
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_6
   optimized to 0
FDRE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DELAY_7
   optimized to 0
FDE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_EN
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
0
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
11
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
12
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
13
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
14
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
4
   optimized to 0
FDE
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_
9
   optimized to 0
FDE 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_IFG_DEL_EN_G
ND_52_o_MUX_401_o11
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_EN
ABLE_GND_52_o_MUX_405_o11
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT101
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT111
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT121
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT131
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT141
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT151
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT16
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT21
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT31
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT41
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT51
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT61
   optimized to 0
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT71
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT81
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LE
NGTH[14]_GND_52_o_mux_7_OUT91
   optimized to 1
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_VLAN_EN_GND_
52_o_MUX_397_o11
   optimized to 0
INV
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<2>11_INV_0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<4>11
   optimized to 1
LUT4
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<5>11
   optimized to 1
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<6>11
   optimized to 1
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<7>1
   optimized to 1
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<7>111
   optimized to 0
LUT2
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Msub_GND_52_o_GND_52_
o_sub_12_OUT<7:0>_xor<7>1_SW0
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClo
ckEnable331
   optimized to 1
LUT6 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n082721
   optimized to 0
GND 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/XST_GND
VCC 		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/XST_VCC
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT11
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT12
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT13
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT21
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT22
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT23
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT31
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT32
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT33
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT41
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT42
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT43
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT51
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT52
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT53
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT61
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT62
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT63
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT71
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT72
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT73
   optimized to 0
LUT6
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83_F
   optimized to 0
LUT5
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/Mmux_load_count[2]_pause_addr[7]_wide_mux_27_OUT83_G
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_0
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_1
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_2
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_3
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_4
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_5
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/load_wr_data_6
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/special_pause_address[2].LUT3_special_pause_inst
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/special_pause_address[3].LUT3_special_pause_inst
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/special_pause_address[4].LUT3_special_pause_inst
   optimized to 0
LUT3
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/special_pause_address[5].LUT3_special_pause_inst
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/sync_update/data_sync
   optimized to 0
FD
		eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_ins
t/sync_update/data_sync_reg
   optimized to 0
FDR 		eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_1
   optimized to 0
FDR 		eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_2
   optimized to 0
FDR 		eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_3
   optimized to 0
LUT2
		eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1_ISOLATE_AND
_182_o_SW0
   optimized to 0
GND 		eth/phy/gig_eth_pcs_pma_core/XST_GND
VCC 		eth/phy/gig_eth_pcs_pma_core/XST_VCC
FD 		eth/phy/transceiver_inst/rxpowerdown
   optimized to 0
FDRE 		eth/phy/transceiver_inst/rxpowerdown_double
   optimized to 0
FDR 		eth/phy/transceiver_inst/rxpowerdown_reg
   optimized to 0
FD 		eth/phy/transceiver_inst/txpowerdown
   optimized to 0
FDR 		eth/phy/transceiver_inst/txpowerdown_double
   optimized to 0
FDR 		eth/phy/transceiver_inst/txpowerdown_reg
   optimized to 0
GND 		slaves/slave6/ICON_inst/XST_GND
VCC 		slaves/slave6/ICON_inst/XST_VCC
GND
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_GND
VCC
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_
CMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSET
/XST_VCC
GND
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_
HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSE
T/XST_GND
VCC
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_
HCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSE
T/XST_VCC
GND
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_
LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSE
T/XST_GND
VCC
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_
LCMP/I_CS_GAND.U_CS_GAND_SRL/I_K7.U_CS_GAND_SRL_K7/I_USE_RPM_EQ0.U_GAND_SRL_UNSE
T/XST_VCC
LUT4 		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAN
DX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_U
SE_RPM_EQ0.U_GAND_SRL_UNSET/XST_GND
VCC
		slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAN
DX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/U_CS_GAND_SRL_K7/I_U
SE_RPM_EQ0.U_GAND_SRL_UNSET/XST_VCC
GND 		slaves/slave6/ILA_inst/XST_GND
VCC 		slaves/slave6/ILA_inst/XST_VCC
FD 		slaves/slave6/power_inst/processor/sync_sleep_flop
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| gt_clkn                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gt_clkp                            | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gt_rxn                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gt_rxp                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gt_txn                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| gt_txp                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| leds<0>                            | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| leds<1>                            | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| leds<2>                            | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| leds<3>                            | IOB33            | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| mc_a                               | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | ODDR         |          |          |
| mc_b                               | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW | ODDR         |          |          |
| scl<0>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| scl<1>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| scl<2>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| sda<0>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| sda<1>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| sda<2>                             | IOB              | BIDIR     | LVCMOS15             |       | 12       | SLOW |              |          |          |
| sfp_los                            | IOB33            | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| sysclk_n                           | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| sysclk_p                           | IOB18            | INPUT     | LVDS                 | TRUE  |          |      |              |          |          |
| vipd<0>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<1>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<2>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<3>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<4>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<5>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<6>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<7>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<8>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<9>                            | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<10>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<11>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<12>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<13>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<14>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<15>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<16>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<17>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<18>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<19>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<20>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<21>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<22>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<23>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<24>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<25>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<26>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<27>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<28>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<29>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<30>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipd<31>                           | IOB              | INPUT     | LVCMOS15             |       |          |      | IFF          |          |          |
| vipq<0>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<1>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<2>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<3>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<4>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<5>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<6>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<7>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<8>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<9>                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<10>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<11>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<12>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<13>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<14>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<15>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<16>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<17>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<18>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<19>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<20>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<21>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<22>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<23>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<24>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<25>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<26>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<27>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<28>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<29>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<30>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<31>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<32>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<33>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<34>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<35>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<36>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<37>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<38>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<39>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<40>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<41>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<42>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<43>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<44>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<45>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<46>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<47>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<48>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<49>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<50>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<51>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<52>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<53>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<54>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<55>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<56>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<57>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<58>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<59>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<60>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<61>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<62>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<63>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<64>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<65>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<66>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<67>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<68>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<69>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<70>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<71>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<72>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<73>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<74>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<75>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<76>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<77>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<78>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<79>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<80>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<81>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<82>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vipq<83>                           | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
| vpwr_en                            | IOB              | OUTPUT    | LVCMOS15             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN_CONFIG_SELECT.SPEED_1_SYNC
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN_CONFIG_SELECT.SPEED_1_SYNC_CON
FIG_SELECT.SPEED_1_SYNC
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC_U0/
trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/U0/trimac_top/TRI_SPEED.TRIMAC_INST/
TXGEN/CONFIG_SELECT.SPEED_1_SYNC
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/U0/trimac_top/TRI_SPEED.TRIMAC_INST/
addr_filter_top/address_filter_inst/resync_promiscuous_mode
eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/
resync_promiscuous_mode_U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/addr
ess_filter_inst/resync_promiscuous_mode
eth/phy/gig_eth_pcs_pma_core/hset       

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
