Classic Timing Analyzer report for top_de2
Tue Dec 10 09:33:18 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                          ; To                             ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 5.644 ns                         ; rst                                           ; timer:inst9|cur_count[5]       ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.885 ns                        ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync                      ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                      ; altera_reserved_tdo            ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 1.817 ns                         ; dbg_inputs[0]                                 ; controller:inst4|inv_inputs[0] ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 122.32 MHz ( period = 8.175 ns ) ; de_piece:inst6|state.reset                    ; sr_if:inst2|do1                ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 137.74 MHz ( period = 7.260 ns ) ; sld_hub:auto_hub|irf_reg[1][4]                ; sld_hub:auto_hub|tdo           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                               ;                                ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-----------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.32 MHz ( period = 8.175 ns )                    ; de_piece:inst6|state.reset                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.958 ns                ;
; N/A                                     ; 126.71 MHz ( period = 7.892 ns )                    ; piece_lut:inst7|mask[1]                                                                             ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.675 ns                ;
; N/A                                     ; 127.00 MHz ( period = 7.874 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                                         ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.658 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                                ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.636 ns                ;
; N/A                                     ; 129.05 MHz ( period = 7.749 ns )                    ; de_piece:inst6|cur_addr[1]                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 129.32 MHz ( period = 7.733 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.517 ns                ;
; N/A                                     ; 129.35 MHz ( period = 7.731 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 129.42 MHz ( period = 7.727 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 129.95 MHz ( period = 7.695 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.464 ns                ;
; N/A                                     ; 130.55 MHz ( period = 7.660 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.429 ns                ;
; N/A                                     ; 130.63 MHz ( period = 7.655 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.397 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.364 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.377 ns                ;
; N/A                                     ; 131.77 MHz ( period = 7.589 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 132.07 MHz ( period = 7.572 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.356 ns                ;
; N/A                                     ; 132.38 MHz ( period = 7.554 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.311 ns                ;
; N/A                                     ; 132.91 MHz ( period = 7.524 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 133.14 MHz ( period = 7.511 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.288 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.271 ns                ;
; N/A                                     ; 133.53 MHz ( period = 7.489 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.265 ns                ;
; N/A                                     ; 133.64 MHz ( period = 7.483 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.260 ns                ;
; N/A                                     ; 133.73 MHz ( period = 7.478 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.264 ns                ;
; N/A                                     ; 133.89 MHz ( period = 7.469 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.245 ns                ;
; N/A                                     ; 133.90 MHz ( period = 7.468 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.237 ns                ;
; N/A                                     ; 133.98 MHz ( period = 7.464 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 134.07 MHz ( period = 7.459 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.244 ns                ;
; N/A                                     ; 134.17 MHz ( period = 7.453 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 134.43 MHz ( period = 7.439 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.215 ns                ;
; N/A                                     ; 134.48 MHz ( period = 7.436 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.212 ns                ;
; N/A                                     ; 134.50 MHz ( period = 7.435 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 134.63 MHz ( period = 7.428 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.205 ns                ;
; N/A                                     ; 134.70 MHz ( period = 7.424 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.204 ns                ;
; N/A                                     ; 134.79 MHz ( period = 7.419 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.195 ns                ;
; N/A                                     ; 134.81 MHz ( period = 7.418 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.194 ns                ;
; N/A                                     ; 134.90 MHz ( period = 7.413 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.198 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 135.12 MHz ( period = 7.401 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.177 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.26 MHz ( period = 7.393 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 135.26 MHz ( period = 7.393 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.169 ns                ;
; N/A                                     ; 135.28 MHz ( period = 7.392 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.170 ns                ;
; N/A                                     ; 135.59 MHz ( period = 7.375 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.151 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.146 ns                ;
; N/A                                     ; 135.70 MHz ( period = 7.369 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.78 MHz ( period = 7.365 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 135.81 MHz ( period = 7.363 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.148 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.139 ns                ;
; N/A                                     ; 135.87 MHz ( period = 7.360 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.145 ns                ;
; N/A                                     ; 135.89 MHz ( period = 7.359 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 135.92 MHz ( period = 7.357 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.134 ns                ;
; N/A                                     ; 136.00 MHz ( period = 7.353 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.138 ns                ;
; N/A                                     ; 136.09 MHz ( period = 7.348 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.124 ns                ;
; N/A                                     ; 136.11 MHz ( period = 7.347 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.123 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; de_piece:inst6|cur_addr[0]                                                                          ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.127 ns                ;
; N/A                                     ; 136.18 MHz ( period = 7.343 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 136.43 MHz ( period = 7.330 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.103 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.110 ns                ;
; N/A                                     ; 136.57 MHz ( period = 7.322 ns )                    ; controller:inst4|cur_state.move_left_11                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.098 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.092 ns                ;
; N/A                                     ; 136.91 MHz ( period = 7.304 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.080 ns                ;
; N/A                                     ; 137.01 MHz ( period = 7.299 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.084 ns                ;
; N/A                                     ; 137.04 MHz ( period = 7.297 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.073 ns                ;
; N/A                                     ; 137.10 MHz ( period = 7.294 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 137.14 MHz ( period = 7.292 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 137.16 MHz ( period = 7.291 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 137.21 MHz ( period = 7.288 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 137.31 MHz ( period = 7.283 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.068 ns                ;
; N/A                                     ; 137.32 MHz ( period = 7.282 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 137.38 MHz ( period = 7.279 ns )                    ; piece_lut:inst7|mask[0]                                                                             ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 137.42 MHz ( period = 7.277 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.053 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; controller:inst4|cur_state.move_left_8                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.054 ns                ;
; N/A                                     ; 137.68 MHz ( period = 7.263 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 137.76 MHz ( period = 7.259 ns )                    ; controller:inst4|cur_state.draw                                                                     ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.035 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 137.91 MHz ( period = 7.251 ns )                    ; controller:inst4|cur_state.move_left_11                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.027 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; controller:inst4|cur_state.move_left_5                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.025 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; controller:inst4|cur_state.move_left_9                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.033 ns                ;
; N/A                                     ; 138.01 MHz ( period = 7.246 ns )                    ; controller:inst4|cur_state.move_left_11                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.031 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 138.05 MHz ( period = 7.244 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.021 ns                ;
; N/A                                     ; 138.12 MHz ( period = 7.240 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.025 ns                ;
; N/A                                     ; 138.20 MHz ( period = 7.236 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.014 ns                ;
; N/A                                     ; 138.24 MHz ( period = 7.234 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.012 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.26 MHz ( period = 7.233 ns )                    ; controller:inst4|cur_state.game_over                                                                ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 138.48 MHz ( period = 7.221 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; controller:inst4|cur_state.put_back_3                                                               ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.997 ns                ;
; N/A                                     ; 138.52 MHz ( period = 7.219 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.005 ns                ;
; N/A                                     ; 138.56 MHz ( period = 7.217 ns )                    ; controller:inst4|cur_state.move_left_7                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 138.77 MHz ( period = 7.206 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 138.79 MHz ( period = 7.205 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.989 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.968 ns                ;
; N/A                                     ; 139.04 MHz ( period = 7.192 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.970 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.972 ns                ;
; N/A                                     ; 139.14 MHz ( period = 7.187 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.965 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 139.26 MHz ( period = 7.181 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 139.28 MHz ( period = 7.180 ns )                    ; controller:inst4|cur_state.move_left_11                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; 139.33 MHz ( period = 7.177 ns )                    ; controller:inst4|cur_state.move_left_5                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 139.35 MHz ( period = 7.176 ns )                    ; controller:inst4|cur_state.move_left_9                                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.962 ns                ;
; N/A                                     ; 139.39 MHz ( period = 7.174 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; controller:inst4|cur_state.move_down_3                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.41 MHz ( period = 7.173 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.950 ns                ;
; N/A                                     ; 139.43 MHz ( period = 7.172 ns )                    ; controller:inst4|cur_state.move_left_5                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.958 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; controller:inst4|cur_state.move_left_9                                                              ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 139.45 MHz ( period = 7.171 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 139.47 MHz ( period = 7.170 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.939 ns                ;
; N/A                                     ; 139.49 MHz ( period = 7.169 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 139.72 MHz ( period = 7.157 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.933 ns                ;
; N/A                                     ; 139.78 MHz ( period = 7.154 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.930 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.937 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; controller:inst4|cur_state.key                                                                      ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.926 ns                ;
; N/A                                     ; 139.88 MHz ( period = 7.149 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.927 ns                ;
; N/A                                     ; 139.90 MHz ( period = 7.148 ns )                    ; controller:inst4|cur_state.space_5                                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.934 ns                ;
; N/A                                     ; 140.06 MHz ( period = 7.140 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 140.08 MHz ( period = 7.139 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; controller:inst4|cur_state.move_left_8                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.910 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.33 MHz ( period = 7.126 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.912 ns                ;
; N/A                                     ; 140.43 MHz ( period = 7.121 ns )                    ; controller:inst4|cur_state.first_draw_2                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.894 ns                ;
; N/A                                     ; 140.55 MHz ( period = 7.115 ns )                    ; controller:inst4|cur_state.first_draw_4                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 140.71 MHz ( period = 7.107 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; controller:inst4|cur_state.move_left_5                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 140.73 MHz ( period = 7.106 ns )                    ; controller:inst4|cur_state.move_left_6                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.882 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; controller:inst4|cur_state.move_left_9                                                              ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 140.79 MHz ( period = 7.103 ns )                    ; controller:inst4|cur_state.first_draw_3                                                             ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.870 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.886 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.890 ns                ;
; N/A                                     ; 140.94 MHz ( period = 7.095 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.881 ns                ;
; N/A                                     ; 140.98 MHz ( period = 7.093 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.870 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; controller:inst4|cur_state.space_6                                                                  ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.862 ns                ;
; N/A                                     ; 141.18 MHz ( period = 7.083 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.859 ns                ;
; N/A                                     ; 141.22 MHz ( period = 7.081 ns )                    ; controller:inst4|cur_state.lock_timer_start                                                         ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.866 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.863 ns                ;
; N/A                                     ; 141.30 MHz ( period = 7.077 ns )                    ; controller:inst4|cur_state.drop_overflow                                                            ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.861 ns                ;
; N/A                                     ; 141.32 MHz ( period = 7.076 ns )                    ; controller:inst4|cur_state.rotate_cw_4                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 141.36 MHz ( period = 7.074 ns )                    ; controller:inst4|cur_state.collision_5                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.851 ns                ;
; N/A                                     ; 141.44 MHz ( period = 7.070 ns )                    ; controller:inst4|cur_state.game_over                                                                ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; controller:inst4|cur_state.rotate_cw_1                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.848 ns                ;
; N/A                                     ; 141.70 MHz ( period = 7.057 ns )                    ; controller:inst4|cur_state.move_down_1                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; controller:inst4|cur_state.space_2                                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 141.72 MHz ( period = 7.056 ns )                    ; controller:inst4|cur_state.move_down_4                                                              ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.834 ns                ;
; N/A                                     ; 141.74 MHz ( period = 7.055 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 141.76 MHz ( period = 7.054 ns )                    ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                             ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 141.84 MHz ( period = 7.050 ns )                    ; controller:inst4|cur_state.space_4                                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 142.05 MHz ( period = 7.040 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                                         ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; controller:inst4|cur_state.reset_timers_a_2                                                         ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; controller:inst4|cur_state.draw                                                                     ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; controller:inst4|cur_state.collision_3                                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; controller:inst4|cur_state.collision_4                                                              ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; controller:inst4|cur_state.first_draw_1                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.799 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; controller:inst4|cur_state.lock_overflow                                                            ; piece_lut:inst7|cur_x_out[0]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; controller:inst4|cur_state.put_back_1                                                               ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; controller:inst4|cur_state.init                                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; controller:inst4|cur_state.collision_1                                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.808 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.799 ns                ;
; N/A                                     ; 142.45 MHz ( period = 7.020 ns )                    ; controller:inst4|cur_state.move_left_10                                                             ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.798 ns                ;
; N/A                                     ; 142.51 MHz ( period = 7.017 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                             ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.803 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                              ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.790 ns                ;
; N/A                                     ; 142.61 MHz ( period = 7.012 ns )                    ; controller:inst4|cur_state.put_back_4                                                               ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; controller:inst4|cur_state.space_1                                                                  ; controller:inst4|cur_lut_rot[1] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.795 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                 ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                             ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.209 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 150.74 MHz ( period = 6.634 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 153.23 MHz ( period = 6.526 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 153.85 MHz ( period = 6.500 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.038 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.916 ns                ;
; N/A                                     ; 160.62 MHz ( period = 6.226 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 163.08 MHz ( period = 6.132 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.847 ns                ;
; N/A                                     ; 164.20 MHz ( period = 6.090 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.826 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.767 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.742 ns                ;
; N/A                                     ; 176.06 MHz ( period = 5.680 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 176.37 MHz ( period = 5.670 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.547 ns                ;
; N/A                                     ; 181.49 MHz ( period = 5.510 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.484 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 187.86 MHz ( period = 5.323 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 189.43 MHz ( period = 5.279 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.277 ns                ;
; N/A                                     ; 200.84 MHz ( period = 4.979 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 200.84 MHz ( period = 4.979 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 200.88 MHz ( period = 4.978 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.782 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; 200.96 MHz ( period = 4.976 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.777 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 201.25 MHz ( period = 4.969 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.773 ns                ;
; N/A                                     ; 201.29 MHz ( period = 4.968 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 201.29 MHz ( period = 4.968 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.727 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.10 MHz ( period = 4.948 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 203.33 MHz ( period = 4.918 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 205.97 MHz ( period = 4.855 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.610 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.81 MHz ( period = 4.812 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.565 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.03 MHz ( period = 4.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a28~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.549 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.549 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6604:auto_generated|altsyncram_chq1:altsyncram1|ram_block2a24~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.549 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.644 ns   ; rst  ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.510 ns   ; rst  ; timer:inst9|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.352 ns   ; rst  ; piece_lut:inst7|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.264 ns   ; rst  ; timer:inst9|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.261 ns   ; rst  ; timer:inst9|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.261 ns   ; rst  ; timer:inst9|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[4]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[6]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[5]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.126 ns   ; rst  ; timer:inst12|cur_count[7]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; timer:inst12|cur_ready                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.047 ns   ; rst  ; timer:inst12|state.done                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.041 ns   ; rst  ; timer:inst12|state.vga_high                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.039 ns   ; rst  ; timer:inst12|state.vga_low                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.034 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.034 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.034 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.034 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.849 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.846 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.517 ns   ; rst  ; timer:inst12|state.reset                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.464 ns   ; rst  ; controller:inst4|cur_timer_1_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.464 ns   ; rst  ; controller:inst4|cur_timer_1_time[2]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst  ; check_mask:inst5|pixel[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst  ; check_mask:inst5|pixel[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst  ; controller:inst4|cur_check_start                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst  ; piece_lut:inst7|cur_ready                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst  ; piece_lut:inst7|new_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; check_mask:inst5|empty_s                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_lut_piece_type[1]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_lut_piece_type[2]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_lut_piece_type[0]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_piece[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_piece[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; rst  ; controller:inst4|cur_piece[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.390 ns   ; rst  ; controller:inst4|cur_timer_1_reset                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.390 ns   ; rst  ; controller:inst4|cur_timer_2_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.390 ns   ; rst  ; controller:inst4|cur_timer_2_time[4]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_y[3]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_lut_y[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_lut_x[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_x[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_y_new[3]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_x_new[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_x[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_lut_x[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.384 ns   ; rst  ; controller:inst4|cur_x_new[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.288 ns   ; rst  ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.287 ns   ; rst  ; controller:inst4|cur_state.reset_timers_a_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.280 ns   ; rst  ; controller:inst4|cur_state.space_1                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.277 ns   ; rst  ; check_mask:inst5|state.output                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.277 ns   ; rst  ; check_mask:inst5|state.wait_for_lut                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.277 ns   ; rst  ; piece_lut:inst7|state.output                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.276 ns   ; rst  ; controller:inst4|cur_state.key                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.272 ns   ; rst  ; timer:inst12|state.check                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.272 ns   ; rst  ; controller:inst4|cur_state.drop_overflow                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.271 ns   ; rst  ; check_mask:inst5|state.startup                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.clear_shift_2                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.draw                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.move_left_11                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.gen_piece_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.collision_4                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.255 ns   ; rst  ; controller:inst4|cur_state.first_draw_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.223 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.219 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.211 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.211 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.211 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.211 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.201 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.200 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.154 ns   ; rst  ; check_mask:inst5|state.wait_for_ram                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.152 ns   ; rst  ; check_mask:inst5|state.check                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.147 ns   ; rst  ; controller:inst4|cur_state.move_left_8                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.143 ns   ; rst  ; controller:inst4|cur_state.move_down_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.132 ns   ; rst  ; controller:inst4|cur_state.first_draw_3                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.110 ns   ; rst  ; controller:inst4|cur_draw_erase_draw                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.060 ns   ; rst  ; controller:inst4|cur_state.clear_shift_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.058 ns   ; rst  ; controller:inst4|cur_state.init                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.056 ns   ; rst  ; controller:inst4|cur_state.rotate_cw_2                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.056 ns   ; rst  ; controller:inst4|cur_state.rotate_ccw_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.055 ns   ; rst  ; controller:inst4|cur_state.rotate_cw_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.052 ns   ; rst  ; controller:inst4|cur_state.drop_timer_reset                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.051 ns   ; rst  ; controller:inst4|cur_state.rotate_ccw_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.050 ns   ; rst  ; controller:inst4|cur_state.reset_timers_b_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.022 ns   ; rst  ; controller:inst4|cur_state.put_back_4                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.022 ns   ; rst  ; controller:inst4|cur_state.space_2                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.022 ns   ; rst  ; controller:inst4|cur_state.rotate_cw_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.022 ns   ; rst  ; controller:inst4|cur_state.rotate_ccw_3                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.018 ns   ; rst  ; controller:inst4|cur_state.move_left_7                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.017 ns   ; rst  ; controller:inst4|cur_state.space_6                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst  ; npg:inst10|npg_ff:L1|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.980 ns   ; rst  ; check_mask:inst5|state.rust                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.973 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[3]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[5]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[6]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[7]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; controller:inst4|inv_inputs[4]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; piece_lut:inst7|cur_rom_addr[0]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.961 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.960 ns   ; rst  ; controller:inst4|cur_state.move_left_9                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.945 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.945 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.945 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.940 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.930 ns   ; rst  ; controller:inst4|cur_state.collision_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.927 ns   ; rst  ; controller:inst4|cur_state.put_back_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.924 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.897 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_overflow                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[4]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_change                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.895 ns   ; rst  ; piece_lut:inst7|cur_mask[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.885 ns   ; rst  ; controller:inst4|cur_state.collision_3                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.883 ns   ; rst  ; controller:inst4|cur_state.collision_5                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; piece_lut:inst7|cur_y_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_lut_y[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y_new[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_lut_y[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_lut_y[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y_new[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.881 ns   ; rst  ; controller:inst4|cur_y_new[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.880 ns   ; rst  ; npg:inst10|npg_ff:L2|q                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; piece_lut:inst7|cur_rom_addr[1]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; piece_lut:inst7|cur_rom_addr[5]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; piece_lut:inst7|cur_rom_addr[6]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.876 ns   ; rst  ; piece_lut:inst7|cur_rom_addr[2]                                                                     ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.885 ns  ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 10.469 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.462 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.462 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.462 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.452 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.450 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.449 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.449 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.440 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.435 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.435 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.432 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.430 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.430 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 10.412 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.406 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.396 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.386 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.386 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.346 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.336 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.157 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 10.157 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.147 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 10.147 ns  ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.588 ns   ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.052 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.174 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.817 ns  ; dbg_inputs[0]                ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.634 ns  ; dbg_inputs[1]                ; controller:inst4|inv_inputs[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.406 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.406 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.389 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.253 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.250 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.240 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.239 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.238 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.220 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.215 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.172 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.117 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.117 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.117 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.105 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.067 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.995 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.995 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.993 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.938 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.907 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.867 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.867 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.818 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.817 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.742 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.579 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.221 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.022 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.022 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.514 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.531 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.531 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.531 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.531 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.923 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.952 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.952 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.952 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.952 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.000 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.712 ns ; dbg_inputs[7]                ; controller:inst4|inv_inputs[7]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.712 ns ; dbg_inputs[2]                ; controller:inst4|inv_inputs[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.732 ns ; dbg_inputs[5]                ; controller:inst4|inv_inputs[5]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.798 ns ; dbg_inputs[3]                ; controller:inst4|inv_inputs[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.850 ns ; dbg_inputs[4]                ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.413 ns ; dbg_inputs[6]                ; controller:inst4|inv_inputs[6]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.789 ns ; rst                          ; vga:inst3|vga_sync:sync|v_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.789 ns ; rst                          ; vga:inst3|vga_field_check:field_check|in_field_state                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.789 ns ; rst                          ; vga:inst3|vga_field_check:field_check|end_field_line_state                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.790 ns ; rst                          ; vga:inst3|vga_sync:sync|h_sync_state                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.891 ns ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.047 ns ; timer_2_debug                ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.223 ns ; timer_2_debug                ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.305 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.309 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.314 ns ; rst                          ; controller:inst4|cur_state.first_draw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.339 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.339 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.339 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.339 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.339 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.344 ns ; rst                          ; controller:inst4|cur_state.first_draw_1                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.344 ns ; rst                          ; controller:inst4|cur_state.reset_timers_b_1                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.347 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.353 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.353 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.353 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.353 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.353 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.372 ns ; rst                          ; controller:inst4|cur_state.move_left_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.387 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_2                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.388 ns ; rst                          ; piece_lut:inst7|state.cord_overflow                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.392 ns ; rst                          ; piece_lut:inst7|state.calc_rom_addr_1                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.394 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.399 ns ; rst                          ; timer:inst9|state.check                                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.401 ns ; rst                          ; timer:inst9|state.done                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.404 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.408 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.413 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.424 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.433 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.436 ns ; rst                          ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.437 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.439 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.444 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.446 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.473 ns ; rst                          ; controller:inst4|cur_state.move_left_10                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.473 ns ; rst                          ; controller:inst4|cur_state.move_down_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.473 ns ; rst                          ; controller:inst4|cur_state.game_over                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.473 ns ; rst                          ; controller:inst4|cur_state.move_left_6                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.473 ns ; rst                          ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.503 ns ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.509 ns ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.577 ns ; rst                          ; controller:inst4|cur_state.lock_timer_start                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.578 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.578 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.583 ns ; rst                          ; piece_lut:inst7|state.wait_for_rom                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.588 ns ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.589 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.590 ns ; rst                          ; piece_lut:inst7|state.cord_calc                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; piece_lut:inst7|cur_x_out[3]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; piece_lut:inst7|cur_x_out[2]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; piece_lut:inst7|cur_x_out[0]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; piece_lut:inst7|cur_x_out[1]                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; controller:inst4|cur_x_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; controller:inst4|cur_lut_x[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.593 ns ; rst                          ; controller:inst4|cur_x[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.599 ns ; rst                          ; controller:inst4|cur_state.lock_overflow                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.599 ns ; rst                          ; controller:inst4|cur_state.move_down_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.601 ns ; rst                          ; controller:inst4|cur_state.put_back_3                                                                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.601 ns ; rst                          ; controller:inst4|cur_state.gen_piece_2                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.622 ns ; rst                          ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.622 ns ; rst                          ; controller:inst4|cur_lut_rot[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.644 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 10 09:33:17 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 122.32 MHz between source register "de_piece:inst6|state.reset" and destination register "sr_if:inst2|do1" (period= 8.175 ns)
    Info: + Longest register to register delay is 7.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y21_N27; Fanout = 41; REG Node = 'de_piece:inst6|state.reset'
        Info: 2: + IC(0.330 ns) + CELL(0.419 ns) = 0.749 ns; Loc. = LCCOMB_X45_Y21_N10; Fanout = 4; COMB Node = 'addr1~0'
        Info: 3: + IC(0.444 ns) + CELL(0.419 ns) = 1.612 ns; Loc. = LCCOMB_X45_Y21_N14; Fanout = 40; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12|Y~1'
        Info: 4: + IC(0.766 ns) + CELL(0.419 ns) = 2.797 ns; Loc. = LCCOMB_X48_Y21_N18; Fanout = 2; COMB Node = 'sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12|Y~1'
        Info: 5: + IC(0.254 ns) + CELL(0.416 ns) = 3.467 ns; Loc. = LCCOMB_X48_Y21_N20; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~20'
        Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 4.004 ns; Loc. = LCCOMB_X48_Y21_N6; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~21'
        Info: 7: + IC(0.766 ns) + CELL(0.438 ns) = 5.208 ns; Loc. = LCCOMB_X48_Y23_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~22'
        Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 5.737 ns; Loc. = LCCOMB_X48_Y23_N10; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~23'
        Info: 9: + IC(0.277 ns) + CELL(0.438 ns) = 6.452 ns; Loc. = LCCOMB_X48_Y23_N20; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~24'
        Info: 10: + IC(0.984 ns) + CELL(0.438 ns) = 7.874 ns; Loc. = LCCOMB_X45_Y22_N8; Fanout = 1; COMB Node = 'sr_if:inst2|mux5:mux5_do1|Mux0~84'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.958 ns; Loc. = LCFF_X45_Y22_N9; Fanout = 5; REG Node = 'sr_if:inst2|do1'
        Info: Total cell delay = 3.621 ns ( 45.50 % )
        Info: Total interconnect delay = 4.337 ns ( 54.50 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1446; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 4.311 ns; Loc. = LCFF_X45_Y22_N9; Fanout = 5; REG Node = 'sr_if:inst2|do1'
            Info: Total cell delay = 2.323 ns ( 53.89 % )
            Info: Total interconnect delay = 1.988 ns ( 46.11 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1446; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 4.314 ns; Loc. = LCFF_X45_Y21_N27; Fanout = 41; REG Node = 'de_piece:inst6|state.reset'
            Info: Total cell delay = 2.323 ns ( 53.85 % )
            Info: Total interconnect delay = 1.991 ns ( 46.15 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 137.74 MHz between source register "sld_hub:auto_hub|irf_reg[1][4]" and destination register "sld_hub:auto_hub|tdo" (period= 7.26 ns)
    Info: + Longest register to register delay is 3.408 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y24_N11; Fanout = 187; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
        Info: 2: + IC(0.544 ns) + CELL(0.420 ns) = 0.964 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.707 ns) + CELL(0.150 ns) = 1.821 ns; Loc. = LCCOMB_X35_Y25_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 2.526 ns; Loc. = LCCOMB_X35_Y25_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 2.924 ns; Loc. = LCCOMB_X35_Y25_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 3.324 ns; Loc. = LCCOMB_X35_Y25_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.408 ns; Loc. = LCFF_X35_Y25_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.392 ns ( 40.85 % )
        Info: Total interconnect delay = 2.016 ns ( 59.15 % )
    Info: - Smallest clock skew is -0.008 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 667; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 4.407 ns; Loc. = LCFF_X35_Y25_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.19 % )
            Info: Total interconnect delay = 3.870 ns ( 87.81 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.415 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 667; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 4.415 ns; Loc. = LCFF_X36_Y24_N11; Fanout = 187; REG Node = 'sld_hub:auto_hub|irf_reg[1][4]'
            Info: Total cell delay = 0.537 ns ( 12.16 % )
            Info: Total interconnect delay = 3.878 ns ( 87.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "timer:inst9|cur_count[1]" (data pin = "rst", clock pin = "clock_50mhz") is 5.644 ns
    Info: + Longest pin to register delay is 9.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 344; PIN Node = 'rst'
        Info: 2: + IC(7.234 ns) + CELL(0.275 ns) = 8.361 ns; Loc. = LCCOMB_X44_Y29_N26; Fanout = 25; COMB Node = 'timer:inst12|lbl1~1'
        Info: 3: + IC(0.945 ns) + CELL(0.660 ns) = 9.966 ns; Loc. = LCFF_X41_Y28_N15; Fanout = 4; REG Node = 'timer:inst9|cur_count[1]'
        Info: Total cell delay = 1.787 ns ( 17.93 % )
        Info: Total interconnect delay = 8.179 ns ( 82.07 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1446; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 4.286 ns; Loc. = LCFF_X41_Y28_N15; Fanout = 4; REG Node = 'timer:inst9|cur_count[1]'
        Info: Total cell delay = 2.323 ns ( 54.20 % )
        Info: Total interconnect delay = 1.963 ns ( 45.80 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_hsync" through register "vga:inst3|vga_read:read_and_output|h_sync_out" is 10.885 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1446; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 4.310 ns; Loc. = LCFF_X38_Y17_N11; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: Total cell delay = 2.323 ns ( 53.90 % )
        Info: Total interconnect delay = 1.987 ns ( 46.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y17_N11; Fanout = 1; REG Node = 'vga:inst3|vga_read:read_and_output|h_sync_out'
        Info: 2: + IC(3.517 ns) + CELL(2.808 ns) = 6.325 ns; Loc. = PIN_A7; Fanout = 0; PIN Node = 'vga_hsync'
        Info: Total cell delay = 2.808 ns ( 44.40 % )
        Info: Total interconnect delay = 3.517 ns ( 55.60 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "controller:inst4|inv_inputs[0]" (data pin = "dbg_inputs[0]", clock pin = "clock_50mhz") is 1.817 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.279 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G0; Fanout = 1446; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 4.279 ns; Loc. = LCFF_X48_Y27_N21; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[0]'
        Info: Total cell delay = 2.323 ns ( 54.29 % )
        Info: Total interconnect delay = 1.956 ns ( 45.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'dbg_inputs[0]'
        Info: 2: + IC(1.515 ns) + CELL(0.150 ns) = 2.644 ns; Loc. = LCCOMB_X48_Y27_N20; Fanout = 1; COMB Node = 'controller:inst4|inv_inputs[0]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.728 ns; Loc. = LCFF_X48_Y27_N21; Fanout = 3; REG Node = 'controller:inst4|inv_inputs[0]'
        Info: Total cell delay = 1.213 ns ( 44.46 % )
        Info: Total interconnect delay = 1.515 ns ( 55.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Tue Dec 10 09:33:18 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


