INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ADD1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ADD8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro MemElem redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:13]
WARNING: [VRFC 10-998] macro Or redefined [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sim_1/new/TestDefine.v:26]
INFO: [VRFC 10-311] analyzing module TestBench
