{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512062739336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512062739338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 12:25:39 2017 " "Processing started: Thu Nov 30 12:25:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512062739338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512062739338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map alu3 -c alu3 --generate_functional_sim_netlist " "Command: quartus_map alu3 -c alu3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512062739339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512062739585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu3-calculation " "Found design unit 1: alu3-calculation" {  } { { "alu3.vhd" "" { Text "/home/student1/vshreeka/Desktop/lab/alu3/alu3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512062740359 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu3 " "Found entity 1: alu3" {  } { { "alu3.vhd" "" { Text "/home/student1/vshreeka/Desktop/lab/alu3/alu3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512062740359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512062740359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu3 " "Elaborating entity \"alu3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512062740513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R1 alu3.vhd(12) " "VHDL Signal Declaration warning at alu3.vhd(12): used implicit default value for signal \"R1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu3.vhd" "" { Text "/home/student1/vshreeka/Desktop/lab/alu3/alu3.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512062740517 "|alu3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2 alu3.vhd(13) " "VHDL Signal Declaration warning at alu3.vhd(13): used implicit default value for signal \"R2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu3.vhd" "" { Text "/home/student1/vshreeka/Desktop/lab/alu3/alu3.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512062740517 "|alu3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg1 alu3.vhd(17) " "Verilog HDL or VHDL warning at alu3.vhd(17): object \"Reg1\" assigned a value but never read" {  } { { "alu3.vhd" "" { Text "/home/student1/vshreeka/Desktop/lab/alu3/alu3.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512062740518 "|alu3"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512062740860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 12:25:40 2017 " "Processing ended: Thu Nov 30 12:25:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512062740860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512062740860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512062740860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512062740860 ""}
