[
  {
    "path": ".gitattributes",
    "mode": "100644",
    "type": "blob",
    "sha": "4cab1f4d267628ab5f4f7c14b1b64a9d4b032409",
    "size": 85,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/4cab1f4d267628ab5f4f7c14b1b64a9d4b032409"
  },
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "86bbd2c2244b3bc0d78f6b542fc1460d690e7de0",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/86bbd2c2244b3bc0d78f6b542fc1460d690e7de0"
  },
  {
    "path": ".gitignore",
    "mode": "100755",
    "type": "blob",
    "sha": "bd2f4374c6a1592860b2719846bd9986475b3bd1",
    "size": 21,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/bd2f4374c6a1592860b2719846bd9986475b3bd1"
  },
  {
    "path": ".readthedocs.yaml",
    "mode": "100644",
    "type": "blob",
    "sha": "e19261c209f4112c084e58c33fcfb885659d332d",
    "size": 389,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/e19261c209f4112c084e58c33fcfb885659d332d"
  },
  {
    "path": "Dockerfile",
    "mode": "100644",
    "type": "blob",
    "sha": "27ed1355e766e34614bec4924caf62f16401a73a",
    "size": 628,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/27ed1355e766e34614bec4924caf62f16401a73a"
  },
  {
    "path": "FABulous.py",
    "mode": "100755",
    "type": "blob",
    "sha": "f722dde2e4fe45f68759e67f9913cd961b354f21",
    "size": 48299,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/f722dde2e4fe45f68759e67f9913cd961b354f21"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64",
    "size": 11357,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/261eeb9e9f8b2b4b0d119366dda99c6fd7d35c64"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "9a8111c997af80e5dbaeb32130121ce1ba009dc4",
    "size": 5170,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/9a8111c997af80e5dbaeb32130121ce1ba009dc4"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "40704f05afac321941c1a7ad3bb2dbb14de09a7f",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/40704f05afac321941c1a7ad3bb2dbb14de09a7f"
  },
  {
    "path": "fabric_cad",
    "mode": "040000",
    "type": "tree",
    "sha": "e89aa118822ed37eee3c95dd2bac1404eda656b6",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/e89aa118822ed37eee3c95dd2bac1404eda656b6"
  },
  {
    "path": "fabric_files",
    "mode": "040000",
    "type": "tree",
    "sha": "52a111e2c5a31dba6801ccff57a15df3fe824138",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/52a111e2c5a31dba6801ccff57a15df3fe824138"
  },
  {
    "path": "fabric_generator",
    "mode": "040000",
    "type": "tree",
    "sha": "6c4bc779053fea4be57da1be5ccd8361cc29b52a",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/6c4bc779053fea4be57da1be5ccd8361cc29b52a"
  },
  {
    "path": "geometry_generator",
    "mode": "040000",
    "type": "tree",
    "sha": "7537e0a2012448e7511eb6a9ab520e3a247ab32a",
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/trees/7537e0a2012448e7511eb6a9ab520e3a247ab32a"
  },
  {
    "path": "pyproject.toml",
    "mode": "100644",
    "type": "blob",
    "sha": "b4f1b18bc63a2bc670eb2d6cb91e5909a5d0ab09",
    "size": 259,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/b4f1b18bc63a2bc670eb2d6cb91e5909a5d0ab09"
  },
  {
    "path": "requirements.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "439f192940046caa1abb3a503c2aa27712a2433e",
    "size": 17,
    "url": "https://api.github.com/repos/FPGA-Research/FABulous/git/blobs/439f192940046caa1abb3a503c2aa27712a2433e"
  }
]