// Seed: 724511872
`define pp_2 0
module module_0 (
    input logic id_0,
    output id_1
);
  logic id_2 = id_0;
  type_11 id_3 (
      .id_0(id_0),
      .id_1(id_2),
      .id_2(id_2),
      .id_3(id_0)
  );
  logic id_4;
  assign id_1 = id_2;
  type_0 id_5 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1),
      .id_3(1 - id_1)
  );
  logic id_6;
  logic id_7, id_8;
endmodule
