Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: fir_10th_Order.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir_10th_Order.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir_10th_Order"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fir_10th_Order
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CE-7\Digital System Design - DSD\Lab\Xilinx Projects\FIR10thOrder\fir_10th_Order.v" into library work
Parsing module <fir_10th_Order>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fir_10th_Order>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fir_10th_Order>.
    Related source file is "E:\CE-7\Digital System Design - DSD\Lab\Xilinx Projects\FIR10thOrder\fir_10th_Order.v".
    Found 16-bit register for signal <d1>.
    Found 16-bit register for signal <d2>.
    Found 16-bit register for signal <d3>.
    Found 16-bit register for signal <d4>.
    Found 16-bit register for signal <d5>.
    Found 16-bit register for signal <d6>.
    Found 16-bit register for signal <d7>.
    Found 16-bit register for signal <d8>.
    Found 16-bit register for signal <d9>.
    Found 16-bit register for signal <d0>.
    Found 16-bit adder for signal <n0084> created at line 81.
    Found 16-bit adder for signal <n0087> created at line 81.
    Found 16-bit adder for signal <n0090> created at line 81.
    Found 16-bit adder for signal <n0093> created at line 81.
    Found 16-bit adder for signal <n0096> created at line 81.
    Found 16-bit adder for signal <n0099> created at line 81.
    Found 16-bit adder for signal <n0102> created at line 81.
    Found 16-bit adder for signal <n0105> created at line 81.
    Found 16-bit adder for signal <y> created at line 81.
    Found 16x16-bit multiplier for signal <n0063> created at line 81.
    Found 16x16-bit multiplier for signal <n0064> created at line 81.
    Found 16x16-bit multiplier for signal <n0066> created at line 81.
    Found 16x16-bit multiplier for signal <n0068> created at line 81.
    Found 16x16-bit multiplier for signal <n0070> created at line 81.
    Found 16x16-bit multiplier for signal <n0072> created at line 81.
    Found 16x16-bit multiplier for signal <n0074> created at line 81.
    Found 16x16-bit multiplier for signal <n0076> created at line 81.
    Found 16x16-bit multiplier for signal <n0078> created at line 81.
    Found 16x16-bit multiplier for signal <n0080> created at line 81.
    Summary:
	inferred  10 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
Unit <fir_10th_Order> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 16x16-bit multiplier                                  : 10
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 9
# Registers                                            : 10
 16-bit register                                       : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fir_10th_Order>.
	The following adders/subtractors are grouped into adder tree <Madd_y1> :
 	<Madd_n0084> in block <fir_10th_Order>, 	<Madd_n0087> in block <fir_10th_Order>, 	<Madd_n0090> in block <fir_10th_Order>, 	<Madd_n0093> in block <fir_10th_Order>, 	<Madd_n0096> in block <fir_10th_Order>, 	<Madd_n0099> in block <fir_10th_Order>, 	<Madd_n0102> in block <fir_10th_Order>, 	<Madd_n0105> in block <fir_10th_Order>, 	<Madd_y> in block <fir_10th_Order>.
	Multiplier <Mmult_n0080> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd8> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0080>.
	Multiplier <Mmult_n0078> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd7> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0078>.
	Multiplier <Mmult_n0076> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd6> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0076>.
	Multiplier <Mmult_n0074> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd5> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0074>.
	Multiplier <Mmult_n0072> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd4> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0072>.
	Multiplier <Mmult_n0070> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd3> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0070>.
	Multiplier <Mmult_n0068> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0068>.
	Multiplier <Mmult_n0066> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0066>.
	Multiplier <Mmult_n0064> in block <fir_10th_Order> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <fir_10th_Order> are combined into a MAC<Maddsub_n0064>.
Unit <fir_10th_Order> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 9
 2x16-to-16-bit MAC                                    : 9
# Multipliers                                          : 1
 2x16-bit multiplier                                   : 1
# Registers                                            : 160
 Flip-Flops                                            : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fir_10th_Order> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir_10th_Order, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fir_10th_Order.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 128
#      FDR                         : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 17
#      OBUF                        : 16
# DSPs                             : 10
#      DSP48A1                     : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             128  out of  18224     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    128
   Number with an unused Flip Flop:       0  out of    128     0%  
   Number with an unused LUT:           128  out of    128   100%  
   Number of fully used LUT-FF pairs:     0  out of    128     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 138   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.232ns (Maximum Frequency: 811.985MHz)
   Minimum input arrival time before clock: 3.628ns
   Maximum output required time after clock: 28.549ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.232ns (frequency: 811.985MHz)
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Delay:               1.232ns (Levels of Logic = 0)
  Source:            d0_15 (FF)
  Destination:       d1_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d0_15 to d1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.683  d0_15 (d0_15)
     FDR:D                     0.102          d1_15
    ----------------------------------------
    Total                      1.232ns (0.549ns logic, 0.683ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 190 / 190
-------------------------------------------------------------------------
Offset:              3.628ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       d0_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to d0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           138   1.222   1.976  reset_IBUF (reset_IBUF)
     FDR:R                     0.430          d0_0
    ----------------------------------------
    Total                      3.628ns (1.652ns logic, 1.976ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22102148802908936 / 16
-------------------------------------------------------------------------
Offset:              28.549ns (Levels of Logic = 10)
  Source:            Mmult_n0063 (DSP)
  Destination:       y<15> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_n0063 to y<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->PCOUT47    1   5.015   0.000  Mmult_n0063 (Mmult_n0063_PCOUT_to_Maddsub_n0064_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0064 (Maddsub_n0064_PCOUT_to_Maddsub_n0066_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0066 (Maddsub_n0066_PCOUT_to_Maddsub_n0068_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0068 (Maddsub_n0068_PCOUT_to_Maddsub_n0070_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0070 (Maddsub_n0070_PCOUT_to_Maddsub_n0072_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0072 (Maddsub_n0072_PCOUT_to_Maddsub_n0074_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0074 (Maddsub_n0074_PCOUT_to_Maddsub_n0076_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0076 (Maddsub_n0076_PCOUT_to_Maddsub_n0078_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_n0078 (Maddsub_n0078_PCOUT_to_Maddsub_n0080_PCIN_47)
     DSP48A1:PCIN47->P15    1   2.264   0.579  Maddsub_n0080 (ADDER_FOR_MULTADD_Madd_158)
     OBUF:I->O                 2.571          y_15_OBUF (y<15>)
    ----------------------------------------
    Total                     28.549ns (27.970ns logic, 0.579ns route)
                                       (98.0% logic, 2.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.232|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.06 secs
 
--> 

Total memory usage is 4489904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

