// Seed: 3042273058
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output wand id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    input tri1 id_10,
    output supply0 id_11
    , id_25,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    input supply0 id_15,
    input wor id_16,
    output tri id_17,
    input tri0 id_18,
    output wor id_19,
    input uwire id_20,
    input tri id_21,
    input tri0 id_22,
    input wire id_23
);
  tri1 id_26;
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  always @(*) {1, id_18, 1 == 1'b0, 1, 1, id_22, 1, id_0, id_20 ? 1 : id_26, id_4, (id_4)} = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply1 id_4
);
  assign id_4 = id_3;
  assign id_4 = 1;
  module_0(
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4,
      id_0,
      id_4,
      id_1,
      id_3,
      id_2,
      id_3
  );
endmodule
