ARM GAS  /tmp/cciF9cMp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cciF9cMp.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/cciF9cMp.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_CAN_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_CAN_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
ARM GAS  /tmp/cciF9cMp.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 92 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 40
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 92 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 8AB0     		sub	sp, sp, #40
 102              		.cfi_def_cfa_offset 48
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 93 3 is_stmt 1 view .LVU16
 104              		.loc 1 93 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0593     		str	r3, [sp, #20]
 107 0008 0693     		str	r3, [sp, #24]
 108 000a 0793     		str	r3, [sp, #28]
 109 000c 0893     		str	r3, [sp, #32]
 110 000e 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 111              		.loc 1 94 3 is_stmt 1 view .LVU18
 112              		.loc 1 94 10 is_stmt 0 view .LVU19
 113 0010 0368     		ldr	r3, [r0]
 114              		.loc 1 94 5 view .LVU20
 115 0012 3A4A     		ldr	r2, .L15
 116 0014 9342     		cmp	r3, r2
 117 0016 04D0     		beq	.L11
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 101:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 102:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     }
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 106:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 107:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 108:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 109:Core/Src/stm32f4xx_hal_msp.c ****     */
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
ARM GAS  /tmp/cciF9cMp.s 			page 5


 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 118              		.loc 1 121 8 is_stmt 1 view .LVU21
 119              		.loc 1 121 10 is_stmt 0 view .LVU22
 120 0018 394A     		ldr	r2, .L15+4
 121 001a 9342     		cmp	r3, r2
 122 001c 2ED0     		beq	.L12
 123              	.LVL1:
 124              	.L5:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 128:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 129:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 130:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 131:Core/Src/stm32f4xx_hal_msp.c ****     }
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> CAN2_RX
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> CAN2_TX
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt Init */
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 151:Core/Src/stm32f4xx_hal_msp.c ****   }
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 153 1 view .LVU23
 126 001e 0AB0     		add	sp, sp, #40
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 8
 129              		@ sp needed
 130 0020 10BD     		pop	{r4, pc}
 131              	.LVL2:
 132              	.L11:
 133              		.cfi_restore_state
 100:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 134              		.loc 1 100 5 is_stmt 1 view .LVU24
ARM GAS  /tmp/cciF9cMp.s 			page 6


 100:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 135              		.loc 1 100 29 is_stmt 0 view .LVU25
 136 0022 384A     		ldr	r2, .L15+8
 137 0024 1368     		ldr	r3, [r2]
 138 0026 0133     		adds	r3, r3, #1
 139 0028 1360     		str	r3, [r2]
 101:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 140              		.loc 1 101 5 is_stmt 1 view .LVU26
 101:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 141              		.loc 1 101 7 is_stmt 0 view .LVU27
 142 002a 012B     		cmp	r3, #1
 143 002c 19D0     		beq	.L13
 144              	.L7:
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 145              		.loc 1 102 7 is_stmt 1 discriminator 1 view .LVU28
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 146              		.loc 1 105 5 discriminator 1 view .LVU29
 147              	.LBB4:
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 148              		.loc 1 105 5 discriminator 1 view .LVU30
 149 002e 0023     		movs	r3, #0
 150 0030 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 151              		.loc 1 105 5 discriminator 1 view .LVU31
 152 0032 354B     		ldr	r3, .L15+12
 153 0034 1A6B     		ldr	r2, [r3, #48]
 154 0036 42F00102 		orr	r2, r2, #1
 155 003a 1A63     		str	r2, [r3, #48]
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 156              		.loc 1 105 5 discriminator 1 view .LVU32
 157 003c 1B6B     		ldr	r3, [r3, #48]
 158 003e 03F00103 		and	r3, r3, #1
 159 0042 0193     		str	r3, [sp, #4]
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 160              		.loc 1 105 5 discriminator 1 view .LVU33
 161 0044 019B     		ldr	r3, [sp, #4]
 162              	.LBE4:
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 163              		.loc 1 105 5 discriminator 1 view .LVU34
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 110 5 discriminator 1 view .LVU35
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 165              		.loc 1 110 25 is_stmt 0 discriminator 1 view .LVU36
 166 0046 4FF4C053 		mov	r3, #6144
 167 004a 0593     		str	r3, [sp, #20]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 111 5 is_stmt 1 discriminator 1 view .LVU37
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 111 26 is_stmt 0 discriminator 1 view .LVU38
 170 004c 0223     		movs	r3, #2
 171 004e 0693     		str	r3, [sp, #24]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 172              		.loc 1 112 5 is_stmt 1 discriminator 1 view .LVU39
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 173              		.loc 1 113 5 discriminator 1 view .LVU40
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 174              		.loc 1 113 27 is_stmt 0 discriminator 1 view .LVU41
ARM GAS  /tmp/cciF9cMp.s 			page 7


 175 0050 0323     		movs	r3, #3
 176 0052 0893     		str	r3, [sp, #32]
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 114 5 is_stmt 1 discriminator 1 view .LVU42
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178              		.loc 1 114 31 is_stmt 0 discriminator 1 view .LVU43
 179 0054 0923     		movs	r3, #9
 180 0056 0993     		str	r3, [sp, #36]
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 181              		.loc 1 115 5 is_stmt 1 discriminator 1 view .LVU44
 182 0058 05A9     		add	r1, sp, #20
 183 005a 2C48     		ldr	r0, .L15+16
 184              	.LVL3:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 115 5 is_stmt 0 discriminator 1 view .LVU45
 186 005c FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL4:
 188 0060 DDE7     		b	.L5
 189              	.LVL5:
 190              	.L13:
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 191              		.loc 1 102 7 is_stmt 1 view .LVU46
 192              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 193              		.loc 1 102 7 view .LVU47
 194 0062 0023     		movs	r3, #0
 195 0064 0093     		str	r3, [sp]
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 196              		.loc 1 102 7 view .LVU48
 197 0066 284B     		ldr	r3, .L15+12
 198 0068 1A6C     		ldr	r2, [r3, #64]
 199 006a 42F00072 		orr	r2, r2, #33554432
 200 006e 1A64     		str	r2, [r3, #64]
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 201              		.loc 1 102 7 view .LVU49
 202 0070 1B6C     		ldr	r3, [r3, #64]
 203 0072 03F00073 		and	r3, r3, #33554432
 204 0076 0093     		str	r3, [sp]
 102:Core/Src/stm32f4xx_hal_msp.c ****     }
 205              		.loc 1 102 7 view .LVU50
 206 0078 009B     		ldr	r3, [sp]
 207 007a D8E7     		b	.L7
 208              	.L12:
 209              	.LBE5:
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 210              		.loc 1 127 5 view .LVU51
 211              	.LBB6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 212              		.loc 1 127 5 view .LVU52
 213 007c 0023     		movs	r3, #0
 214 007e 0293     		str	r3, [sp, #8]
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 215              		.loc 1 127 5 view .LVU53
 216 0080 214B     		ldr	r3, .L15+12
 217 0082 1A6C     		ldr	r2, [r3, #64]
 218 0084 42F08062 		orr	r2, r2, #67108864
 219 0088 1A64     		str	r2, [r3, #64]
ARM GAS  /tmp/cciF9cMp.s 			page 8


 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 220              		.loc 1 127 5 view .LVU54
 221 008a 1B6C     		ldr	r3, [r3, #64]
 222 008c 03F08063 		and	r3, r3, #67108864
 223 0090 0293     		str	r3, [sp, #8]
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 224              		.loc 1 127 5 view .LVU55
 225 0092 029B     		ldr	r3, [sp, #8]
 226              	.LBE6:
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 227              		.loc 1 127 5 view .LVU56
 128:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 228              		.loc 1 128 5 view .LVU57
 128:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 229              		.loc 1 128 29 is_stmt 0 view .LVU58
 230 0094 1B4A     		ldr	r2, .L15+8
 231 0096 1368     		ldr	r3, [r2]
 232 0098 0133     		adds	r3, r3, #1
 233 009a 1360     		str	r3, [r2]
 129:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 234              		.loc 1 129 5 is_stmt 1 view .LVU59
 129:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 235              		.loc 1 129 7 is_stmt 0 view .LVU60
 236 009c 012B     		cmp	r3, #1
 237 009e 20D0     		beq	.L14
 238              	.L9:
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 239              		.loc 1 130 7 is_stmt 1 discriminator 1 view .LVU61
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 240              		.loc 1 133 5 discriminator 1 view .LVU62
 241              	.LBB7:
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 242              		.loc 1 133 5 discriminator 1 view .LVU63
 243 00a0 0024     		movs	r4, #0
 244 00a2 0494     		str	r4, [sp, #16]
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 245              		.loc 1 133 5 discriminator 1 view .LVU64
 246 00a4 184B     		ldr	r3, .L15+12
 247 00a6 1A6B     		ldr	r2, [r3, #48]
 248 00a8 42F00202 		orr	r2, r2, #2
 249 00ac 1A63     		str	r2, [r3, #48]
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 250              		.loc 1 133 5 discriminator 1 view .LVU65
 251 00ae 1B6B     		ldr	r3, [r3, #48]
 252 00b0 03F00203 		and	r3, r3, #2
 253 00b4 0493     		str	r3, [sp, #16]
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 254              		.loc 1 133 5 discriminator 1 view .LVU66
 255 00b6 049B     		ldr	r3, [sp, #16]
 256              	.LBE7:
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 257              		.loc 1 133 5 discriminator 1 view .LVU67
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258              		.loc 1 138 5 discriminator 1 view .LVU68
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 259              		.loc 1 138 25 is_stmt 0 discriminator 1 view .LVU69
 260 00b8 6023     		movs	r3, #96
ARM GAS  /tmp/cciF9cMp.s 			page 9


 261 00ba 0593     		str	r3, [sp, #20]
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 262              		.loc 1 139 5 is_stmt 1 discriminator 1 view .LVU70
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 263              		.loc 1 139 26 is_stmt 0 discriminator 1 view .LVU71
 264 00bc 0223     		movs	r3, #2
 265 00be 0693     		str	r3, [sp, #24]
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 266              		.loc 1 140 5 is_stmt 1 discriminator 1 view .LVU72
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 267              		.loc 1 141 5 discriminator 1 view .LVU73
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 268              		.loc 1 141 27 is_stmt 0 discriminator 1 view .LVU74
 269 00c0 0323     		movs	r3, #3
 270 00c2 0893     		str	r3, [sp, #32]
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 271              		.loc 1 142 5 is_stmt 1 discriminator 1 view .LVU75
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 272              		.loc 1 142 31 is_stmt 0 discriminator 1 view .LVU76
 273 00c4 0923     		movs	r3, #9
 274 00c6 0993     		str	r3, [sp, #36]
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 275              		.loc 1 143 5 is_stmt 1 discriminator 1 view .LVU77
 276 00c8 05A9     		add	r1, sp, #20
 277 00ca 1148     		ldr	r0, .L15+20
 278              	.LVL6:
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 143 5 is_stmt 0 discriminator 1 view .LVU78
 280 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL7:
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 282              		.loc 1 146 5 is_stmt 1 discriminator 1 view .LVU79
 283 00d0 2246     		mov	r2, r4
 284 00d2 2146     		mov	r1, r4
 285 00d4 4020     		movs	r0, #64
 286 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 287              	.LVL8:
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 288              		.loc 1 147 5 discriminator 1 view .LVU80
 289 00da 4020     		movs	r0, #64
 290 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 291              	.LVL9:
 292              		.loc 1 153 1 is_stmt 0 discriminator 1 view .LVU81
 293 00e0 9DE7     		b	.L5
 294              	.LVL10:
 295              	.L14:
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 296              		.loc 1 130 7 is_stmt 1 view .LVU82
 297              	.LBB8:
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 298              		.loc 1 130 7 view .LVU83
 299 00e2 0023     		movs	r3, #0
 300 00e4 0393     		str	r3, [sp, #12]
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 301              		.loc 1 130 7 view .LVU84
 302 00e6 084B     		ldr	r3, .L15+12
 303 00e8 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/cciF9cMp.s 			page 10


 304 00ea 42F00072 		orr	r2, r2, #33554432
 305 00ee 1A64     		str	r2, [r3, #64]
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 306              		.loc 1 130 7 view .LVU85
 307 00f0 1B6C     		ldr	r3, [r3, #64]
 308 00f2 03F00073 		and	r3, r3, #33554432
 309 00f6 0393     		str	r3, [sp, #12]
 130:Core/Src/stm32f4xx_hal_msp.c ****     }
 310              		.loc 1 130 7 view .LVU86
 311 00f8 039B     		ldr	r3, [sp, #12]
 312 00fa D1E7     		b	.L9
 313              	.L16:
 314              		.align	2
 315              	.L15:
 316 00fc 00640040 		.word	1073767424
 317 0100 00680040 		.word	1073768448
 318 0104 00000000 		.word	.LANCHOR0
 319 0108 00380240 		.word	1073887232
 320 010c 00000240 		.word	1073872896
 321 0110 00040240 		.word	1073873920
 322              	.LBE8:
 323              		.cfi_endproc
 324              	.LFE131:
 326              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 327              		.align	1
 328              		.global	HAL_CAN_MspDeInit
 329              		.syntax unified
 330              		.thumb
 331              		.thumb_func
 333              	HAL_CAN_MspDeInit:
 334              	.LVL11:
 335              	.LFB132:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c **** /**
 156:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 157:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 158:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 159:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 160:Core/Src/stm32f4xx_hal_msp.c **** */
 161:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 162:Core/Src/stm32f4xx_hal_msp.c **** {
 336              		.loc 1 162 1 view -0
 337              		.cfi_startproc
 338              		@ args = 0, pretend = 0, frame = 0
 339              		@ frame_needed = 0, uses_anonymous_args = 0
 340              		.loc 1 162 1 is_stmt 0 view .LVU88
 341 0000 08B5     		push	{r3, lr}
 342              		.cfi_def_cfa_offset 8
 343              		.cfi_offset 3, -8
 344              		.cfi_offset 14, -4
 163:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 345              		.loc 1 163 3 is_stmt 1 view .LVU89
 346              		.loc 1 163 10 is_stmt 0 view .LVU90
 347 0002 0368     		ldr	r3, [r0]
 348              		.loc 1 163 5 view .LVU91
 349 0004 174A     		ldr	r2, .L25
 350 0006 9342     		cmp	r3, r2
ARM GAS  /tmp/cciF9cMp.s 			page 11


 351 0008 03D0     		beq	.L23
 164:Core/Src/stm32f4xx_hal_msp.c ****   {
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 170:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 171:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 172:Core/Src/stm32f4xx_hal_msp.c ****     }
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 175:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 176:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 177:Core/Src/stm32f4xx_hal_msp.c ****     */
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c ****   }
 184:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 352              		.loc 1 184 8 is_stmt 1 view .LVU92
 353              		.loc 1 184 10 is_stmt 0 view .LVU93
 354 000a 174A     		ldr	r2, .L25+4
 355 000c 9342     		cmp	r3, r2
 356 000e 10D0     		beq	.L24
 357              	.LVL12:
 358              	.L17:
 185:Core/Src/stm32f4xx_hal_msp.c ****   {
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 190:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 192:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 193:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 194:Core/Src/stm32f4xx_hal_msp.c ****     }
 195:Core/Src/stm32f4xx_hal_msp.c **** 
 196:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 197:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> CAN2_RX
 198:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> CAN2_TX
 199:Core/Src/stm32f4xx_hal_msp.c ****     */
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX0_IRQn);
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c ****   }
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** }
 359              		.loc 1 209 1 view .LVU94
 360 0010 08BD     		pop	{r3, pc}
 361              	.LVL13:
ARM GAS  /tmp/cciF9cMp.s 			page 12


 362              	.L23:
 169:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 363              		.loc 1 169 5 is_stmt 1 view .LVU95
 169:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 364              		.loc 1 169 29 is_stmt 0 view .LVU96
 365 0012 164A     		ldr	r2, .L25+8
 366 0014 1368     		ldr	r3, [r2]
 367 0016 013B     		subs	r3, r3, #1
 368 0018 1360     		str	r3, [r2]
 170:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 369              		.loc 1 170 5 is_stmt 1 view .LVU97
 170:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 370              		.loc 1 170 7 is_stmt 0 view .LVU98
 371 001a 23B9     		cbnz	r3, .L19
 171:Core/Src/stm32f4xx_hal_msp.c ****     }
 372              		.loc 1 171 7 is_stmt 1 view .LVU99
 373 001c 144A     		ldr	r2, .L25+12
 374 001e 136C     		ldr	r3, [r2, #64]
 375 0020 23F00073 		bic	r3, r3, #33554432
 376 0024 1364     		str	r3, [r2, #64]
 377              	.L19:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 378              		.loc 1 178 5 view .LVU100
 379 0026 4FF4C051 		mov	r1, #6144
 380 002a 1248     		ldr	r0, .L25+16
 381              	.LVL14:
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 178 5 is_stmt 0 view .LVU101
 383 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 384              	.LVL15:
 385 0030 EEE7     		b	.L17
 386              	.LVL16:
 387              	.L24:
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 388              		.loc 1 190 5 is_stmt 1 view .LVU102
 389 0032 02F5E832 		add	r2, r2, #118784
 390 0036 136C     		ldr	r3, [r2, #64]
 391 0038 23F08063 		bic	r3, r3, #67108864
 392 003c 1364     		str	r3, [r2, #64]
 191:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 393              		.loc 1 191 5 view .LVU103
 191:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 394              		.loc 1 191 29 is_stmt 0 view .LVU104
 395 003e 0B4A     		ldr	r2, .L25+8
 396 0040 1368     		ldr	r3, [r2]
 397 0042 013B     		subs	r3, r3, #1
 398 0044 1360     		str	r3, [r2]
 192:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 399              		.loc 1 192 5 is_stmt 1 view .LVU105
 192:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 400              		.loc 1 192 7 is_stmt 0 view .LVU106
 401 0046 23B9     		cbnz	r3, .L21
 193:Core/Src/stm32f4xx_hal_msp.c ****     }
 402              		.loc 1 193 7 is_stmt 1 view .LVU107
 403 0048 094A     		ldr	r2, .L25+12
 404 004a 136C     		ldr	r3, [r2, #64]
 405 004c 23F00073 		bic	r3, r3, #33554432
ARM GAS  /tmp/cciF9cMp.s 			page 13


 406 0050 1364     		str	r3, [r2, #64]
 407              	.L21:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 200 5 view .LVU108
 409 0052 6021     		movs	r1, #96
 410 0054 0848     		ldr	r0, .L25+20
 411              	.LVL17:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 412              		.loc 1 200 5 is_stmt 0 view .LVU109
 413 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 414              	.LVL18:
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 415              		.loc 1 203 5 is_stmt 1 view .LVU110
 416 005a 4020     		movs	r0, #64
 417 005c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 418              	.LVL19:
 419              		.loc 1 209 1 is_stmt 0 view .LVU111
 420 0060 D6E7     		b	.L17
 421              	.L26:
 422 0062 00BF     		.align	2
 423              	.L25:
 424 0064 00640040 		.word	1073767424
 425 0068 00680040 		.word	1073768448
 426 006c 00000000 		.word	.LANCHOR0
 427 0070 00380240 		.word	1073887232
 428 0074 00000240 		.word	1073872896
 429 0078 00040240 		.word	1073873920
 430              		.cfi_endproc
 431              	.LFE132:
 433              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 434              		.align	1
 435              		.global	HAL_SPI_MspInit
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	HAL_SPI_MspInit:
 441              	.LVL20:
 442              	.LFB133:
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c **** /**
 212:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 213:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 214:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 215:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32f4xx_hal_msp.c **** */
 217:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 218:Core/Src/stm32f4xx_hal_msp.c **** {
 443              		.loc 1 218 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 32
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		.loc 1 218 1 is_stmt 0 view .LVU113
 448 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 449              		.cfi_def_cfa_offset 28
 450              		.cfi_offset 4, -28
 451              		.cfi_offset 5, -24
 452              		.cfi_offset 6, -20
ARM GAS  /tmp/cciF9cMp.s 			page 14


 453              		.cfi_offset 7, -16
 454              		.cfi_offset 8, -12
 455              		.cfi_offset 9, -8
 456              		.cfi_offset 14, -4
 457 0004 89B0     		sub	sp, sp, #36
 458              		.cfi_def_cfa_offset 64
 219:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 459              		.loc 1 219 3 is_stmt 1 view .LVU114
 460              		.loc 1 219 20 is_stmt 0 view .LVU115
 461 0006 0023     		movs	r3, #0
 462 0008 0393     		str	r3, [sp, #12]
 463 000a 0493     		str	r3, [sp, #16]
 464 000c 0593     		str	r3, [sp, #20]
 465 000e 0693     		str	r3, [sp, #24]
 466 0010 0793     		str	r3, [sp, #28]
 220:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 467              		.loc 1 220 3 is_stmt 1 view .LVU116
 468              		.loc 1 220 10 is_stmt 0 view .LVU117
 469 0012 0268     		ldr	r2, [r0]
 470              		.loc 1 220 5 view .LVU118
 471 0014 3C4B     		ldr	r3, .L35
 472 0016 9A42     		cmp	r2, r3
 473 0018 02D0     		beq	.L32
 474              	.LVL21:
 475              	.L27:
 221:Core/Src/stm32f4xx_hal_msp.c ****   {
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 225:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 226:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 229:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 230:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 231:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 232:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 233:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 234:Core/Src/stm32f4xx_hal_msp.c ****     */
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 240:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 246:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA Init */
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_RX Init */
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Instance = DMA1_Stream3;
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
ARM GAS  /tmp/cciF9cMp.s 			page 15


 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 254:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 255:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 256:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 257:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 260:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 261:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 262:Core/Src/stm32f4xx_hal_msp.c ****     {
 263:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 264:Core/Src/stm32f4xx_hal_msp.c ****     }
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_TX Init */
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Instance = DMA1_Stream4;
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 274:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 275:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 276:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 277:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 278:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 279:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 280:Core/Src/stm32f4xx_hal_msp.c ****     {
 281:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 282:Core/Src/stm32f4xx_hal_msp.c ****     }
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 289:Core/Src/stm32f4xx_hal_msp.c ****   }
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 291:Core/Src/stm32f4xx_hal_msp.c **** }
 476              		.loc 1 291 1 view .LVU119
 477 001a 09B0     		add	sp, sp, #36
 478              		.cfi_remember_state
 479              		.cfi_def_cfa_offset 28
 480              		@ sp needed
 481 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 482              	.LVL22:
 483              	.L32:
 484              		.cfi_restore_state
 485              		.loc 1 291 1 view .LVU120
 486 0020 0446     		mov	r4, r0
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 487              		.loc 1 226 5 is_stmt 1 view .LVU121
 488              	.LBB9:
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 489              		.loc 1 226 5 view .LVU122
 490 0022 0025     		movs	r5, #0
 491 0024 0095     		str	r5, [sp]
ARM GAS  /tmp/cciF9cMp.s 			page 16


 226:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 226 5 view .LVU123
 493 0026 03F50033 		add	r3, r3, #131072
 494 002a 1A6C     		ldr	r2, [r3, #64]
 495 002c 42F48042 		orr	r2, r2, #16384
 496 0030 1A64     		str	r2, [r3, #64]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 497              		.loc 1 226 5 view .LVU124
 498 0032 1A6C     		ldr	r2, [r3, #64]
 499 0034 02F48042 		and	r2, r2, #16384
 500 0038 0092     		str	r2, [sp]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 501              		.loc 1 226 5 view .LVU125
 502 003a 009A     		ldr	r2, [sp]
 503              	.LBE9:
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 226 5 view .LVU126
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 505              		.loc 1 228 5 view .LVU127
 506              	.LBB10:
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 507              		.loc 1 228 5 view .LVU128
 508 003c 0195     		str	r5, [sp, #4]
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 509              		.loc 1 228 5 view .LVU129
 510 003e 1A6B     		ldr	r2, [r3, #48]
 511 0040 42F00402 		orr	r2, r2, #4
 512 0044 1A63     		str	r2, [r3, #48]
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 513              		.loc 1 228 5 view .LVU130
 514 0046 1A6B     		ldr	r2, [r3, #48]
 515 0048 02F00402 		and	r2, r2, #4
 516 004c 0192     		str	r2, [sp, #4]
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 517              		.loc 1 228 5 view .LVU131
 518 004e 019A     		ldr	r2, [sp, #4]
 519              	.LBE10:
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 520              		.loc 1 228 5 view .LVU132
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 521              		.loc 1 229 5 view .LVU133
 522              	.LBB11:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 523              		.loc 1 229 5 view .LVU134
 524 0050 0295     		str	r5, [sp, #8]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 525              		.loc 1 229 5 view .LVU135
 526 0052 1A6B     		ldr	r2, [r3, #48]
 527 0054 42F00202 		orr	r2, r2, #2
 528 0058 1A63     		str	r2, [r3, #48]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 529              		.loc 1 229 5 view .LVU136
 530 005a 1B6B     		ldr	r3, [r3, #48]
 531 005c 03F00203 		and	r3, r3, #2
 532 0060 0293     		str	r3, [sp, #8]
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 533              		.loc 1 229 5 view .LVU137
ARM GAS  /tmp/cciF9cMp.s 			page 17


 534 0062 029B     		ldr	r3, [sp, #8]
 535              	.LBE11:
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 536              		.loc 1 229 5 view .LVU138
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 537              		.loc 1 235 5 view .LVU139
 235:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 538              		.loc 1 235 25 is_stmt 0 view .LVU140
 539 0064 0C23     		movs	r3, #12
 540 0066 0393     		str	r3, [sp, #12]
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 541              		.loc 1 236 5 is_stmt 1 view .LVU141
 236:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 542              		.loc 1 236 26 is_stmt 0 view .LVU142
 543 0068 0226     		movs	r6, #2
 544 006a 0496     		str	r6, [sp, #16]
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 545              		.loc 1 237 5 is_stmt 1 view .LVU143
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 546              		.loc 1 237 26 is_stmt 0 view .LVU144
 547 006c 0596     		str	r6, [sp, #20]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 548              		.loc 1 238 5 is_stmt 1 view .LVU145
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 549              		.loc 1 238 27 is_stmt 0 view .LVU146
 550 006e 4FF00309 		mov	r9, #3
 551 0072 CDF81890 		str	r9, [sp, #24]
 239:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 552              		.loc 1 239 5 is_stmt 1 view .LVU147
 239:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 553              		.loc 1 239 31 is_stmt 0 view .LVU148
 554 0076 4FF00508 		mov	r8, #5
 555 007a CDF81C80 		str	r8, [sp, #28]
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 556              		.loc 1 240 5 is_stmt 1 view .LVU149
 557 007e 0DEB0301 		add	r1, sp, r3
 558 0082 2248     		ldr	r0, .L35+4
 559              	.LVL23:
 240:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 240 5 is_stmt 0 view .LVU150
 561 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 562              	.LVL24:
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 563              		.loc 1 242 5 is_stmt 1 view .LVU151
 242:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 564              		.loc 1 242 25 is_stmt 0 view .LVU152
 565 0088 4FF48067 		mov	r7, #1024
 566 008c 0397     		str	r7, [sp, #12]
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 567              		.loc 1 243 5 is_stmt 1 view .LVU153
 243:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 568              		.loc 1 243 26 is_stmt 0 view .LVU154
 569 008e 0496     		str	r6, [sp, #16]
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 570              		.loc 1 244 5 is_stmt 1 view .LVU155
 244:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 571              		.loc 1 244 26 is_stmt 0 view .LVU156
ARM GAS  /tmp/cciF9cMp.s 			page 18


 572 0090 0596     		str	r6, [sp, #20]
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 573              		.loc 1 245 5 is_stmt 1 view .LVU157
 245:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 574              		.loc 1 245 27 is_stmt 0 view .LVU158
 575 0092 CDF81890 		str	r9, [sp, #24]
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 576              		.loc 1 246 5 is_stmt 1 view .LVU159
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 577              		.loc 1 246 31 is_stmt 0 view .LVU160
 578 0096 CDF81C80 		str	r8, [sp, #28]
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 579              		.loc 1 247 5 is_stmt 1 view .LVU161
 580 009a 03A9     		add	r1, sp, #12
 581 009c 1C48     		ldr	r0, .L35+8
 582 009e FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL25:
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 584              		.loc 1 251 5 view .LVU162
 251:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 585              		.loc 1 251 27 is_stmt 0 view .LVU163
 586 00a2 1C48     		ldr	r0, .L35+12
 587 00a4 1C4B     		ldr	r3, .L35+16
 588 00a6 0360     		str	r3, [r0]
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 589              		.loc 1 252 5 is_stmt 1 view .LVU164
 252:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 590              		.loc 1 252 31 is_stmt 0 view .LVU165
 591 00a8 4560     		str	r5, [r0, #4]
 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 592              		.loc 1 253 5 is_stmt 1 view .LVU166
 253:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 593              		.loc 1 253 33 is_stmt 0 view .LVU167
 594 00aa 8560     		str	r5, [r0, #8]
 254:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 595              		.loc 1 254 5 is_stmt 1 view .LVU168
 254:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 596              		.loc 1 254 33 is_stmt 0 view .LVU169
 597 00ac C560     		str	r5, [r0, #12]
 255:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 598              		.loc 1 255 5 is_stmt 1 view .LVU170
 255:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 599              		.loc 1 255 30 is_stmt 0 view .LVU171
 600 00ae 0761     		str	r7, [r0, #16]
 256:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 601              		.loc 1 256 5 is_stmt 1 view .LVU172
 256:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 602              		.loc 1 256 43 is_stmt 0 view .LVU173
 603 00b0 4561     		str	r5, [r0, #20]
 257:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 604              		.loc 1 257 5 is_stmt 1 view .LVU174
 257:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 605              		.loc 1 257 40 is_stmt 0 view .LVU175
 606 00b2 8561     		str	r5, [r0, #24]
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 607              		.loc 1 258 5 is_stmt 1 view .LVU176
 258:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
ARM GAS  /tmp/cciF9cMp.s 			page 19


 608              		.loc 1 258 28 is_stmt 0 view .LVU177
 609 00b4 C561     		str	r5, [r0, #28]
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 610              		.loc 1 259 5 is_stmt 1 view .LVU178
 259:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 611              		.loc 1 259 32 is_stmt 0 view .LVU179
 612 00b6 4FF40033 		mov	r3, #131072
 613 00ba 0362     		str	r3, [r0, #32]
 260:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 614              		.loc 1 260 5 is_stmt 1 view .LVU180
 260:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 615              		.loc 1 260 32 is_stmt 0 view .LVU181
 616 00bc 4562     		str	r5, [r0, #36]
 261:Core/Src/stm32f4xx_hal_msp.c ****     {
 617              		.loc 1 261 5 is_stmt 1 view .LVU182
 261:Core/Src/stm32f4xx_hal_msp.c ****     {
 618              		.loc 1 261 9 is_stmt 0 view .LVU183
 619 00be FFF7FEFF 		bl	HAL_DMA_Init
 620              	.LVL26:
 261:Core/Src/stm32f4xx_hal_msp.c ****     {
 621              		.loc 1 261 8 view .LVU184
 622 00c2 D8B9     		cbnz	r0, .L33
 623              	.L29:
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 624              		.loc 1 266 5 is_stmt 1 view .LVU185
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 625              		.loc 1 266 5 view .LVU186
 626 00c4 134B     		ldr	r3, .L35+12
 627 00c6 E364     		str	r3, [r4, #76]
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 628              		.loc 1 266 5 view .LVU187
 629 00c8 9C63     		str	r4, [r3, #56]
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 630              		.loc 1 266 5 view .LVU188
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 631              		.loc 1 269 5 view .LVU189
 269:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 632              		.loc 1 269 27 is_stmt 0 view .LVU190
 633 00ca 1448     		ldr	r0, .L35+20
 634 00cc 144B     		ldr	r3, .L35+24
 635 00ce 0360     		str	r3, [r0]
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 636              		.loc 1 270 5 is_stmt 1 view .LVU191
 270:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 637              		.loc 1 270 31 is_stmt 0 view .LVU192
 638 00d0 0023     		movs	r3, #0
 639 00d2 4360     		str	r3, [r0, #4]
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 640              		.loc 1 271 5 is_stmt 1 view .LVU193
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 641              		.loc 1 271 33 is_stmt 0 view .LVU194
 642 00d4 4022     		movs	r2, #64
 643 00d6 8260     		str	r2, [r0, #8]
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 644              		.loc 1 272 5 is_stmt 1 view .LVU195
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 645              		.loc 1 272 33 is_stmt 0 view .LVU196
ARM GAS  /tmp/cciF9cMp.s 			page 20


 646 00d8 C360     		str	r3, [r0, #12]
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 647              		.loc 1 273 5 is_stmt 1 view .LVU197
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 648              		.loc 1 273 30 is_stmt 0 view .LVU198
 649 00da 4FF48062 		mov	r2, #1024
 650 00de 0261     		str	r2, [r0, #16]
 274:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 651              		.loc 1 274 5 is_stmt 1 view .LVU199
 274:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 652              		.loc 1 274 43 is_stmt 0 view .LVU200
 653 00e0 4361     		str	r3, [r0, #20]
 275:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 654              		.loc 1 275 5 is_stmt 1 view .LVU201
 275:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 655              		.loc 1 275 40 is_stmt 0 view .LVU202
 656 00e2 8361     		str	r3, [r0, #24]
 276:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 657              		.loc 1 276 5 is_stmt 1 view .LVU203
 276:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 658              		.loc 1 276 28 is_stmt 0 view .LVU204
 659 00e4 C361     		str	r3, [r0, #28]
 277:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 660              		.loc 1 277 5 is_stmt 1 view .LVU205
 277:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 661              		.loc 1 277 32 is_stmt 0 view .LVU206
 662 00e6 4FF40032 		mov	r2, #131072
 663 00ea 0262     		str	r2, [r0, #32]
 278:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 664              		.loc 1 278 5 is_stmt 1 view .LVU207
 278:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 665              		.loc 1 278 32 is_stmt 0 view .LVU208
 666 00ec 4362     		str	r3, [r0, #36]
 279:Core/Src/stm32f4xx_hal_msp.c ****     {
 667              		.loc 1 279 5 is_stmt 1 view .LVU209
 279:Core/Src/stm32f4xx_hal_msp.c ****     {
 668              		.loc 1 279 9 is_stmt 0 view .LVU210
 669 00ee FFF7FEFF 		bl	HAL_DMA_Init
 670              	.LVL27:
 279:Core/Src/stm32f4xx_hal_msp.c ****     {
 671              		.loc 1 279 8 view .LVU211
 672 00f2 30B9     		cbnz	r0, .L34
 673              	.L30:
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 674              		.loc 1 284 5 is_stmt 1 view .LVU212
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 675              		.loc 1 284 5 view .LVU213
 676 00f4 094B     		ldr	r3, .L35+20
 677 00f6 A364     		str	r3, [r4, #72]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 678              		.loc 1 284 5 view .LVU214
 679 00f8 9C63     		str	r4, [r3, #56]
 284:Core/Src/stm32f4xx_hal_msp.c **** 
 680              		.loc 1 284 5 view .LVU215
 681              		.loc 1 291 1 is_stmt 0 view .LVU216
 682 00fa 8EE7     		b	.L27
 683              	.L33:
ARM GAS  /tmp/cciF9cMp.s 			page 21


 263:Core/Src/stm32f4xx_hal_msp.c ****     }
 684              		.loc 1 263 7 is_stmt 1 view .LVU217
 685 00fc FFF7FEFF 		bl	Error_Handler
 686              	.LVL28:
 687 0100 E0E7     		b	.L29
 688              	.L34:
 281:Core/Src/stm32f4xx_hal_msp.c ****     }
 689              		.loc 1 281 7 view .LVU218
 690 0102 FFF7FEFF 		bl	Error_Handler
 691              	.LVL29:
 692 0106 F5E7     		b	.L30
 693              	.L36:
 694              		.align	2
 695              	.L35:
 696 0108 00380040 		.word	1073756160
 697 010c 00080240 		.word	1073874944
 698 0110 00040240 		.word	1073873920
 699 0114 00000000 		.word	hdma_spi2_rx
 700 0118 58600240 		.word	1073897560
 701 011c 00000000 		.word	hdma_spi2_tx
 702 0120 70600240 		.word	1073897584
 703              		.cfi_endproc
 704              	.LFE133:
 706              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 707              		.align	1
 708              		.global	HAL_SPI_MspDeInit
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 713              	HAL_SPI_MspDeInit:
 714              	.LVL30:
 715              	.LFB134:
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c **** /**
 294:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 295:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 296:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 297:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 298:Core/Src/stm32f4xx_hal_msp.c **** */
 299:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 300:Core/Src/stm32f4xx_hal_msp.c **** {
 716              		.loc 1 300 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 301:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 720              		.loc 1 301 3 view .LVU220
 721              		.loc 1 301 10 is_stmt 0 view .LVU221
 722 0000 0268     		ldr	r2, [r0]
 723              		.loc 1 301 5 view .LVU222
 724 0002 0D4B     		ldr	r3, .L44
 725 0004 9A42     		cmp	r2, r3
 726 0006 00D0     		beq	.L43
 727 0008 7047     		bx	lr
 728              	.L43:
 300:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 729              		.loc 1 300 1 view .LVU223
ARM GAS  /tmp/cciF9cMp.s 			page 22


 730 000a 10B5     		push	{r4, lr}
 731              		.cfi_def_cfa_offset 8
 732              		.cfi_offset 4, -8
 733              		.cfi_offset 14, -4
 734 000c 0446     		mov	r4, r0
 302:Core/Src/stm32f4xx_hal_msp.c ****   {
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 307:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 735              		.loc 1 307 5 is_stmt 1 view .LVU224
 736 000e 0B4A     		ldr	r2, .L44+4
 737 0010 136C     		ldr	r3, [r2, #64]
 738 0012 23F48043 		bic	r3, r3, #16384
 739 0016 1364     		str	r3, [r2, #64]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 310:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 311:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 312:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 313:Core/Src/stm32f4xx_hal_msp.c ****     */
 314:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 740              		.loc 1 314 5 view .LVU225
 741 0018 0C21     		movs	r1, #12
 742 001a 0948     		ldr	r0, .L44+8
 743              	.LVL31:
 744              		.loc 1 314 5 is_stmt 0 view .LVU226
 745 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 746              	.LVL32:
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 747              		.loc 1 316 5 is_stmt 1 view .LVU227
 748 0020 4FF48061 		mov	r1, #1024
 749 0024 0748     		ldr	r0, .L44+12
 750 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 751              	.LVL33:
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA DeInit */
 319:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 752              		.loc 1 319 5 view .LVU228
 753 002a E06C     		ldr	r0, [r4, #76]
 754 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 755              	.LVL34:
 320:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 756              		.loc 1 320 5 view .LVU229
 757 0030 A06C     		ldr	r0, [r4, #72]
 758 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 759              	.LVL35:
 321:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 322:Core/Src/stm32f4xx_hal_msp.c **** 
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 324:Core/Src/stm32f4xx_hal_msp.c ****   }
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c **** }
 760              		.loc 1 326 1 is_stmt 0 view .LVU230
 761 0036 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cciF9cMp.s 			page 23


 762              	.LVL36:
 763              	.L45:
 764              		.loc 1 326 1 view .LVU231
 765              		.align	2
 766              	.L44:
 767 0038 00380040 		.word	1073756160
 768 003c 00380240 		.word	1073887232
 769 0040 00080240 		.word	1073874944
 770 0044 00040240 		.word	1073873920
 771              		.cfi_endproc
 772              	.LFE134:
 774              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 775              		.align	2
 776              		.set	.LANCHOR0,. + 0
 779              	HAL_RCC_CAN1_CLK_ENABLED:
 780 0000 00000000 		.space	4
 781              		.text
 782              	.Letext0:
 783              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 784              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 785              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 786              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 787              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 788              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 789              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 790              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 791              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 792              		.file 11 "Core/Inc/main.h"
 793              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cciF9cMp.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cciF9cMp.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cciF9cMp.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cciF9cMp.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cciF9cMp.s:83     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/cciF9cMp.s:89     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/cciF9cMp.s:316    .text.HAL_CAN_MspInit:00000000000000fc $d
     /tmp/cciF9cMp.s:327    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/cciF9cMp.s:333    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/cciF9cMp.s:424    .text.HAL_CAN_MspDeInit:0000000000000064 $d
     /tmp/cciF9cMp.s:434    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cciF9cMp.s:440    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cciF9cMp.s:696    .text.HAL_SPI_MspInit:0000000000000108 $d
     /tmp/cciF9cMp.s:707    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cciF9cMp.s:713    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cciF9cMp.s:767    .text.HAL_SPI_MspDeInit:0000000000000038 $d
     /tmp/cciF9cMp.s:775    .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/cciF9cMp.s:779    .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_spi2_rx
hdma_spi2_tx
HAL_DMA_DeInit
