VHDL final 2023 02 V3.pdf
sim/*[!.][!d][!o]
par/*
!par/*.qpf
!par/*.qsf
!par/*.sdc
!par/*.qws
mem.bin
bin32/