// SPDX-License-Identifier: GPL-2.0
/*
 * Device tree source for Elpitech ET113 board
 * Copyright (C) 2022 Elpitech
 */

/dts-v1/;

#include "bs1000.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Elpitech ET113";
	compatible = "baikal,bs1000";

	aliases {
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
	};

	chosen { };
};

&ehci {
	status = "okay";
	reset-gpios = <&porta 6 GPIO_ACTIVE_LOW>;
};

&gmac0 {
	status = "okay";
	snps,reset-gpios = <&portb 4 GPIO_ACTIVE_LOW>;
	snps,reset-delays-us = <10>, <10000>, <50000>;
	phy-handle = <&ethphy0>;
	phy-mode = "rgmii-rxid";
};

&gmac1 {
	status = "okay";
	snps,reset-gpios = <&portb 5 GPIO_ACTIVE_LOW>;
	snps,reset-delays-us = <10>, <10000>, <50000>;
	phy-handle = <&ethphy1>;
	phy-mode = "rgmii-rxid";
};

&gpio32 {
	status = "okay";
};

&gpio16 {
	status = "okay";
};

&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

&i2c4 {
	status = "okay";
};

&i2c5 {
	status = "okay";
};

&i2c6 {
	status = "okay";
	clock-frequency = <100000>;

	max98089: codec@10 {
		compatible = "maxim,max98089";
		reg = <0x10>;
	};

	rtc@0x54 {
		compatible = "nxp,pcf2129", "nxp,pcf2127";
		reg = <0x54>;
	};
};

&mdio0 {
	ethphy0: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x3>;
	};
};

&mdio1 {
	ethphy1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x3>;
	};
};

&ohci {
	status = "okay";
	reset-gpios = <&porta 6 GPIO_ACTIVE_LOW>;
};

&pcie0_p0 {
	status = "okay";
	num-lanes = <16>;
};

&pcie1_p0 {
	status = "okay";
	num-lanes = <16>;
};

&pcie2_p0 {
	status = "okay";
};

&pcie2_p1 {
	status = "okay";
};

&pcie3_p0 {
	status = "okay";
};

&pcie3_p1 {
	status = "okay";
};

&pcie3_p2 {
	status = "okay";
};

&pcie3_p3 {
	status = "okay";
};

&pcie4_p0 {
	status = "okay";
	num-lanes = <8>;
};

&pcie4_p2 {
	status = "okay";
	num-lanes = <1>;
};

&pcie4_p3 {
	status = "okay";
	num-lanes = <1>;
};

&pvt_ca75_0 {
	status = "okay";
};

&pvt_ca75_1 {
	status = "okay";
};

&pvt_ca75_2 {
	status = "okay";
};

&pvt_ca75_3 {
	status = "okay";
};

&pvt_ca75_4 {
	status = "okay";
};

&pvt_ca75_5 {
	status = "okay";
};

&pvt_ca75_6 {
	status = "okay";
};

&pvt_ca75_7 {
	status = "okay";
};

&pvt_ca75_8 {
	status = "okay";
};

&pvt_ca75_9 {
	status = "okay";
};

&pvt_ca75_10 {
	status = "okay";
};

&pvt_ca75_11 {
	status = "okay";
};

&pvt_ddr0 {
	status = "okay";
};

&pvt_ddr1 {
	status = "okay";
};

&pvt_ddr2 {
	status = "okay";
};

&pvt_ddr3 {
	status = "okay";
};

&pvt_ddr4 {
	status = "okay";
};

&pvt_ddr5 {
	status = "okay";
};

&pvt_pcie0 {
	status = "okay";
};

&pvt_pcie1 {
	status = "okay";
};

&pvt_pcie2 {
	status = "okay";
};

&pvt_pcie3 {
	status = "okay";
};

&pvt_pcie4 {
	status = "okay";
};

&qspi1 {
	num-cs = <4>;
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <10000000>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <1>;
		status = "okay";

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "bl1";
				reg = <0x000000 0x40000>;
				read-only;
			};

			partition@40000 {
				label = "dtb";
				reg = <0x040000 0x40000>;
				read-only;
			};

			partition@80000 {
				label = "uefi-vars";
				reg = <0x080000 0xc0000>;
			};

			partition@140000 {
				label = "fip";
				reg = <0x140000 0x6c0000>;
				read-only;
			};
		};
	};
};

&timer1 {
	status = "okay";
};

&timer2 {
	status = "okay";
};

&timer3 {
	status = "okay";
};

&timer4 {
	status = "okay";
};

&uart_a1 {
	status = "okay";
};

&uart_a2 {
	status = "okay";
};

&wdt {
	status = "okay";
};

&mux {
	status = "okay";
	uart-smbus-enabled;
};

&mux0 {
	status = "okay";
};

&mux1 {
	status = "okay";
};

&mux2 {
	status = "okay";
};
