// Seed: 466964772
module module_0 (
    output supply1 id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 module_0,
    input supply1 id_8,
    input supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    input  uwire id_0
    , id_3,
    output wand  id_1
);
  assign id_1 = 1 > id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  always @(*) id_1 = ~id_0;
  assign id_3 = id_0;
  wire id_4;
endmodule
