// Seed: 3475737248
module module_0 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd59
) ();
  wire _id_1, _id_2;
  wire id_3;
  ;
  assign id_2 = id_3;
  wire [id_1 : id_2] id_4, id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_1 = 32'd99,
    parameter id_8 = 32'd17
) (
    input supply1 _id_0,
    input wor _id_1,
    output wire id_2,
    input tri1 id_3,
    output wire id_4,
    output uwire id_5,
    output wor id_6
);
  wire [(  id_1  ) : -1] _id_8;
  assign id_2 = id_8;
  module_0 modCall_1 ();
  wire id_9, id_10, id_11;
  wire [id_0 : id_8] id_12, id_13, id_14, id_15, id_16, id_17;
  logic id_18;
endmodule
