\hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type}{}\section{S\+Y\+S\+C\+T\+R\+L\+\_\+\+D\+P\+L\+L\+C\+T\+R\+L\+B\+\_\+\+Type Union Reference}
\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type}\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}


{\ttfamily \#include $<$sysctrl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a5f310f83f40110ac5fa4e621fd75beea}{FILTER}}:2\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6664466d212f957ee97dd9d053b80df4}{LPEN}}:1\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_afa2323ca402dcfe96d75760d3fc651fa}{WUF}}:1\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_aa911f9c8abc2ce14895d6839ef7e0c79}{REFCLK}}:2\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:2\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a81229895c0ce4fa0924ae87460cfeb59}{LTIME}}:3\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a473d0afa8a5688cc2367f13279bc28c6}{LBYPASS}}:1\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:3\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a0d52084cbd3830501e344b05e6215b94}{DIV}}:11\\
\>uint32\_t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}{\_\_pad3\_\_}}:5\\
\} \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a09e37277aebf6d6540be8c764e401d08}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 6.. 7 Reserved \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 11 Reserved \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 13..15 Reserved \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!\_\_pad3\_\_@{\_\_pad3\_\_}}
\index{\_\_pad3\_\_@{\_\_pad3\_\_}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad3\_\_}{\_\_pad3\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad3\+\_\+\+\_\+}

bit\+: 27..31 Reserved \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a09e37277aebf6d6540be8c764e401d08}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a09e37277aebf6d6540be8c764e401d08}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!bit@{bit}}
\index{bit@{bit}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a0d52084cbd3830501e344b05e6215b94}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a0d52084cbd3830501e344b05e6215b94}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!DIV@{DIV}}
\index{DIV@{DIV}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{DIV}{DIV}}
{\footnotesize\ttfamily uint32\+\_\+t D\+IV}

bit\+: 16..26 Clock Divider \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a5f310f83f40110ac5fa4e621fd75beea}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a5f310f83f40110ac5fa4e621fd75beea}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!FILTER@{FILTER}}
\index{FILTER@{FILTER}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{FILTER}{FILTER}}
{\footnotesize\ttfamily uint32\+\_\+t F\+I\+L\+T\+ER}

bit\+: 0.. 1 Proportional Integral Filter Selection \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a473d0afa8a5688cc2367f13279bc28c6}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a473d0afa8a5688cc2367f13279bc28c6}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!LBYPASS@{LBYPASS}}
\index{LBYPASS@{LBYPASS}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{LBYPASS}{LBYPASS}}
{\footnotesize\ttfamily uint32\+\_\+t L\+B\+Y\+P\+A\+SS}

bit\+: 12 Lock Bypass \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6664466d212f957ee97dd9d053b80df4}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6664466d212f957ee97dd9d053b80df4}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!LPEN@{LPEN}}
\index{LPEN@{LPEN}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{LPEN}{LPEN}}
{\footnotesize\ttfamily uint32\+\_\+t L\+P\+EN}

bit\+: 2 Low-\/\+Power Enable \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a81229895c0ce4fa0924ae87460cfeb59}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a81229895c0ce4fa0924ae87460cfeb59}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!LTIME@{LTIME}}
\index{LTIME@{LTIME}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{LTIME}{LTIME}}
{\footnotesize\ttfamily uint32\+\_\+t L\+T\+I\+ME}

bit\+: 8..10 Lock Time \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_aa911f9c8abc2ce14895d6839ef7e0c79}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_aa911f9c8abc2ce14895d6839ef7e0c79}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!REFCLK@{REFCLK}}
\index{REFCLK@{REFCLK}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{REFCLK}{REFCLK}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+F\+C\+LK}

bit\+: 4.. 5 Reference Clock Selection \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!reg@{reg}}
\index{reg@{reg}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_afa2323ca402dcfe96d75760d3fc651fa}\label{union_s_y_s_c_t_r_l___d_p_l_l_c_t_r_l_b___type_afa2323ca402dcfe96d75760d3fc651fa}} 
\index{SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}!WUF@{WUF}}
\index{WUF@{WUF}!SYSCTRL\_DPLLCTRLB\_Type@{SYSCTRL\_DPLLCTRLB\_Type}}
\subsubsection{\texorpdfstring{WUF}{WUF}}
{\footnotesize\ttfamily uint32\+\_\+t W\+UF}

bit\+: 3 Wake Up Fast 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2sysctrl_8h}{sysctrl.\+h}}\end{DoxyCompactItemize}
