<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.2 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

</twCmdLine><twDesign>dlx_toplevel.ncd</twDesign><twDesignPath>dlx_toplevel.ncd</twDesignPath><twPCF>dlx_toplevel.pcf</twPCF><twPcfPath>dlx_toplevel.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-06-20, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y95.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.769</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.550</twDel><twSUTime>0.184</twSUTime><twTotPathDel>3.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/N46</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.514</twDelInfo><twComp>ila0/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>ila0/N43</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>2.664</twRouteDel><twTotDel>3.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X46Y103.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.925</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.898</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>1.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>1.106</twRouteDel><twTotDel>1.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.899</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.872</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>1.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>1.080</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X46Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.458</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.722</twDel><twSUTime>0.229</twSUTime><twTotPathDel>1.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.993</twRouteDel><twTotDel>1.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X46Y103.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.483</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.747</twDel><twSUTime>0.229</twSUTime><twTotPathDel>1.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X49Y95.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>3.180</twTotDel><twSrc BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.267</twDel><twSUTime>0.052</twSUTime><twTotPathDel>3.215</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y105.CLK</twSrcSite><twSrcClk twEdge ="twFalling">control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y105.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y103.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y103.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila0/N46</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.393</twDelInfo><twComp>ila0/N46</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ila0/N43</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>2.451</twRouteDel><twTotDel>3.215</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y105.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.508</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.508</twTotPathDel><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;13&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.870</twRouteDel><twTotDel>4.508</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.350</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.350</twTotPathDel><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.417</twDelInfo><twComp>icon0/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;13&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.712</twRouteDel><twTotDel>4.350</twTotDel><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.157</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.157</twTotPathDel><twDetPath maxSiteLen="17"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.571</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;13&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.519</twRouteDel><twTotDel>4.157</twTotDel><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.293</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X45Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathFromToDelay"><twSlack>12.707</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>2.258</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon0/U0/U_ICON/iSYNC</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.167</twRouteDel><twTotDel>2.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X44Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathFromToDelay"><twSlack>12.715</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X45Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathFromToDelay"><twSlack>12.715</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon0/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.159</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X47Y93.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="34"><twSlack>1.473</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y89.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X47Y93.CE), 1 path
</twPathRptBanner><twRacePath anchorID="35"><twSlack>1.473</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y89.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X47Y93.CE), 1 path
</twPathRptBanner><twRacePath anchorID="36"><twSlack>1.473</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y89.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="37" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.894</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y83.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathFromToDelay"><twSlack>14.106</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.859</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.479</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.859</twTotDel><twDestClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y83.C4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="40"><twSlack>0.569</twSlack><twSrc BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X46Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>icon0/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon0/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon0/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising">icon0/U0/iUPDATE_OUT</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>92</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>60</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (SLICE_X79Y123.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.698</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twDest><twDel>4.671</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>4.663</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y86.C</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y123.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y123.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twBEL></twPathDel><twLogDel>1.707</twLogDel><twRouteDel>2.956</twRouteDel><twTotDel>4.663</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X64Y61.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.209</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.633</twDel><twSUTime>0.541</twSUTime><twTotPathDel>4.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y86.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>4.174</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.208</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.632</twDel><twSUTime>0.541</twSUTime><twTotPathDel>4.173</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y86.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y61.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.650</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y61.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.650</twRouteDel><twTotDel>4.173</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X60Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.522</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.943</twDel><twSUTime>0.544</twSUTime><twTotPathDel>3.487</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y90.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>3.487</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.521</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.942</twDel><twSUTime>0.544</twSUTime><twTotPathDel>3.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y90.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.960</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y100.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.526</twLogDel><twRouteDel>0.960</twRouteDel><twTotDel>3.486</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X51Y112.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>0.430</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.694</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.465</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X64Y101.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstPath anchorID="55" twDataPathType="twDataPathMinDelay" ><twTotDel>0.522</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twDel>0.776</twDel><twSUTime>0.219</twSUTime><twTotPathDel>0.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.557</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X64Y105.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstPath anchorID="57" twDataPathType="twDataPathMinDelay" ><twTotDel>0.522</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.776</twDel><twSUTime>0.219</twSUTime><twTotPathDel>0.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y105.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>0.557</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="58" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>2941</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>627</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="135" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_TDO_reg (SLICE_X48Y90.C4), 135 paths
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.803</twTotDel><twSrc BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twDel>12.759</twDel><twSUTime>0.009</twSUTime><twTotPathDel>12.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X4Y29.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X4Y29.DOPADOPU0</twSite><twDelType>Trcko_DOPAW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y155.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.384</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y147.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.845</twLogDel><twRouteDel>9.923</twRouteDel><twTotDel>12.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.949</twTotDel><twSrc BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twDel>11.905</twDel><twSUTime>0.009</twSUTime><twTotPathDel>11.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X4Y29.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X4Y29.DOADOU7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y155.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.530</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y155.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y156.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y156.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y147.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.845</twLogDel><twRouteDel>9.069</twRouteDel><twTotDel>11.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.817</twTotDel><twSrc BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_TDO_reg</twDest><twDel>11.773</twDel><twSUTime>0.009</twSUTime><twTotPathDel>11.782</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X3Y31.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X3Y31.DOADOL7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y157.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y148.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.195</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_133</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y147.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_92</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y147.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41</twBEL><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.135</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.546</twDelInfo><twComp>control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y90.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>icon0/U0/U_ICON/iTDO</twComp><twBEL>icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2</twBEL><twBEL>icon0/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.845</twLogDel><twRouteDel>8.937</twRouteDel><twTotDel>11.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y29.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.259</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.810</twDel><twSUTime>0.414</twSUTime><twTotPathDel>8.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;4&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.172</twRouteDel><twTotDel>8.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.954</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.505</twDel><twSUTime>0.414</twSUTime><twTotPathDel>7.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;4&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.867</twRouteDel><twTotDel>7.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.934</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.485</twDel><twSUTime>0.414</twSUTime><twTotPathDel>7.899</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.847</twRouteDel><twTotDel>7.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y29.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.259</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.810</twDel><twSUTime>0.414</twSUTime><twTotPathDel>8.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;4&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>7.172</twRouteDel><twTotDel>8.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.954</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.505</twDel><twSUTime>0.414</twSUTime><twTotPathDel>7.919</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;4&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.904</twDelInfo><twComp>icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.867</twRouteDel><twTotDel>7.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.934</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twDel>7.485</twDel><twSUTime>0.414</twSUTime><twTotPathDel>7.899</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y103.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>icon0/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>icon0/U0/U_ICON/iCOMMAND_SEL&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>control0&lt;6&gt;</twComp><twBEL>icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.921</twDelInfo><twComp>control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.847</twRouteDel><twTotDel>7.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG (SLICE_X47Y101.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMinDelay" ><twTotDel>0.352</twTotDel><twSrc BELType="FF">vio0/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType="FF">vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG</twDest><twDel>0.570</twDel><twSUTime>0.218</twSUTime><twTotPathDel>0.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio0/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>vio0/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp><twBEL>vio0/U0/I_VIO/GEN_ASYNC_OUT[0].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y101.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>vio0/U0/I_VIO/OUTPUT_SHIFT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/out_temp</twComp><twBEL>vio0/U0/I_VIO/GEN_UPDATE_OUT[1].UPDATE_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X41Y103.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMinDelay" ><twTotDel>0.353</twTotDel><twSrc BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twDel>0.582</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>ila0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.149</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon0/U0/U_ICON/U_STAT/U_TDO (SLICE_X49Y84.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMinDelay" ><twTotDel>0.491</twTotDel><twSrc BELType="FF">icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType="FF">icon0/U0/U_ICON/U_STAT/U_TDO</twDest><twDel>0.688</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.491</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twSrc><twDest BELType='FF'>icon0/U0/U_ICON/U_STAT/U_TDO</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y83.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon0/U0/U_ICON/U_STAT/iSTAT_CNT&lt;3&gt;</twComp><twBEL>icon0/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y84.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>icon0/U0/U_ICON/U_STAT/iSTAT_CNT&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>icon0/U0/U_ICON/iTDO_VEC&lt;15&gt;</twComp><twBEL>icon0/U0/U_ICON/U_STAT/U_TDO_next</twBEL><twBEL>icon0/U0/U_ICON/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.236</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="83" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X3Y31.CLKARDCLKL" clockNet="control0&lt;0&gt;"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" locationPin="RAMB36_X3Y31.CLKARDCLKU" clockNet="control0&lt;0&gt;"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="88" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_clk&quot; = PERIOD &quot;clk_in&quot; 100 MHz HIGH 50 %;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>26861303</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntEndPt>20</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>19047</twEndPtCnt><twPathErrCnt>6563</twPathErrCnt><twMinPer>10.563</twMinPer></twConstHead><twPathRptBanner iPaths="126684" iCriticalPaths="4258" sType="EndPoint">Paths for end point CPU0/UA_PREG10/DOUT_25 (SLICE_X46Y60.D6), 126684 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.563</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_25</twDest><twTotPathDel>10.504</twTotPathDel><twClkSkew dest = "0.543" src = "0.567">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_25</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp><twBEL>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N685</twComp><twBEL>CPU0/UF_ALU/bin&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>CPU0/UF_ALU/N106</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>CPU0/uf_alu_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU0/UF_DIV/q_tconv_conv</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1_G</twBEL><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;25&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;25&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_25</twBEL></twPathDel><twLogDel>3.063</twLogDel><twRouteDel>7.441</twRouteDel><twTotDel>10.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.507</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_25</twDest><twTotPathDel>10.448</twTotPathDel><twClkSkew dest = "0.543" src = "0.567">0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_25</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X38Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp><twBEL>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N685</twComp><twBEL>CPU0/UF_ALU/bin&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>CPU0/UF_ALU/N106</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>CPU0/uf_alu_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU0/UF_DIV/q_tconv_conv</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1_G</twBEL><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;25&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;25&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_25</twBEL></twPathDel><twLogDel>3.079</twLogDel><twRouteDel>7.369</twRouteDel><twTotDel>10.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.479</twSlack><twSrc BELType="FF">CPU0/UA_PREG11/DOUT_2</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_25</twDest><twTotPathDel>10.297</twTotPathDel><twClkSkew dest = "1.232" src = "1.379">0.147</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_PREG11/DOUT_2</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_25</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X45Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_PREG04/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_PREG11/DOUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>CPU0/UA_PREG11/DOUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux33_dout&lt;2&gt;</twComp><twBEL>CPU0/UA_MUX33/DOUT&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU0/ua_mux33_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y69.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y67.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>CPU0/uf_alu_result&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y69.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y61.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>CPU0/UF_DIV/q_tconv_conv</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1_G</twBEL><twBEL>CPU0/UF_SFTvar/int16&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;25&gt;129</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;25&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;25&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_25</twBEL></twPathDel><twLogDel>2.989</twLogDel><twRouteDel>7.308</twRouteDel><twTotDel>10.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="84497" iCriticalPaths="432" sType="EndPoint">Paths for end point CPU0/UA_PREG10/DOUT_19 (SLICE_X47Y64.B5), 84497 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.384</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_19</twDest><twTotPathDel>10.289</twTotPathDel><twClkSkew dest = "0.507" src = "0.567">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_19</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp><twBEL>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N685</twComp><twBEL>CPU0/UF_ALU/bin&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>CPU0/UF_ALU/N106</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N921</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;10&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>N922</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;9&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG17/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT22581</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;3&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;20&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_19</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>7.948</twRouteDel><twTotDel>10.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.328</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_19</twDest><twTotPathDel>10.233</twTotPathDel><twClkSkew dest = "0.507" src = "0.567">0.060</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_19</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp><twBEL>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N685</twComp><twBEL>CPU0/UF_ALU/bin&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.A2</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>CPU0/UF_ALU/N106</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;0&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N921</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;10&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>N922</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;9&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG17/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT22581</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;3&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;20&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_19</twBEL></twPathDel><twLogDel>2.357</twLogDel><twRouteDel>7.876</twRouteDel><twTotDel>10.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.300</twSlack><twSrc BELType="FF">CPU0/UA_PREG11/DOUT_2</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_19</twDest><twTotPathDel>10.082</twTotPathDel><twClkSkew dest = "1.196" src = "1.379">0.183</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_PREG11/DOUT_2</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_19</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X45Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X45Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_PREG04/DOUT&lt;1&gt;</twComp><twBEL>CPU0/UA_PREG11/DOUT_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>CPU0/UA_PREG11/DOUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux33_dout&lt;2&gt;</twComp><twBEL>CPU0/UA_MUX33/DOUT&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU0/ua_mux33_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;2&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N921</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;10&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y63.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>N922</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;9&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int2&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;12&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;19&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG17/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y62.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;4&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT22581</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y64.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y64.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;3&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;3&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y64.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG03/DOUT&lt;20&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;19&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_19</twBEL></twPathDel><twLogDel>2.267</twLogDel><twRouteDel>7.815</twRouteDel><twTotDel>10.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="95029" iCriticalPaths="562" sType="EndPoint">Paths for end point CPU0/UA_PREG10/DOUT_22 (SLICE_X46Y67.B4), 95029 paths
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.325</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_22</twDest><twTotPathDel>10.269</twTotPathDel><twClkSkew dest = "0.516" src = "0.537">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_22</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X43Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X43Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>1553</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_ALU/pre_result_cmp_eq0010</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_ALU_MODE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>CPU0/uf_alu_mode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;17&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>N678</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;17&gt;_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>N953</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;17&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y62.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>finish</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;18&gt;1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>N1167</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;5&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;14&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N1132</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1162</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG17/DOUT&lt;5&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;8&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT25281</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;6&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;6&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;22&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_22</twBEL></twPathDel><twLogDel>1.605</twLogDel><twRouteDel>8.664</twRouteDel><twTotDel>10.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_22</twDest><twTotPathDel>10.236</twTotPathDel><twClkSkew dest = "0.516" src = "0.537">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_22</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X43Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X43Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twComp><twBEL>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y71.B3</twSite><twDelType>net</twDelType><twFanCnt>1553</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>CPU0/UA_CTRL/UA_PROCFSM/cur_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_ALU/pre_result_cmp_eq0010</twComp><twBEL>CPU0/UA_CTRL/CTRLOUT_ALU_MODE&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>CPU0/uf_alu_mode&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;17&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>N678</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N678</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;17&gt;_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>N953</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;17&gt;</twComp><twBEL>CPU0/UA_MUX06/DOUT&lt;17&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y66.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/ua_mux06_dout&lt;17&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;18&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y62.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>N1166</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int2&lt;29&gt;</twComp><twBEL>CPU0/UF_SFTvar/int1&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.583</twDelInfo><twComp>CPU0/UF_SFTvar/int1&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;5&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;14&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N1132</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;14&gt;</twComp><twBEL>CPU0/UF_SFTvar/int4&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>CPU0/UF_SFTvar/int4&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1162</twComp><twBEL>CPU0/UF_SFTvar/int8&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y59.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>CPU0/UF_SFTvar/int8&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG17/DOUT&lt;5&gt;</twComp><twBEL>CPU0/UF_SFTvar/int16&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>CPU0/uf_sftvar_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;8&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT25281</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;6&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;6&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;22&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_22</twBEL></twPathDel><twLogDel>1.605</twLogDel><twRouteDel>8.631</twRouteDel><twTotDel>10.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.240</twSlack><twSrc BELType="FF">CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType="FF">CPU0/UA_PREG10/DOUT_22</twDest><twTotPathDel>10.154</twTotPathDel><twClkSkew dest = "0.516" src = "0.567">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twSrc><twDest BELType='FF'>CPU0/UA_PREG10/DOUT_22</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X38Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp><twBEL>CPU0/UA_CTRL/UA_CW_EXE/DOUT_83</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y66.A3</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT&lt;83&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N685</twComp><twBEL>CPU0/UF_ALU/bin&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y63.B3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>CPU0/UF_ALU/N106</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y63.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_lut&lt;1&gt;</twBEL><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y66.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y67.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y67.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twComp><twBEL>CPU0/UF_ALU/a0/Madd_int_result_add0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y71.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>CPU0/UF_ALU/sum&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG01/DOUT&lt;17&gt;</twComp><twBEL>CPU0/UF_ALU/pre_result&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>CPU0/uf_alu_result&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N733</twComp><twBEL>CPU0/UF_ALU/Z_cmp_eq0000208</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y67.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>CPU0/UF_ALU/Z_cmp_eq0000208</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y67.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_CTRL/UA_CW_EXE/DOUT_80_1</twComp><twBEL>CPU0/UF_ALU/Z_cmp_eq0000263</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y62.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>CPU0/uf_alu_flag&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/bitor_02</twComp><twBEL>CPU0/bitor_021</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.B6</twSite><twDelType>net</twDelType><twFanCnt>95</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>CPU0/bitor_02</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1097</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT25264</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>CPU0/UA_MUX11/Mmux_DOUT25264</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG13/DOUT&lt;8&gt;</twComp><twBEL>CPU0/UA_MUX28/Mmux_DOUT25281</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>CPU0/UF_FWU0/data_out&lt;6&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UF_FWU0/data_out&lt;6&gt;138</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>CPU0/uf_fwu0_data_out&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>CPU0/UA_PREG10/DOUT&lt;23&gt;</twComp><twBEL>CPU0/UA_MUX03/DOUT&lt;22&gt;1</twBEL><twBEL>CPU0/UA_PREG10/DOUT_22</twBEL></twPathDel><twLogDel>2.298</twLogDel><twRouteDel>7.856</twRouteDel><twTotDel>10.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y0.ADDRAU12), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">CPU0/UF_PC/reg1/data_out_13</twSrc><twDest BELType="RAM">BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.007</twTotPathDel><twClkSkew dest = "8.524" src = "5.579">-2.945</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU0/UF_PC/reg1/data_out_13</twSrc><twDest BELType='RAM'>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;15&gt;</twComp><twBEL>CPU0/UF_PC/reg1/data_out_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y0.ADDRAU12</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">2.887</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y0.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>2.887</twRouteDel><twTotDel>3.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BROM_instance_not0000</twDestClk><twPctLog>4.0</twPctLog><twPctRoute>96.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y1.ADDRAL9), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.028</twSlack><twSrc BELType="FF">CPU0/UF_PC/reg1/data_out_10</twSrc><twDest BELType="RAM">BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.220</twTotPathDel><twClkSkew dest = "8.748" src = "5.591">-3.157</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU0/UF_PC/reg1/data_out_10</twSrc><twDest BELType='RAM'>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y55.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;11&gt;</twComp><twBEL>CPU0/UF_PC/reg1/data_out_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y1.ADDRAL9</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">3.100</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y1.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>3.100</twRouteDel><twTotDel>3.220</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BROM_instance_not0000</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y1.ADDRAL10), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">CPU0/UF_PC/reg1/data_out_11</twSrc><twDest BELType="RAM">BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twTotPathDel>3.228</twTotPathDel><twClkSkew dest = "8.748" src = "5.591">-3.157</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>CPU0/UF_PC/reg1/data_out_11</twSrc><twDest BELType='RAM'>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;11&gt;</twComp><twBEL>CPU0/UF_PC/reg1/data_out_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y1.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twFalling">3.108</twDelInfo><twComp>CPU0/UF_PC/reg1/data_out&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y1.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twComp><twBEL>BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>3.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">BROM_instance_not0000</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk_in&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL" locationPin="RAMB36_X3Y31.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU" locationPin="RAMB36_X3Y31.CLKBWRCLKU" clockNet="clk"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBL" logResource="ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBL" locationPin="RAMB36_X4Y30.CLKBWRCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="117">1</twUnmetConstCnt><twDataSheet anchorID="118" twNameLen="15"><twClk2SUList anchorID="119" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>10.563</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="120"><twErrCnt>20</twErrCnt><twScore>3793</twScore><twSetupScore>3793</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>26864369</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>33697</twConnCnt></twConstCov><twStats anchorID="121"><twMinPer>10.563</twMinPer><twFootnote number="1" /><twMaxFreq>94.670</twMaxFreq><twMaxFromToDel>2.293</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 12 03:41:09 2017 </twTimestamp></twFoot><twClientInfo anchorID="122"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 367 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
