#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006DD540 .scope module, "Exercicio02" "Exercicio02" 2 25;
 .timescale 0 0;
v005DB4D0_0 .net "clk", 0 0, v005DB478_0; 1 drivers
v005DB528_0 .var "clr", 0 0;
v005DB580_0 .var "data", 0 0;
RS_005B318C/0/0 .resolv tri, L_005DBBB0, L_005DBC60, L_005DBD68, L_005DBE70;
RS_005B318C/0/4 .resolv tri, L_005DBF78, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B318C .resolv tri, RS_005B318C/0/0, RS_005B318C/0/4, C4<zzzzz>, C4<zzzzz>;
v005DB5D8_0 .net8 "s", 4 0, RS_005B318C; 5 drivers
S_006DD6D8 .scope module, "Clock1" "clock" 2 30, 3 8, S_006DD540;
 .timescale 0 0;
v005DB478_0 .var "clk", 0 0;
S_006DD980 .scope module, "CONT" "contador" 2 32, 2 11, S_006DD540;
 .timescale 0 0;
v005DB2C0_0 .alias "clk", 0 0, v005DB4D0_0;
v005DB318_0 .net "clr", 0 0, v005DB528_0; 1 drivers
v005DB370_0 .net "data", 0 0, v005DB580_0; 1 drivers
RS_005B3174/0/0 .resolv tri, L_005DBB58, L_005DBC08, L_005DBD10, L_005DBE18;
RS_005B3174/0/4 .resolv tri, L_005DBF20, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B3174 .resolv tri, RS_005B3174/0/0, RS_005B3174/0/4, C4<zzzzz>, C4<zzzzz>;
v005DB3C8_0 .net8 "q", 4 0, RS_005B3174; 5 drivers
v005DB420_0 .alias "s", 4 0, v005DB5D8_0;
L_005DBB58 .part/pv v005DB210_0, 0, 1, 5;
L_005DBBB0 .part/pv v005DB268_0, 0, 1, 5;
L_005DBC08 .part/pv v005DB058_0, 1, 1, 5;
L_005DBC60 .part/pv v005DB0B0_0, 1, 1, 5;
L_005DBCB8 .part RS_005B3174, 0, 1;
L_005DBD10 .part/pv v006D99C8_0, 2, 1, 5;
L_005DBD68 .part/pv v005B0858_0, 2, 1, 5;
L_005DBDC0 .part RS_005B3174, 1, 1;
L_005DBE18 .part/pv v006D45A8_0, 3, 1, 5;
L_005DBE70 .part/pv v006D4600_0, 3, 1, 5;
L_005DBEC8 .part RS_005B3174, 2, 1;
L_005DBF20 .part/pv v006DA4A0_0, 4, 1, 5;
L_005DBF78 .part/pv v006DA4F8_0, 4, 1, 5;
L_005DC000 .part RS_005B3174, 3, 1;
S_006DD760 .scope module, "JK0" "jkff" 2 16, 4 79, S_006DD980;
 .timescale 0 0;
v005DB108_0 .alias "clk", 0 0, v005DB4D0_0;
v005DB160_0 .alias "j", 0 0, v005DB370_0;
v005DB1B8_0 .alias "k", 0 0, v005DB370_0;
v005DB210_0 .var "q", 0 0;
v005DB268_0 .var "qnot", 0 0;
E_0059F280 .event posedge, v005DB108_0;
S_006DD7E8 .scope module, "JK1" "jkff" 2 17, 4 79, S_006DD980;
 .timescale 0 0;
v005B08B0_0 .net "clk", 0 0, L_005DBCB8; 1 drivers
v005B0908_0 .alias "j", 0 0, v005DB370_0;
v005DB000_0 .alias "k", 0 0, v005DB370_0;
v005DB058_0 .var "q", 0 0;
v005DB0B0_0 .var "qnot", 0 0;
E_0059F2E0 .event posedge, v005B08B0_0;
S_006DD870 .scope module, "JK2" "jkff" 2 18, 4 79, S_006DD980;
 .timescale 0 0;
v006D4658_0 .net "clk", 0 0, L_005DBDC0; 1 drivers
v006D9918_0 .alias "j", 0 0, v005DB370_0;
v006D9970_0 .alias "k", 0 0, v005DB370_0;
v006D99C8_0 .var "q", 0 0;
v005B0858_0 .var "qnot", 0 0;
E_0059F340 .event posedge, v006D4658_0;
S_006DD430 .scope module, "JK3" "jkff" 2 19, 4 79, S_006DD980;
 .timescale 0 0;
v006D30A0_0 .net "clk", 0 0, L_005DBEC8; 1 drivers
v006D30F8_0 .alias "j", 0 0, v005DB370_0;
v006D3150_0 .alias "k", 0 0, v005DB370_0;
v006D45A8_0 .var "q", 0 0;
v006D4600_0 .var "qnot", 0 0;
E_0059F320 .event posedge, v006D30A0_0;
S_006DD8F8 .scope module, "JK4" "jkff" 2 20, 4 79, S_006DD980;
 .timescale 0 0;
v005A2CB8_0 .net "clk", 0 0, L_005DC000; 1 drivers
v005A2D10_0 .alias "j", 0 0, v005DB370_0;
v006DA448_0 .alias "k", 0 0, v005DB370_0;
v006DA4A0_0 .var "q", 0 0;
v006DA4F8_0 .var "qnot", 0 0;
E_0059EC00 .event posedge, v005A2CB8_0;
S_006DD4B8 .scope module, "dff" "dff" 4 10;
 .timescale 0 0;
v005DB630_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DB688_0 .net "d", 0 0, C4<z>; 0 drivers
v005DB6E0_0 .var "q", 0 0;
v005DB738_0 .var "qnot", 0 0;
E_0059F000 .event posedge, v005DB630_0;
S_006DDA90 .scope module, "srff" "srff" 4 52;
 .timescale 0 0;
v005DB790_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DB7E8_0 .var "q", 0 0;
v005DB840_0 .var "qnot", 0 0;
v005DB898_0 .net "r", 0 0, C4<z>; 0 drivers
v005DB8F0_0 .net "s", 0 0, C4<z>; 0 drivers
E_0059F020 .event posedge, v005DB790_0;
S_006DDA08 .scope module, "tff" "tff" 4 23;
 .timescale 0 0;
v005DB948_0 .net "clear", 0 0, C4<z>; 0 drivers
v005DB9A0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DB9F8_0 .net "preset", 0 0, C4<z>; 0 drivers
v005DBA50_0 .var "q", 0 0;
v005DBAA8_0 .var "qnot", 0 0;
v005DBB00_0 .net "t", 0 0, C4<z>; 0 drivers
E_0059EE80 .event posedge, v005DB9A0_0;
    .scope S_006DD6D8;
T_0 ;
    %set/v v005DB478_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_006DD6D8;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005DB478_0, 1;
    %inv 8, 1;
    %set/v v005DB478_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_006DD760;
T_2 ;
    %wait E_0059F280;
    %load/v 8, v005DB160_0, 1;
    %load/v 9, v005DB1B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB210_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB268_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005DB160_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB1B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB210_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB268_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005DB160_0, 1;
    %load/v 9, v005DB1B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005DB210_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB210_0, 0, 8;
    %load/v 8, v005DB268_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB268_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_006DD7E8;
T_3 ;
    %wait E_0059F2E0;
    %load/v 8, v005B0908_0, 1;
    %load/v 9, v005DB000_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB058_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0B0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005B0908_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB058_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0B0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005B0908_0, 1;
    %load/v 9, v005DB000_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005DB058_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB058_0, 0, 8;
    %load/v 8, v005DB0B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB0B0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006DD870;
T_4 ;
    %wait E_0059F340;
    %load/v 8, v006D9918_0, 1;
    %load/v 9, v006D9970_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D99C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B0858_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006D9918_0, 1;
    %inv 8, 1;
    %load/v 9, v006D9970_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D99C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B0858_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v006D9918_0, 1;
    %load/v 9, v006D9970_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v006D99C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D99C8_0, 0, 8;
    %load/v 8, v005B0858_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B0858_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_006DD430;
T_5 ;
    %wait E_0059F320;
    %load/v 8, v006D30F8_0, 1;
    %load/v 9, v006D3150_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D45A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D4600_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006D30F8_0, 1;
    %inv 8, 1;
    %load/v 9, v006D3150_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D45A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D4600_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v006D30F8_0, 1;
    %load/v 9, v006D3150_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v006D45A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D45A8_0, 0, 8;
    %load/v 8, v006D4600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D4600_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_006DD8F8;
T_6 ;
    %wait E_0059EC00;
    %load/v 8, v005A2D10_0, 1;
    %load/v 9, v006DA448_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005A2D10_0, 1;
    %inv 8, 1;
    %load/v 9, v006DA448_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005A2D10_0, 1;
    %load/v 9, v006DA448_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v006DA4A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4A0_0, 0, 8;
    %load/v 8, v006DA4F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006DA4F8_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_006DD540;
T_7 ;
    %delay 1, 0;
    %set/v v005DB580_0, 1, 1;
    %delay 1, 0;
    %set/v v005DB528_0, 0, 1;
    %vpi_call 2 38 "$display", "Exercicio02 - Jenifer Henrique - 427420\012";
    %vpi_call 2 39 "$display", "Data Clear Clock Saida";
    %vpi_call 2 40 "$monitor", "%1b  %1b  %1b  %4b", v005DB580_0, v005DB528_0, v005DB4D0_0, v005DB5D8_0;
    %delay 100, 0;
    %vpi_call 2 42 "$finish";
    %end;
    .thread T_7;
    .scope S_006DD4B8;
T_8 ;
    %wait E_0059F000;
    %load/v 8, v005DB688_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB6E0_0, 0, 8;
    %load/v 8, v005DB6E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB738_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_006DDA90;
T_9 ;
    %wait E_0059F020;
    %load/v 8, v005DB8F0_0, 1;
    %load/v 9, v005DB898_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB7E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB840_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005DB8F0_0, 1;
    %inv 8, 1;
    %load/v 9, v005DB898_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB7E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB840_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005DB8F0_0, 1;
    %load/v 9, v005DB898_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB7E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB840_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_006DDA08;
T_10 ;
    %wait E_0059EE80;
    %load/v 8, v005DB948_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBA50_0, 0, 0;
    %load/v 8, v005DBA50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAA8_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005DB9F8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBA50_0, 0, 1;
    %load/v 8, v005DBA50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAA8_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005DBB00_0, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v005DBA50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBA50_0, 0, 8;
    %load/v 8, v005DBA50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAA8_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio02.v";
    "./clock.v";
    "./flipflops.v";
