Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 16 22:48:20 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.262    -8372.002                   7712                30059        0.049        0.000                      0                29997       -0.667      -13.337                      20                 13258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  adc_data_clk                                                                              {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
  cfg_bram_clkb                                                                             {0.000 5.625}        11.250          88.889          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line188/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.667}        3.333           300.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.833 2.500}        3.333           300.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 5.625}        11.250          88.889          
nolabel_line366/inst/clk_in1                                                                {0.000 2.825}        5.650           176.991         
  clk_out1_clk_wiz_1_idelay_refclk_1                                                        {0.000 2.500}        5.000           199.983         
  clkfbout_clk_wiz_1_idelay_refclk_1                                                        {0.000 33.900}       67.800          14.749          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  adc_data_clk                                                                                   -1.689      -27.051                     78                  684        0.056        0.000                      0                  684        1.020        0.000                       0                   257  
clk_fpga_0                                                                                       -4.065    -5080.089                   4742                19177        0.049        0.000                      0                19177        0.313        0.000                       0                  7611  
  cfg_bram_clkb                                                                                   5.320        0.000                      0                  455        0.113        0.000                      0                  455        4.645        0.000                       0                   204  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.663        0.000                      0                  928        0.103        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line188/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -2.666    -2276.250                   2638                 8322        0.054        0.000                      0                 8322        0.160        0.000                       0                  4667  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               1.178        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               9.095        0.000                       0                     3  
nolabel_line366/inst/clk_in1                                                                                                                                                                                                                  1.325        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                          0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                         32.200        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk                                                                                adc_lvds_clk                                                                                     -2.347      -18.581                      9                    9        0.398        0.000                      0                    9  
clk_fpga_0                                                                                  adc_data_clk                                                                                     -2.791      -29.765                     11                   24        0.095        0.000                      0                   11  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.262     -152.943                     15                   15        8.011        0.000                      0                   15  
adc_data_clk                                                                                clk_fpga_0                                                                                       -3.120       -9.857                      4                   17        0.135        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_fpga_0                                                                                        1.002        0.000                      0                   29        0.821        0.000                      0                   29  
clk_out1_design_1_clk_wiz_0_0                                                               clk_fpga_0                                                                                       -3.108       -3.108                      1                   11        0.351        0.000                      0                    1  
clk_fpga_0                                                                                  cfg_bram_clkb                                                                                     0.896        0.000                      0                   32        0.538        0.000                      0                   32  
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        2.059        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -3.093     -353.097                    136                  146        0.051        0.000                      0                  136  
cfg_bram_clkb                                                                               clk_out1_design_1_clk_wiz_0_0                                                                    -5.461     -410.413                     84                   84        0.800        0.000                      0                   84  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    31.728        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -4.070      -16.430                      7                    7        2.515        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.237        0.000                      0                   96        0.613        0.000                      0                   96  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                    -0.248       -1.580                     11                   91        0.388        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.877        0.000                      0                  100        0.381        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.000    10.495    nolabel_line372/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.000    10.789    nolabel_line372/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :           78  Failing Endpoints,  Worst Slack       -1.689ns,  Total Violation      -27.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.518ns (10.414%)  route 4.456ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 7.163 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.975     3.484    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X58Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     4.002 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=17, routed)          4.456     8.459    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRA[5]
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.861     7.163    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.371    
                         clock uncertainty           -0.035     7.336    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.770    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.770    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.518ns (11.173%)  route 4.118ns (88.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.158ns = ( 7.158 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.975     3.484    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X58Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     4.002 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=17, routed)          4.118     8.121    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ADDRA[5]
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.856     7.158    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y13         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.366    
                         clock uncertainty           -0.035     7.331    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.765    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 -1.356    

Slack (VIOLATED) :        -1.315ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 0.518ns (11.256%)  route 4.084ns (88.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 7.165 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.975     3.484    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X58Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     4.002 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=17, routed)          4.084     8.086    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRA[5]
    RAMB36_X5Y17         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.863     7.165    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y17         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.373    
                         clock uncertainty           -0.035     7.338    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.772    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                 -1.315    

Slack (VIOLATED) :        -1.157ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.478ns (11.191%)  route 3.793ns (88.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 7.165 - 4.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.974     3.483    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.478     3.961 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=17, routed)          3.793     7.755    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRA[3]
    RAMB36_X5Y17         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.863     7.165    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y17         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.373    
                         clock uncertainty           -0.035     7.338    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740     6.598    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                 -1.157    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 1.025ns (20.287%)  route 4.028ns (79.713%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 7.213 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q4
                         net (fo=2, routed)           1.277     5.255    lopt_4
    SLICE_X108Y56        LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.286     5.665    trig_gen_i_2_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I2_O)        0.124     5.789 r  trig_gen_i_1/O
                         net (fo=4, routed)           2.464     8.253    trig_gen_i_1_n_0
    SLICE_X59Y98         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  trig_sub_word_test[1]_i_1/O
                         net (fo=1, routed)           0.000     8.377    trig_sub_word_test[1]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.911     7.213    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[1]/C
                         clock pessimism              0.208     7.420    
                         clock uncertainty           -0.035     7.385    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.031     7.416    trig_sub_word_test_reg[1]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.025ns (20.291%)  route 4.027ns (79.709%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 7.213 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q4
                         net (fo=2, routed)           1.277     5.255    lopt_4
    SLICE_X108Y56        LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.286     5.665    trig_gen_i_2_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I2_O)        0.124     5.789 r  trig_gen_i_1/O
                         net (fo=4, routed)           2.463     8.252    trig_gen_i_1_n_0
    SLICE_X59Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.376 r  trig_sub_word_test[0]_i_1/O
                         net (fo=1, routed)           0.000     8.376    trig_sub_word_test[0]_i_1_n_0
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.911     7.213    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
                         clock pessimism              0.208     7.420    
                         clock uncertainty           -0.035     7.385    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.032     7.417    trig_sub_word_test_reg[0]
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.828ns  (required time - arrival time)
  Source:                 nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.025ns (20.840%)  route 3.893ns (79.160%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.815     3.324    nolabel_line372/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.977 r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/Q4
                         net (fo=2, routed)           1.277     5.255    lopt_4
    SLICE_X108Y56        LUT6 (Prop_lut6_I2_O)        0.124     5.379 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.286     5.665    trig_gen_i_2_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I2_O)        0.124     5.789 r  trig_gen_i_1/O
                         net (fo=4, routed)           2.330     8.119    trig_gen_i_1_n_0
    SLICE_X60Y98         LUT4 (Prop_lut4_I2_O)        0.124     8.243 r  trig_sub_word_test[2]_i_1/O
                         net (fo=1, routed)           0.000     8.243    trig_sub_word_test[2]_i_1_n_0
    SLICE_X60Y98         FDRE                                         r  trig_sub_word_test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.910     7.212    adc_data_clk
    SLICE_X60Y98         FDRE                                         r  trig_sub_word_test_reg[2]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)        0.031     7.415    trig_sub_word_test_reg[2]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 -0.828    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.518ns (12.908%)  route 3.495ns (87.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 7.156 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.975     3.484    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X58Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     4.002 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=17, routed)          3.495     7.498    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[5]
    RAMB36_X5Y15         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.854     7.156    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y15         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.364    
                         clock uncertainty           -0.035     7.329    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.763    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.763    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.478ns (12.475%)  route 3.354ns (87.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 7.163 - 4.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.974     3.483    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y60         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.478     3.961 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=17, routed)          3.354     7.315    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ADDRA[4]
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.861     7.163    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.371    
                         clock uncertainty           -0.035     7.336    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.740     6.596    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.478ns (12.606%)  route 3.314ns (87.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 7.156 - 4.000 ) 
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.974     3.483    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X62Y59         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.478     3.961 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=17, routed)          3.314     7.275    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[3]
    RAMB36_X5Y15         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.854     7.156    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKA
    RAMB36_X5Y15         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.364    
                         clock uncertainty           -0.035     7.329    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740     6.589    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.589    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                 -0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.560%)  route 0.162ns (53.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.318     1.190    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/CLKA
    SLICE_X55Y63         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.162     1.493    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.398     1.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.248    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.437    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.535ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/CLKA
    SLICE_X55Y51         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.067     1.403    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y51         SRL16E                                       r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.362     1.535    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/CLKA
    SLICE_X54Y51         SRL16E                                       r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.327     1.208    
    SLICE_X54Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.325    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.935%)  route 0.221ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/CLKA
    SLICE_X55Y51         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.221     1.557    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.403     1.577    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.253    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.442    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.310     1.182    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/CLKA
    SLICE_X55Y73         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.220     1.543    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y14         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.388     1.562    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y14         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.324     1.238    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.427    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.315%)  route 0.224ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.290     1.162    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/CLKA
    SLICE_X92Y53         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y53         FDRE (Prop_fdre_C_Q)         0.164     1.326 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.224     1.550    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.369     1.543    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y10         RAMB36E1                                     r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.242    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.431    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.319     1.191    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     1.388    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.357     1.530    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.339     1.191    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.075     1.266    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.321     1.193    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.360     1.533    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.340     1.193    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.319     1.191    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y62         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.388    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X59Y62         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.357     1.530    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X59Y62         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.339     1.191    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.075     1.266    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.320     1.192    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.333 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.389    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X63Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.358     1.531    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y58         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.339     1.192    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.075     1.267    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.319     1.191    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     1.388    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.357     1.530    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y61         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.339     1.191    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.071     1.262    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line372/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y12  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y11  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y10  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y12  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y13  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y15  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y14  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y10  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X5Y17  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y63  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y54  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y54  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X98Y65  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y63  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y59  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y75  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y75  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y72  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y54  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X92Y54  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y72  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y51  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y53  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X86Y66  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y63  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X96Y59  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X50Y75  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4742  Failing Endpoints,  Worst Slack       -4.065ns,  Total Violation    -5080.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 2.479ns (26.703%)  route 6.805ns (73.297%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 8.491 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.839    11.733    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X29Y123        LUT5 (Prop_lut5_I3_O)        0.124    11.857 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=14, routed)          0.649    12.506    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X29Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.687     8.491    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X29Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[84]/C
                         clock pessimism              0.247     8.738    
                         clock uncertainty           -0.092     8.646    
    SLICE_X29Y121        FDRE (Setup_fdre_C_CE)      -0.205     8.441    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[84]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -4.065ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.284ns  (logic 2.479ns (26.703%)  route 6.805ns (73.297%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 8.491 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.839    11.733    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X29Y123        LUT5 (Prop_lut5_I3_O)        0.124    11.857 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[49]_i_1/O
                         net (fo=14, routed)          0.649    12.506    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6
    SLICE_X29Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.687     8.491    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X29Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[89]/C
                         clock pessimism              0.247     8.738    
                         clock uncertainty           -0.092     8.646    
    SLICE_X29Y121        FDRE (Setup_fdre_C_CE)      -0.205     8.441    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[89]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                 -4.065    

Slack (VIOLATED) :        -4.017ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 2.479ns (26.747%)  route 6.789ns (73.253%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 8.488 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.894    11.788    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X30Y123        LUT6 (Prop_lut6_I1_O)        0.124    11.912 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1/O
                         net (fo=4, routed)           0.579    12.491    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1_n_0
    SLICE_X30Y123        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.684     8.488    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X30Y123        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.247     8.735    
                         clock uncertainty           -0.092     8.643    
    SLICE_X30Y123        FDRE (Setup_fdre_C_CE)      -0.169     8.474    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                 -4.017    

Slack (VIOLATED) :        -3.932ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.479ns (27.122%)  route 6.661ns (72.878%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 8.445 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.966    11.860    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X32Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.984 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1/O
                         net (fo=4, routed)           0.379    12.363    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.641     8.445    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[32]/C
                         clock pessimism              0.247     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.169     8.431    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.932    

Slack (VIOLATED) :        -3.932ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.479ns (27.122%)  route 6.661ns (72.878%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 8.445 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.966    11.860    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X32Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.984 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1/O
                         net (fo=4, routed)           0.379    12.363    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.641     8.445    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]/C
                         clock pessimism              0.247     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.169     8.431    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[33]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.932    

Slack (VIOLATED) :        -3.932ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.479ns (27.122%)  route 6.661ns (72.878%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 8.445 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.966    11.860    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X32Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.984 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1/O
                         net (fo=4, routed)           0.379    12.363    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.641     8.445    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]/C
                         clock pessimism              0.247     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.169     8.431    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[34]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.932    

Slack (VIOLATED) :        -3.932ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 2.479ns (27.122%)  route 6.661ns (72.878%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 8.445 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.966    11.860    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X32Y121        LUT6 (Prop_lut6_I1_O)        0.124    11.984 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1/O
                         net (fo=4, routed)           0.379    12.363    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1_n_0
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.641     8.445    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X32Y121        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]/C
                         clock pessimism              0.247     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X32Y121        FDRE (Setup_fdre_C_CE)      -0.169     8.431    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                 -3.932    

Slack (VIOLATED) :        -3.923ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 2.479ns (27.097%)  route 6.670ns (72.903%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 8.498 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.709    11.603    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X29Y114        LUT4 (Prop_lut4_I1_O)        0.124    11.727 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.645    12.371    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.694     8.498    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[4]/C
                         clock pessimism              0.247     8.745    
                         clock uncertainty           -0.092     8.653    
    SLICE_X29Y114        FDRE (Setup_fdre_C_CE)      -0.205     8.448    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[4]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 -3.923    

Slack (VIOLATED) :        -3.923ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 2.479ns (27.097%)  route 6.670ns (72.903%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 8.498 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.709    11.603    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X29Y114        LUT4 (Prop_lut4_I1_O)        0.124    11.727 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.645    12.371    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.694     8.498    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[5]/C
                         clock pessimism              0.247     8.745    
                         clock uncertainty           -0.092     8.653    
    SLICE_X29Y114        FDRE (Setup_fdre_C_CE)      -0.205     8.448    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[5]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 -3.923    

Slack (VIOLATED) :        -3.923ns  (required time - arrival time)
  Source:                 nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 2.479ns (27.097%)  route 6.670ns (72.903%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 8.498 - 5.625 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.929     3.223    nolabel_line188/zynq_ps/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1AWID[0])
                                                      1.470     4.693 r  nolabel_line188/zynq_ps/inst/PS7_i/MAXIGP1AWID[0]
                         net (fo=17, routed)          3.005     7.697    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[0]
    SLICE_X26Y121        LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[17]_i_7_n_0
    SLICE_X26Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.334 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[17]_i_3/CO[3]
                         net (fo=4, routed)           0.789     9.124    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X26Y123        LUT5 (Prop_lut5_I4_O)        0.124     9.248 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_15/O
                         net (fo=5, routed)           1.522    10.770    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X28Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.894 f  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[57]_i_5/O
                         net (fo=24, routed)          0.709    11.603    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X29Y114        LUT4 (Prop_lut4_I1_O)        0.124    11.727 r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[1]_i_1/O
                         net (fo=14, routed)          0.645    12.371    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.694     8.498    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/ACLK
    SLICE_X29Y114        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[6]/C
                         clock pessimism              0.247     8.745    
                         clock uncertainty           -0.092     8.653    
    SLICE_X29Y114        FDRE (Setup_fdre_C_CE)      -0.205     8.448    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_reg[6]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -12.371    
  -------------------------------------------------------------------
                         slack                                 -3.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.991%)  route 0.221ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.559     0.895    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X52Y47         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[33]/Q
                         net (fo=1, routed)           0.221     1.256    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[33]
    SLICE_X48Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X48Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.047     1.207    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.455%)  route 0.222ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.634     0.970    nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AClk
    SLICE_X50Y104        FDRE                                         r  nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  nolabel_line188/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/Q
                         net (fo=2, routed)           0.222     1.356    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/S_PAYLOAD_DATA[11]
    SLICE_X49Y102        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.911     1.277    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/ACLK
    SLICE_X49Y102        FDRE                                         r  nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.066     1.304    nolabel_line188/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.919%)  route 0.201ns (55.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.559     0.895    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X50Y47         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[9]/Q
                         net (fo=1, routed)           0.201     1.260    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[9]
    SLICE_X49Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X49Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.047     1.207    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.576     0.912    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/clk
    SLICE_X31Y93         FDRE                                         r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.165    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/din[11]
    SLICE_X30Y94         SRL16E                                       r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.844     1.210    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
    SLICE_X30Y94         SRL16E                                       r  nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.111    nolabel_line188/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.485%)  route 0.225ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.559     0.895    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X52Y47         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[32]/Q
                         net (fo=1, routed)           0.225     1.261    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[32]
    SLICE_X48Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X48Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.046     1.206    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.980%)  route 0.262ns (65.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.556     0.892    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X49Y50         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[62]/Q
                         net (fo=1, routed)           0.262     1.295    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[62]
    SLICE_X40Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X40Y45         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.072     1.237    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.403%)  route 0.269ns (65.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.553     0.889    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X51Y52         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[53]/Q
                         net (fo=1, routed)           0.269     1.298    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[53]
    SLICE_X48Y46         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.829     1.195    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X48Y46         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.071     1.236    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.639%)  route 0.266ns (65.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.556     0.892    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X48Y51         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=1, routed)           0.266     1.299    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[26]
    SLICE_X48Y47         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.830     1.196    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X48Y47         FDRE                                         r  nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.070     1.236    nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.647%)  route 0.266ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.555     0.891    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X40Y59         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.266     1.298    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y59         RAMD32                                       r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.823     1.189    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y59         RAMD32                                       r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.647%)  route 0.266ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.555     0.891    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X40Y59         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=6, routed)           0.266     1.298    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y59         RAMD32                                       r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.823     1.189    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y59         RAMD32                                       r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y59         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y12     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y11     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y10     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X5Y12     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X5Y13     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y15     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y14     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y11     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y10     nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X38Y59     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X38Y59     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X38Y59     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X38Y59     nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X30Y37     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X30Y37     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X30Y37     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.813       1.563      SLICE_X30Y37     nolabel_line188/adc_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X6Y46      nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        5.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.315ns (24.391%)  route 4.076ns (75.609%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 16.242 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.909    10.919    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X86Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.902    16.242    nolabel_line105/cfg_bram_clk
    SLICE_X86Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/C
                         clock pessimism              0.460    16.702    
                         clock uncertainty           -0.092    16.610    
    SLICE_X86Y100        FDRE (Setup_fdre_C_CE)      -0.371    16.239    nolabel_line105/R_csi_line_byte_count_reg[19]
  -------------------------------------------------------------------
                         required time                         16.239    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.315ns (25.278%)  route 3.887ns (74.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 16.242 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.720    10.730    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.902    16.242    nolabel_line105/cfg_bram_clk
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/C
                         clock pessimism              0.460    16.702    
                         clock uncertainty           -0.092    16.610    
    SLICE_X87Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.203    nolabel_line105/R_csi_line_byte_count_reg[18]
  -------------------------------------------------------------------
                         required time                         16.203    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.315ns (25.278%)  route 3.887ns (74.722%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 16.242 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.720    10.730    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.902    16.242    nolabel_line105/cfg_bram_clk
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[20]/C
                         clock pessimism              0.460    16.702    
                         clock uncertainty           -0.092    16.610    
    SLICE_X87Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.203    nolabel_line105/R_csi_line_byte_count_reg[20]
  -------------------------------------------------------------------
                         required time                         16.203    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[10]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[10]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[11]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[11]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[2]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[3]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[5]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[6]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_byte_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.315ns (25.524%)  route 3.837ns (74.476%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.456     5.984 f  nolabel_line105/cfg_ctrl_state_reg[0]/Q
                         net (fo=10, routed)          1.239     7.222    nolabel_line105/cfg_ctrl_state_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.154     7.376 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.142     8.519    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.353     8.872 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.786     9.658    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X64Y101        LUT4 (Prop_lut4_I3_O)        0.352    10.010 r  nolabel_line105/R_csi_line_byte_count[20]_i_1/O
                         net (fo=21, routed)          0.670    10.680    nolabel_line105/R_csi_line_byte_count[20]_i_1_n_0
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[8]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X61Y100        FDRE (Setup_fdre_C_CE)      -0.407    16.211    nolabel_line105/R_csi_line_byte_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.211    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  5.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.764%)  route 0.214ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[3]/Q
                         net (fo=2, routed)           0.214     2.049    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[2]/Q
                         net (fo=2, routed)           0.219     2.055    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[0]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (48.115%)  route 0.160ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.148     1.843 r  nolabel_line105/cfg_bram_addr_reg[6]/Q
                         net (fo=2, routed)           0.160     2.002    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[4]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     1.883    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.982%)  route 0.221ns (61.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_addr_reg[4]/Q
                         net (fo=2, routed)           0.221     2.056    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[10]/Q
                         net (fo=2, routed)           0.210     2.068    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[8]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X55Y100        FDRE                                         r  nolabel_line105/dummy1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/dummy1_reg[0]/Q
                         net (fo=1, routed)           0.087     1.923    nolabel_line105/dummy1_reg_n_0_[0]
    SLICE_X54Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  nolabel_line105/cfg_bram_din[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    nolabel_line105/cfg_bram_din[0]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X54Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/C
                         clock pessimism             -0.500     1.708    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.120     1.828    nolabel_line105/cfg_bram_din_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[11]/Q
                         net (fo=2, routed)           0.219     2.077    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[9]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.936    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.579%)  route 0.389ns (73.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/cfg_bram_din_reg[19]/Q
                         net (fo=1, routed)           0.389     2.223    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINB[3]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.403     2.249    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.775    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.071    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.665%)  route 0.408ns (74.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/cfg_bram_din_reg[18]/Q
                         net (fo=1, routed)           0.408     2.242    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINB[2]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.403     2.249    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.775    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.071    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.582%)  route 0.410ns (74.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/cfg_bram_din_reg[15]/Q
                         net (fo=1, routed)           0.410     2.246    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINB[16]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.404     2.250    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.776    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     2.072    nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cfg_bram_clkb
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line105/bufr_bram_cfg_local_div/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y20   nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y21   nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X53Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y103  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X82Y100  nolabel_line105/R_csi_control_flags_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y103  nolabel_line105/cfg_ctrl_idx_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y101  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X50Y100  nolabel_line188/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.900ns (30.316%)  route 4.367ns (69.684%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 36.792 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.799    10.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.453    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.029    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.239    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 26.663    

Slack (MET) :             26.667ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.900ns (30.326%)  route 4.365ns (69.674%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 36.792 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.797    10.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.453    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    37.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 26.667    

Slack (MET) :             26.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.900ns (30.768%)  route 4.275ns (69.232%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 36.792 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.707    10.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.453    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.031    37.241    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 26.757    

Slack (MET) :             26.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 1.900ns (31.733%)  route 4.087ns (68.267%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 36.791 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.519     9.964    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X91Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.601    36.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.453    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X91Y66         FDRE (Setup_fdre_C_D)        0.029    37.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.238    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 26.942    

Slack (MET) :             26.945ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 1.900ns (31.728%)  route 4.088ns (68.272%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 36.792 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.520     9.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X93Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.297    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.602    36.792    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X93Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.453    37.245    
                         clock uncertainty           -0.035    37.210    
    SLICE_X93Y66         FDRE (Setup_fdre_C_D)        0.032    37.242    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.242    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                 26.945    

Slack (MET) :             26.947ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.900ns (31.749%)  route 4.084ns (68.251%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 36.791 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.516     9.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X91Y66         LUT3 (Prop_lut3_I1_O)        0.332    10.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X91Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.601    36.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X91Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.453    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X91Y66         FDRE (Setup_fdre_C_D)        0.031    37.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 26.947    

Slack (MET) :             27.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.666ns (27.724%)  route 4.343ns (72.276%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 36.793 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.145     9.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.821    10.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I5_O)        0.124    10.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X94Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.603    36.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.490    37.283    
                         clock uncertainty           -0.035    37.248    
    SLICE_X94Y67         FDRE (Setup_fdre_C_D)        0.077    37.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 27.007    

Slack (MET) :             27.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.900ns (32.540%)  route 3.939ns (67.460%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.794ns = ( 36.794 - 33.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.779     4.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDRE (Prop_fdre_C_Q)         0.478     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.552     6.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X98Y68         LUT4 (Prop_lut4_I3_O)        0.301     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.825     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X99Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X99Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.191     9.295    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X95Y66         LUT5 (Prop_lut5_I1_O)        0.150     9.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.371     9.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X94Y66         LUT6 (Prop_lut6_I2_O)        0.332    10.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.147    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.604    36.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X94Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.514    37.308    
                         clock uncertainty           -0.035    37.273    
    SLICE_X94Y66         FDRE (Setup_fdre_C_D)        0.081    37.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.354    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                 27.207    

Slack (MET) :             27.414ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.210ns (21.752%)  route 4.353ns (78.248%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 36.789 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X96Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDCE (Prop_fdce_C_Q)         0.518     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.813     5.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.124     5.763 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          1.741     7.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X97Y75         LUT5 (Prop_lut5_I4_O)        0.118     7.622 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_6/O
                         net (fo=1, routed)           0.848     8.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_3
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.326     8.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           0.951     9.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X98Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.870 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X98Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.599    36.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X98Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.453    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X98Y71         FDRE (Setup_fdre_C_D)        0.077    37.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                 27.414    

Slack (MET) :             27.585ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.273ns (27.172%)  route 3.412ns (72.828%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT5 (Prop_lut5_I3_O)        0.154     6.950 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.588     7.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X96Y70         LUT4 (Prop_lut4_I1_O)        0.327     7.865 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.493     8.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X97Y70         LUT5 (Prop_lut5_I4_O)        0.150     8.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     8.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X97Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X97Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X97Y69         FDRE (Setup_fdre_C_R)       -0.631    36.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.577    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 27.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.141     1.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X92Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.865     2.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y77         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.393     1.694    
    SLICE_X92Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X97Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.054     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X96Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X96Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X96Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.394     1.696    
    SLICE_X96Y79         FDCE (Hold_fdce_C_D)         0.121     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.599     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y79         FDCE (Prop_fdce_C_Q)         0.141     1.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.123     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X92Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.866     2.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.393     1.695    
    SLICE_X92Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDPE (Prop_fdpe_C_Q)         0.141     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X95Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.407     1.686    
    SLICE_X95Y82         FDPE (Hold_fdpe_C_D)         0.075     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X101Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80        FDCE (Prop_fdce_C_Q)         0.141     1.826 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X101Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X101Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.407     1.685    
    SLICE_X101Y80        FDCE (Hold_fdce_C_D)         0.075     1.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDCE (Prop_fdce_C_Q)         0.128     1.809 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.113     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X92Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.866     2.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.393     1.695    
    SLICE_X92Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X105Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.068     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X105Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X105Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.408     1.686    
    SLICE_X105Y81        FDRE (Hold_fdre_C_D)         0.075     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X97Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y79         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.089     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X96Y79         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X96Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X96Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.394     1.696    
    SLICE_X96Y79         FDCE (Hold_fdce_C_D)         0.121     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X105Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.141     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1]/Q
                         net (fo=1, routed)           0.091     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2[1]
    SLICE_X104Y72        LUT3 (Prop_lut3_I2_O)        0.045     1.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1_n_0
    SLICE_X104Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.868     2.090    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X104Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.394     1.696    
    SLICE_X104Y72        FDRE (Hold_fdre_C_D)         0.121     1.817    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y61         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/Q
                         net (fo=1, routed)           0.091     1.922    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[6]
    SLICE_X96Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1_n_0
    SLICE_X96Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.877     2.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]/C
                         clock pessimism             -0.396     1.703    
    SLICE_X96Y61         FDRE (Hold_fdre_C_D)         0.121     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X92Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X93Y72   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X105Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X102Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X102Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X107Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X92Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line188/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line188/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line188/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line188/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         2638  Failing Endpoints,  Worst Slack       -2.666ns,  Total Violation    -2276.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.666ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.518ns (14.214%)  route 3.126ns (85.786%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y143       FDRE                                         r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.518     4.370 r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.126     7.496    nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.841     5.402    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.067     5.335    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.831    nolabel_line281/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.831    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                 -2.666    

Slack (VIOLATED) :        -2.525ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.518ns (14.791%)  route 2.984ns (85.209%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X112Y143       FDRE                                         r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.518     4.370 r  nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.984     7.354    nolabel_line281/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.840     5.401    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.067     5.334    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.830    nolabel_line281/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.830    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 -2.525    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.456ns (8.724%)  route 4.771ns (91.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 5.039 - 3.333 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.711     1.976    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     2.432 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=47, routed)          4.771     7.203    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_i[12]
    SLICE_X49Y76         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.465     5.039    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X49Y76         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                         clock pessimism              0.038     5.077    
                         clock uncertainty           -0.067     5.010    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)       -0.061     4.949    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.949    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 -2.254    

Slack (VIOLATED) :        -2.191ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.456ns (9.674%)  route 4.258ns (90.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 5.081 - 3.333 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.698     1.963    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CLK_I
    SLICE_X56Y72         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.456     2.419 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]/Q
                         net (fo=45, routed)          4.258     6.677    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ADDRA[1]
    RAMB36_X2Y13         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.507     5.081    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y13         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     5.119    
                         clock uncertainty           -0.067     5.052    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     4.486    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.486    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 -2.191    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.580ns (11.136%)  route 4.628ns (88.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 5.055 - 3.333 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.711     1.976    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     2.432 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=47, routed)          4.628     7.060    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_di_i[12]
    SLICE_X47Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     7.184    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[12]_i_1_n_0
    SLICE_X47Y93         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.481     5.055    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_i
    SLICE_X47Y93         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.038     5.093    
                         clock uncertainty           -0.067     5.026    
    SLICE_X47Y93         FDRE (Setup_fdre_C_D)        0.029     5.055    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.773ns (14.695%)  route 4.487ns (85.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.811ns = ( 5.145 - 3.333 ) 
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.717     1.982    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X62Y55         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.478     2.460 r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=147, routed)         4.487     6.947    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.295     7.242 r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[86]_INST_0/O
                         net (fo=1, routed)           0.000     7.242    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/DIN_I[86]
    SLICE_X24Y47         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.570     5.145    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X24Y47         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]/C
                         clock pessimism              0.024     5.169    
                         clock uncertainty           -0.067     5.101    
    SLICE_X24Y47         FDRE (Setup_fdre_C_D)        0.031     5.132    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.108ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.456ns (9.698%)  route 4.246ns (90.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 5.101 - 3.333 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.633     1.898    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CLK_I
    SLICE_X49Y74         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.456     2.354 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/Q
                         net (fo=45, routed)          4.246     6.600    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRA[0]
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.527     5.101    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y7          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.024     5.125    
                         clock uncertainty           -0.067     5.058    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     4.492    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 -2.108    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.518ns (10.119%)  route 4.601ns (89.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.031 - 3.333 ) 
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.766     2.031    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X90Y76         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDRE (Prop_fdre_C_Q)         0.518     2.549 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=47, routed)          4.601     7.150    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_di_i[9]
    SLICE_X52Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.457     5.031    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X52Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism              0.138     5.169    
                         clock uncertainty           -0.067     5.102    
    SLICE_X52Y78         FDRE (Setup_fdre_C_D)       -0.058     5.044    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          5.044    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 5.123 - 3.333 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.701     1.966    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/CLK_ILA_I
    SLICE_X57Y78         FDSE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDSE (Prop_fdse_C_Q)         0.456     2.422 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=108, routed)         4.347     6.769    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/RESET_I
    SLICE_X82Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.549     5.123    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X82Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.138     5.261    
                         clock uncertainty           -0.067     5.194    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.524     4.670    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/yes_output_reg.dout_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 0.456ns (9.495%)  route 4.347ns (90.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 5.123 - 3.333 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.701     1.966    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/CLK_ILA_I
    SLICE_X57Y78         FDSE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDSE (Prop_fdse_C_Q)         0.456     2.422 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=108, routed)         4.347     6.769    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/RESET_I[0]
    SLICE_X82Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/yes_output_reg.dout_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.549     5.123    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/CLK_I
    SLICE_X82Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/yes_output_reg.dout_reg_reg/C
                         clock pessimism              0.138     5.261    
                         clock uncertainty           -0.067     5.194    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.524     4.670    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/yes_output_reg.dout_reg_reg
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                 -2.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.573%)  route 0.245ns (63.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.544     0.614    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/CLK_I
    SLICE_X51Y77         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     0.755 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=9, routed)           0.245     0.999    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/wcnt[8]
    SLICE_X49Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.814     0.891    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CLK_I
    SLICE_X49Y78         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                         clock pessimism             -0.012     0.879    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.066     0.945    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.664%)  route 0.389ns (70.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.577     0.647    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X54Y59         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     0.811 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]_replica_4/Q
                         net (fo=8, routed)           0.389     1.200    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[11]_repN_4_alias
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.890     0.967    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.007     0.960    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.143    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.050%)  route 0.139ns (45.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.603     0.673    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X92Y83         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164     0.837 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=2, routed)           0.139     0.976    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y16         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.913     0.990    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y16         RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.241     0.749    
    RAMB36_X4Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.904    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/wct_latch_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.863%)  route 0.333ns (64.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.586     0.656    nolabel_line281/mipi_csi0/clk_out
    SLICE_X88Y99         FDRE                                         r  nolabel_line281/mipi_csi0/wct_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line281/mipi_csi0/wct_latch_reg[12]/Q
                         net (fo=5, routed)           0.333     1.129    nolabel_line281/mipi_csi0/wct_latch[12]
    SLICE_X88Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.174 r  nolabel_line281/mipi_csi0/hs_tx_byte_d0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.174    nolabel_line281/mipi_csi0/hs_tx_byte_d0[4]_i_1_n_0
    SLICE_X88Y102        FDRE                                         r  nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.942     1.019    nolabel_line281/mipi_csi0/clk_out
    SLICE_X88Y102        FDRE                                         r  nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[4]/C
                         clock pessimism             -0.012     1.007    
    SLICE_X88Y102        FDRE (Hold_fdre_C_D)         0.091     1.098    nolabel_line281/mipi_csi0/hs_tx_byte_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.548     0.618    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CFG_CLK_I
    SLICE_X47Y72         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.759 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]/Q
                         net (fo=2, routed)           0.242     1.000    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[13]
    SLICE_X52Y72         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.809     0.886    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CFG_CLK_I
    SLICE_X52Y72         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]/C
                         clock pessimism             -0.012     0.874    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.046     0.920    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.706%)  route 0.250ns (57.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.557     0.627    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_i
    SLICE_X49Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.768 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.250     1.017    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[1]
    SLICE_X51Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.062 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     1.062    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[12]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.822     0.899    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_i
    SLICE_X51Y94         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.012     0.887    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.091     0.978    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.949%)  route 0.406ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.576     0.646    nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X55Y60         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.128     0.774 r  nolabel_line188/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]_replica_5/Q
                         net (fo=8, routed)           0.406     1.180    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[2]_repN_5_alias
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.890     0.967    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.007     0.960    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129     1.089    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][180]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.756%)  route 0.367ns (71.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.605     0.675    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X92Y62         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDRE (Prop_fdre_C_Q)         0.148     0.823 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][180]/Q
                         net (fo=2, routed)           0.367     1.189    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DINA[7]
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.922     0.999    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.007     0.992    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102     1.094    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.535%)  route 0.411ns (71.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.605     0.675    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X92Y62         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDRE (Prop_fdre_C_Q)         0.164     0.839 r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][178]/Q
                         net (fo=2, routed)           0.411     1.249    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.922     0.999    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/CLKA
    RAMB36_X4Y9          RAMB36E1                                     r  nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.007     0.992    
    RAMB36_X4Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.147    nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.586     0.656    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_dclk_i
    SLICE_X87Y97         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[13]/Q
                         net (fo=1, routed)           0.052     0.849    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/p_0_in[12]
    SLICE_X86Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.894 r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     0.894    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow[12]_i_1_n_0
    SLICE_X86Y97         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.856     0.933    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_dclk_i
    SLICE_X86Y97         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.264     0.669    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.121     0.790    nolabel_line188/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y2      nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y2      nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y14     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y14     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y12     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y12     nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y4      nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y4      nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y5      nolabel_line188/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y76     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y76     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y78     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y76     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X96Y76     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         11.250      9.095      BUFGCTRL_X0Y4    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       11.250      88.750     MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       11.250      202.110    MMCME2_ADV_X1Y0  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line366/inst/clk_in1
  To Clock:  nolabel_line366/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line366/inst/clk_in1
Waveform(ns):       { 0.000 2.825 }
Period(ns):         5.650
Sources:            { nolabel_line366/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.650       4.401      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.650       94.350     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk_1
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line366/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.776      IDELAYCTRL_X1Y1  nolabel_line372/nolabel_line215/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line366/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line372/nolabel_line215/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk_1
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       32.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 33.900 }
Period(ns):         67.800
Sources:            { nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         67.800      65.645     BUFGCTRL_X0Y5    nolabel_line366/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       67.800      32.200     MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       67.800      145.560    MMCME2_ADV_X0Y0  nolabel_line366/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.347ns,  Total Violation      -18.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.347ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.675ns  (logic 0.422ns (25.195%)  route 1.253ns (74.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.253     6.987    nolabel_line372/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line372/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.640    nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                 -2.347    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.621ns  (logic 0.422ns (26.033%)  route 1.199ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.199     6.933    nolabel_line372/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line372/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.640    nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.447ns  (logic 0.422ns (29.163%)  route 1.025ns (70.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.025     6.759    nolabel_line372/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line372/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.632    nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.433ns  (logic 0.422ns (29.440%)  route 1.011ns (70.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.011     6.746    nolabel_line372/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line372/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.636    nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.636    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.065ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.389ns  (logic 0.422ns (30.375%)  route 0.967ns (69.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.967     6.702    nolabel_line372/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line372/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.636    nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.636    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 -2.065    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.374ns  (logic 0.422ns (30.717%)  route 0.952ns (69.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.952     6.686    nolabel_line372/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line372/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.632    nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.195ns  (logic 0.422ns (35.304%)  route 0.773ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.773     6.508    nolabel_line372/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line372/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.630    nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.630    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.867ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.182ns  (logic 0.422ns (35.712%)  route 0.760ns (64.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.760     6.494    nolabel_line372/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line372/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.627    nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.627    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                 -1.867    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.154ns  (logic 0.422ns (36.569%)  route 0.732ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.312ns = ( 5.312 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.803     5.312    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.422     5.734 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.732     6.466    nolabel_line372/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.886     4.624    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 -1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.504ns  (logic 0.133ns (26.372%)  route 0.371ns (73.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.371     3.626    nolabel_line372/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line372/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.228    nolabel_line372/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.503ns  (logic 0.133ns (26.459%)  route 0.370ns (73.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.370     3.625    nolabel_line372/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line372/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.225    nolabel_line372/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.505ns  (logic 0.133ns (26.337%)  route 0.372ns (73.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.372     3.627    nolabel_line372/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line372/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line372/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.223    nolabel_line372/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.582ns  (logic 0.133ns (22.860%)  route 0.449ns (77.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.449     3.704    nolabel_line372/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line372/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.230    nolabel_line372/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.585ns  (logic 0.133ns (22.723%)  route 0.452ns (77.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.452     3.707    nolabel_line372/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line372/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.233    nolabel_line372/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.635ns  (logic 0.133ns (20.932%)  route 0.502ns (79.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.502     3.757    nolabel_line372/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line372/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.233    nolabel_line372/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.233    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.637ns  (logic 0.133ns (20.877%)  route 0.504ns (79.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.504     3.759    nolabel_line372/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line372/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.230    nolabel_line372/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.698ns  (logic 0.133ns (19.057%)  route 0.565ns (80.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.565     3.820    nolabel_line372/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line372/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.235    nolabel_line372/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.820    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 nolabel_line372/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.704ns  (logic 0.133ns (18.892%)  route 0.571ns (81.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.122ns = ( 3.122 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     3.122    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.133     3.255 r  nolabel_line372/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.571     3.826    nolabel_line372/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line372/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line372/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line372/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.067     3.235    nolabel_line372/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.591    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :           11  Failing Endpoints,  Worst Slack       -2.791ns,  Total Violation      -29.765ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.379    67.320    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X110Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.320    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.791ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.833%)  route 1.854ns (76.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.379    67.320    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X110Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.320    
  -------------------------------------------------------------------
                         slack                                 -2.791    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.786ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.429ns  (logic 0.580ns (23.875%)  route 1.849ns (76.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 65.047 - 62.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 64.886 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.717    64.886    nolabel_line81/clk_master
    SLICE_X88Y86         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.456    65.342 r  nolabel_line81/g_rst_gen_reg_reg/Q
                         net (fo=6, routed)           1.474    66.816    nolabel_line372/g_rst
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.124    66.940 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.375    67.315    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.745    65.047    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.047    
                         clock uncertainty           -0.092    64.955    
    SLICE_X111Y75        FDRE (Setup_fdre_C_R)       -0.426    64.529    nolabel_line372/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.529    
                         arrival time                         -67.315    
  -------------------------------------------------------------------
                         slack                                 -2.786    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.399ns  (logic 0.704ns (29.342%)  route 1.695ns (70.658%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.137ns = ( 65.012 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.843    65.012    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDRE (Prop_fdre_C_Q)         0.456    65.468 f  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=2, routed)           0.772    66.240    nolabel_line372/nolabel_line229/rst_gen_bitslip
    SLICE_X110Y74        LUT2 (Prop_lut2_I1_O)        0.124    66.364 f  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.923    67.287    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y76        LUT4 (Prop_lut4_I2_O)        0.124    67.411 r  nolabel_line372/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    67.411    nolabel_line372/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.747    65.049    nolabel_line372/adc_data_clk
    SLICE_X111Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X111Y76        FDRE (Setup_fdre_C_D)        0.034    64.991    nolabel_line372/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         64.991    
                         arrival time                         -67.411    
  -------------------------------------------------------------------
                         slack                                 -2.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.784ns  (logic 0.254ns (32.392%)  route 0.530ns (67.608%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.304    91.698    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y76        LUT4 (Prop_lut4_I2_O)        0.045    91.743 r  nolabel_line372/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.743    nolabel_line372/g_rst_clkdiv_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.285    91.458    nolabel_line372/adc_data_clk
    SLICE_X111Y76        FDRE                                         r  nolabel_line372/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X111Y76        FDRE (Hold_fdre_C_D)         0.098    91.648    nolabel_line372/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.648    
                         arrival time                          91.743    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.762ns  (logic 0.254ns (33.320%)  route 0.508ns (66.680%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.151    91.721    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X111Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X111Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.721    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.767ns  (logic 0.254ns (33.131%)  route 0.513ns (66.869%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.155    91.725    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X110Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.725    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.767ns  (logic 0.254ns (33.131%)  route 0.513ns (66.869%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns = ( 91.457 - 90.000 ) 
    Source Clock Delay      (SCD):    0.959ns = ( 90.959 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    90.959    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDRE (Prop_fdre_C_Q)         0.164    91.123 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/Q
                         net (fo=2, routed)           0.226    91.349    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg_n_0
    SLICE_X110Y74        LUT2 (Prop_lut2_I0_O)        0.045    91.394 r  nolabel_line372/nolabel_line229/rst_gen_INST_0/O
                         net (fo=3, routed)           0.131    91.525    nolabel_line372/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.045    91.570 r  nolabel_line372/g_ce_clkdiv_i_1/O
                         net (fo=9, routed)           0.155    91.725    nolabel_line372/g_ce_clkdiv_i_1_n_0
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.284    91.457    nolabel_line372/adc_data_clk
    SLICE_X110Y75        FDRE                                         r  nolabel_line372/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.457    
                         clock uncertainty            0.092    91.549    
    SLICE_X110Y75        FDRE (Hold_fdre_C_R)        -0.011    91.538    nolabel_line372/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        -91.538    
                         arrival time                          91.725    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack      -10.262ns,  Total Violation     -152.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.262ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.036ns  (logic 0.452ns (43.629%)  route 0.584ns (56.371%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.460    38.955    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X107Y74        LUT4 (Prop_lut4_I2_O)        0.057    39.012 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=4, routed)           0.124    39.136    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X109Y74        FDRE (Setup_fdre_C_R)       -0.117    28.874    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -39.136    
  -------------------------------------------------------------------
                         slack                                -10.262    

Slack (VIOLATED) :        -10.262ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.036ns  (logic 0.452ns (43.629%)  route 0.584ns (56.371%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.460    38.955    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X107Y74        LUT4 (Prop_lut4_I2_O)        0.057    39.012 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=4, routed)           0.124    39.136    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X109Y74        FDRE (Setup_fdre_C_R)       -0.117    28.874    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -39.136    
  -------------------------------------------------------------------
                         slack                                -10.262    

Slack (VIOLATED) :        -10.262ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.036ns  (logic 0.452ns (43.629%)  route 0.584ns (56.371%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.460    38.955    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X107Y74        LUT4 (Prop_lut4_I2_O)        0.057    39.012 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=4, routed)           0.124    39.136    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X109Y74        FDRE (Setup_fdre_C_R)       -0.117    28.874    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -39.136    
  -------------------------------------------------------------------
                         slack                                -10.262    

Slack (VIOLATED) :        -10.262ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.036ns  (logic 0.452ns (43.629%)  route 0.584ns (56.371%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.958ns = ( 29.083 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.460    38.955    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X107Y74        LUT4 (Prop_lut4_I2_O)        0.057    39.012 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=4, routed)           0.124    39.136    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.622    29.083    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000    29.083    
                         clock uncertainty           -0.092    28.991    
    SLICE_X109Y74        FDRE (Setup_fdre_C_R)       -0.117    28.874    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.874    
                         arrival time                         -39.136    
  -------------------------------------------------------------------
                         slack                                -10.262    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    

Slack (VIOLATED) :        -10.249ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.024ns  (logic 0.452ns (44.136%)  route 0.572ns (55.864%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 29.084 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.436    38.931    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.057    38.988 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.136    39.124    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.623    29.084    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.084    
                         clock uncertainty           -0.092    28.992    
    SLICE_X113Y74        FDRE (Setup_fdre_C_R)       -0.117    28.875    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.875    
                         arrival time                         -39.124    
  -------------------------------------------------------------------
                         slack                                -10.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.011ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.889ns (56.441%)  route 0.686ns (43.559%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.686    11.475    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.233     3.464    nolabel_line372/nolabel_line229/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                          11.475    
  -------------------------------------------------------------------
                         slack                                  8.011    

Slack (MET) :             8.159ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.990ns (54.304%)  route 0.833ns (45.696%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.833    11.622    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.723 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=1, routed)           0.000    11.723    nolabel_line372/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.333     3.564    nolabel_line372/nolabel_line229/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                          11.723    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.164ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.990ns (54.245%)  route 0.835ns (45.755%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.835    11.624    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.725 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.725    nolabel_line372/nolabel_line229/rst_gen_clkloss_state_i_1_n_0
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X112Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X112Y74        FDRE (Hold_fdre_C_D)         0.330     3.561    nolabel_line372/nolabel_line229/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                          11.725    
  -------------------------------------------------------------------
                         slack                                  8.164    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.731ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.990ns (48.478%)  route 1.052ns (51.522%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line372/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line372/nolabel_line141/O
                         net (fo=6, routed)           0.769    11.558    nolabel_line372/nolabel_line229/adc_frame_clock_in
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.659 r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=8, routed)           0.283    11.942    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.845     3.139    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_R)        -0.020     3.211    nolabel_line372/nolabel_line229/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  8.731    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -3.120ns,  Total Violation       -9.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.462ns  (logic 0.704ns (28.596%)  route 1.758ns (71.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 30.842 - 28.125 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 31.487 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.978    31.487    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456    31.943 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.880    32.823    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124    32.947 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.878    33.825    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.124    33.949 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000    33.949    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.538    30.842    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X58Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000    30.842    
                         clock uncertainty           -0.092    30.750    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.079    30.829    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         30.829    
                         arrival time                         -33.949    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.161ns  (logic 0.890ns (41.179%)  route 1.271ns (58.821%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 30.970 - 28.125 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 31.314 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.805    31.314    nolabel_line372/nolabel_line229/adc_clk_div_in
    SLICE_X108Y73        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y73        FDRE (Prop_fdre_C_Q)         0.518    31.832 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[1]/Q
                         net (fo=2, routed)           0.854    32.686    nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[1]
    SLICE_X109Y75        LUT6 (Prop_lut6_I5_O)        0.124    32.810 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_4/O
                         net (fo=1, routed)           0.263    33.073    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_4_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.124    33.197 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.154    33.352    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.124    33.476 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000    33.476    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.666    30.970    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000    30.970    
                         clock uncertainty           -0.092    30.878    
    SLICE_X109Y75        FDRE (Setup_fdre_C_D)        0.029    30.907    nolabel_line372/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         30.907    
                         arrival time                         -33.476    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.418ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.712ns  (logic 0.704ns (41.126%)  route 1.008ns (58.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 30.842 - 28.125 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 31.487 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.978    31.487    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456    31.943 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.610    32.553    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.124    32.677 f  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.398    33.075    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.199 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000    33.199    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.538    30.842    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000    30.842    
                         clock uncertainty           -0.092    30.750    
    SLICE_X57Y98         FDRE (Setup_fdre_C_D)        0.031    30.781    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         30.781    
                         arrival time                         -33.199    
  -------------------------------------------------------------------
                         slack                                 -2.418    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.142%)  route 0.491ns (51.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 30.842 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.977    31.486    adc_data_clk
    SLICE_X60Y98         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.491    32.434    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X56Y98         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.538    30.842    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y98         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000    30.842    
                         clock uncertainty           -0.092    30.750    
    SLICE_X56Y98         FDSE (Setup_fdse_C_D)       -0.067    30.683    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         30.683    
                         arrival time                         -32.434    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.126%)  route 0.600ns (58.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.019    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y57         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y57         FDRE (Setup_fdre_C_D)       -0.218     3.782    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X66Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y54         FDRE (Setup_fdre_C_D)       -0.218     3.782    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.888%)  route 0.494ns (54.112%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.494     0.913    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X61Y54         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.112%)  route 0.470ns (52.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.470     0.889    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X64Y55         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)       -0.270     3.730    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.088%)  route 0.471ns (52.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.471     0.890    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X63Y53         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.268     3.732    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.351%)  route 0.466ns (52.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53                                      0.000     0.000 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.466     0.885    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X65Y54         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.265     3.735    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/nolabel_line163/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.254ns (56.436%)  route 0.196ns (43.564%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.250     1.122    nolabel_line372/nolabel_line229/adc_clk_div_in
    SLICE_X108Y74        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDRE (Prop_fdre_C_Q)         0.164     1.286 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[5]/Q
                         net (fo=2, routed)           0.145     1.431    nolabel_line372/nolabel_line229/rst_gen_bitslip_ctr_reg[5]
    SLICE_X109Y75        LUT5 (Prop_lut5_I2_O)        0.045     1.476 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.051     1.527    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_3_n_0
    SLICE_X109Y75        LUT5 (Prop_lut5_I3_O)        0.045     1.572 r  nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.572    nolabel_line372/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.889     1.255    nolabel_line372/nolabel_line229/clk_ref
    SLICE_X109Y75        FDRE                                         r  nolabel_line372/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.255    
                         clock uncertainty            0.092     1.347    
    SLICE_X109Y75        FDRE (Hold_fdre_C_D)         0.091     1.438    nolabel_line372/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.036%)  route 0.179ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.322     1.194    adc_data_clk
    SLICE_X60Y98         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.179     1.514    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X56Y98         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.848     1.214    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y98         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.092     1.306    
    SLICE_X56Y98         FDSE (Hold_fdse_C_D)         0.070     1.376    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.567%)  route 0.353ns (60.433%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.226     1.562    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.607 f  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.127     1.734    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X57Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.848     1.214    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.092     1.306    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.092     1.398    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.231ns (29.282%)  route 0.558ns (70.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line372/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line372/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line372/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line372/bufr_adc_ref_clkdiv/O
                         net (fo=257, routed)         0.323     1.195    adc_data_clk
    SLICE_X59Y98         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.304     1.640    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X59Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.685 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.254     1.939    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.984 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.984    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.848     1.214    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X58Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.092     1.306    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     1.427    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.370%)  route 1.405ns (68.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 8.520 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.518     6.045 r  nolabel_line105/R_acq_size_a_reg[8]/Q
                         net (fo=1, routed)           1.405     7.449    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[8]
    SLICE_X64Y100        LUT5 (Prop_lut5_I4_O)        0.124     7.573 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.573    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1_n_0
    SLICE_X64Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.716     8.520    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y100        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/C
                         clock pessimism              0.115     8.635    
                         clock uncertainty           -0.092     8.544    
    SLICE_X64Y100        FDRE (Setup_fdre_C_D)        0.032     8.576    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.642ns (31.514%)  route 1.395ns (68.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 8.518 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X62Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     6.044 r  nolabel_line105/R_acq_size_a_reg[26]/Q
                         net (fo=1, routed)           1.395     7.439    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[26]
    SLICE_X63Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.563 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.563    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.714     8.518    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/C
                         clock pessimism              0.115     8.633    
                         clock uncertainty           -0.092     8.542    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.031     8.573    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.411%)  route 1.339ns (67.589%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X62Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.518     6.045 r  nolabel_line105/R_acq_size_a_reg[11]/Q
                         net (fo=1, routed)           1.339     7.383    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[11]
    SLICE_X63Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.507    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[11]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X63Y102        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.580ns (30.350%)  route 1.331ns (69.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X60Y101        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_b_reg[12]/Q
                         net (fo=1, routed)           1.331     7.314    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[12]
    SLICE_X61Y101        LUT5 (Prop_lut5_I2_O)        0.124     7.438 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.438    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.031     8.574    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.642ns (34.026%)  route 1.245ns (65.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 8.518 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X62Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.518     6.044 r  nolabel_line105/R_acq_size_a_reg[20]/Q
                         net (fo=1, routed)           1.245     7.288    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[20]
    SLICE_X63Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.412 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1/O
                         net (fo=1, routed)           0.000     7.412    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[20]_i_1_n_0
    SLICE_X63Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.714     8.518    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]/C
                         clock pessimism              0.115     8.633    
                         clock uncertainty           -0.092     8.542    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)        0.029     8.571    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[20]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.580ns (30.743%)  route 1.307ns (69.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X65Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_a_reg[19]/Q
                         net (fo=1, routed)           1.307     7.288    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[19]
    SLICE_X64Y103        LUT5 (Prop_lut5_I4_O)        0.124     7.412 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.412    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y103        FDRE (Setup_fdre_C_D)        0.032     8.575    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.642ns (34.164%)  route 1.237ns (65.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 8.518 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X62Y105        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     6.044 r  nolabel_line105/R_acq_size_a_reg[21]/Q
                         net (fo=1, routed)           1.237     7.281    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[21]
    SLICE_X63Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.405    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.714     8.518    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/C
                         clock pessimism              0.115     8.633    
                         clock uncertainty           -0.092     8.542    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.029     8.571    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.580ns (31.299%)  route 1.273ns (68.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X60Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_a_reg[16]/Q
                         net (fo=1, routed)           1.273     7.256    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[16]
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.124     7.380 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1/O
                         net (fo=1, routed)           0.000     7.380    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[16]_i_1_n_0
    SLICE_X61Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X61Y102        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[16]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.580ns (31.517%)  route 1.260ns (68.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X63Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_b_reg[13]/Q
                         net (fo=1, routed)           1.260     7.242    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[13]
    SLICE_X64Y103        LUT5 (Prop_lut5_I2_O)        0.124     7.366 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[13]_i_1/O
                         net (fo=1, routed)           0.000     7.366    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[13]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y103        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.580ns (32.110%)  route 1.226ns (67.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 8.519 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X65Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     5.982 r  nolabel_line105/R_acq_size_b_reg[0]/Q
                         net (fo=1, routed)           1.226     7.208    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[0]
    SLICE_X64Y104        LUT5 (Prop_lut5_I2_O)        0.124     7.332 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.332    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1_n_0
    SLICE_X64Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.715     8.519    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/C
                         clock pessimism              0.115     8.634    
                         clock uncertainty           -0.092     8.543    
    SLICE_X64Y104        FDRE (Setup_fdre_C_D)        0.029     8.572    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X63Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[4]/Q
                         net (fo=1, routed)           0.219     2.053    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[4]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.098 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.098    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[4]_i_1_n_0
    SLICE_X63Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.092     1.277    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.382%)  route 0.253ns (57.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X63Y100        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[2]/Q
                         net (fo=1, routed)           0.253     2.087    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[2]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.132 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.132    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[2]_i_1_n_0
    SLICE_X63Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.849     1.215    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y99         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y99         FDRE (Hold_fdre_C_D)         0.091     1.276    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.019%)  route 0.341ns (61.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X62Y101        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_acq_size_b_reg[14]/Q
                         net (fo=1, routed)           0.341     2.198    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[14]
    SLICE_X63Y102        LUT5 (Prop_lut5_I2_O)        0.045     2.243 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.243    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[14]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.935     1.301    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X63Y102        FDRE (Hold_fdre_C_D)         0.092     1.363    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.868%)  route 0.363ns (66.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X65Y103        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_a_reg[13]/Q
                         net (fo=1, routed)           0.363     2.197    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[13]
    SLICE_X64Y103        LUT5 (Prop_lut5_I4_O)        0.045     2.242 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.242    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[13]_i_1_n_0
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y103        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.802%)  route 0.364ns (66.198%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X60Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[7]/Q
                         net (fo=1, routed)           0.364     2.199    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[7]
    SLICE_X61Y101        LUT5 (Prop_lut5_I4_O)        0.045     2.244 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.244    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[7]_i_1_n_0
    SLICE_X61Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.935     1.301    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X61Y101        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.092     1.363    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.810%)  route 0.364ns (66.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X60Y105        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_b_reg[28]/Q
                         net (fo=1, routed)           0.364     2.198    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[28]
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.045     2.243 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.243    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1_n_0
    SLICE_X64Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X64Y105        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.850%)  route 0.343ns (62.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_acq_size_a_reg[0]/Q
                         net (fo=1, routed)           0.343     2.200    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[0]
    SLICE_X64Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.245 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.245    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1_n_0
    SLICE_X64Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X64Y104        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X64Y104        FDRE (Hold_fdre_C_D)         0.091     1.361    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.621%)  route 0.367ns (66.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X65Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y102        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_b_reg[15]/Q
                         net (fo=1, routed)           0.367     2.202    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[15]
    SLICE_X63Y102        LUT5 (Prop_lut5_I2_O)        0.045     2.247 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.247    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[15]_i_1_n_0
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.935     1.301    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y102        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/C
                         clock pessimism             -0.030     1.271    
    SLICE_X63Y102        FDRE (Hold_fdre_C_D)         0.092     1.363    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.553%)  route 0.368ns (66.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X61Y105        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_b_reg[25]/Q
                         net (fo=1, routed)           0.368     2.202    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[25]
    SLICE_X63Y105        LUT5 (Prop_lut5_I2_O)        0.045     2.247 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.247    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X63Y105        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.493%)  route 0.369ns (66.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X61Y105        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y105        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_b_reg[26]/Q
                         net (fo=1, routed)           0.369     2.203    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[26]
    SLICE_X63Y105        LUT5 (Prop_lut5_I2_O)        0.045     2.248 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1/O
                         net (fo=1, routed)           0.000     2.248    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[26]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.934     1.300    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X63Y105        FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]/C
                         clock pessimism             -0.030     1.270    
    SLICE_X63Y105        FDRE (Hold_fdre_C_D)         0.092     1.362    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.108ns,  Total Violation       -3.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.108ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_fpga_0 rise@16.875ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        3.588ns  (logic 0.890ns (24.807%)  route 2.698ns (75.193%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 19.512 - 16.875 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    16.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806    18.473    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.680 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    16.569    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    16.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161    16.831    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.932 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.917    18.849    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y104        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.518    19.367 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[5]/Q
                         net (fo=3, routed)           1.115    20.481    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[5]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.124    20.605 f  nolabel_line188/csi_gearbox_dma_0/inst/mipi_read_valid_INST_0_i_2/O
                         net (fo=2, routed)           0.174    20.779    nolabel_line188/csi_gearbox_dma_0/inst/mipi_read_valid_INST_0_i_2_n_0
    SLICE_X84Y103        LUT6 (Prop_lut6_I2_O)        0.124    20.903 f  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_2/O
                         net (fo=1, routed)           1.409    22.312    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_2_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I1_O)        0.124    22.436 r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000    22.436    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     16.875    16.875 r  
    PS7_X0Y0             PS7                          0.000    16.875 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.963    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    18.054 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.458    19.512    nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000    19.512    
                         clock uncertainty           -0.215    19.297    
    SLICE_X51Y82         FDRE (Setup_fdre_C_D)        0.032    19.329    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                         19.329    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                 -3.108    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.422%)  route 0.623ns (56.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.623     1.101    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X85Y117        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X85Y117        FDRE (Setup_fdre_C_D)       -0.267     3.066    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.066    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.876%)  route 0.637ns (57.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.637     1.115    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y114        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y114        FDRE (Setup_fdre_C_D)       -0.214     3.119    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.577%)  route 0.486ns (50.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.486     0.964    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X86Y114        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y114        FDRE (Setup_fdre_C_D)       -0.222     3.111    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.111    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.746%)  route 0.636ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.636     1.092    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X86Y118        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y118        FDRE (Setup_fdre_C_D)       -0.047     3.286    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.574     1.092    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y114        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y114        FDRE (Setup_fdre_C_D)       -0.047     3.286    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.867    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X87Y115        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X87Y115        FDRE (Setup_fdre_C_D)       -0.268     3.065    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.065    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.563     1.019    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X87Y115        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X87Y115        FDRE (Setup_fdre_C_D)       -0.095     3.238    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.892ns  (logic 0.419ns (46.964%)  route 0.473ns (53.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X84Y115        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.473     0.892    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X86Y118        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y118        FDRE (Setup_fdre_C_D)       -0.218     3.115    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          3.115    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.676%)  route 0.447ns (46.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113                                     0.000     0.000 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X86Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.447     0.965    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X86Y115        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y115        FDRE (Setup_fdre_C_D)       -0.047     3.286    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  2.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.254ns (23.113%)  route 0.845ns (76.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.667     0.737    nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/RD_CLK
    SLICE_X86Y103        FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.164     0.901 f  nolabel_line188/csi_gearbox_dma_0/inst/nolabel_line69/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_reg[1]/Q
                         net (fo=4, routed)           0.252     1.153    nolabel_line188/csi_gearbox_dma_0/inst/dbg_fifo_data_ct[1]
    SLICE_X84Y103        LUT6 (Prop_lut6_I3_O)        0.045     1.198 f  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_2/O
                         net (fo=1, routed)           0.593     1.791    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_2_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_1/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_i_1_n_0
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.812     1.178    nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.215     1.393    
    SLICE_X51Y82         FDRE (Hold_fdre_C_D)         0.092     1.485    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.583ns  (logic 0.580ns (8.811%)  route 6.003ns (91.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.456     9.280 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/Q
                         net (fo=1, routed)           6.003    15.283    nolabel_line105/R_acq_trigger_ptr[14]
    SLICE_X59Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.407 r  nolabel_line105/cfg_bram_din[14]_i_1/O
                         net (fo=1, routed)           0.000    15.407    nolabel_line105/cfg_bram_din[14]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X59Y101        FDRE (Setup_fdre_C_D)        0.029    16.303    nolabel_line105/cfg_bram_din_reg[14]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -15.407    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.233ns  (logic 0.580ns (9.306%)  route 5.653ns (90.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.456     9.280 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/Q
                         net (fo=1, routed)           5.653    14.933    nolabel_line105/R_acq_trigger_ptr[15]
    SLICE_X59Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.057 r  nolabel_line105/cfg_bram_din[15]_i_1/O
                         net (fo=1, routed)           0.000    15.057    nolabel_line105/cfg_bram_din[15]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X59Y101        FDRE (Setup_fdre_C_D)        0.031    16.305    nolabel_line105/cfg_bram_din_reg[15]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.194ns  (logic 0.715ns (11.544%)  route 5.479ns (88.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.419     9.243 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/Q
                         net (fo=1, routed)           5.479    14.722    nolabel_line105/R_acq_trigger_ptr[7]
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.296    15.018 r  nolabel_line105/cfg_bram_din[7]_i_1/O
                         net (fo=1, routed)           0.000    15.018    nolabel_line105/cfg_bram_din[7]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X57Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.032    16.305    nolabel_line105/cfg_bram_din_reg[7]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -15.018    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.176ns  (logic 0.580ns (9.391%)  route 5.596ns (90.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 8.632 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.713     8.632    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDSE (Prop_fdse_C_Q)         0.456     9.088 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[10]/Q
                         net (fo=1, routed)           5.596    14.684    nolabel_line105/R_acq_trigger_ptr[10]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.808 r  nolabel_line105/cfg_bram_din[10]_i_1/O
                         net (fo=1, routed)           0.000    14.808    nolabel_line105/cfg_bram_din[10]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[10]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.029    16.303    nolabel_line105/cfg_bram_din_reg[10]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.979ns  (logic 0.716ns (11.976%)  route 5.263ns (88.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.419     9.243 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[8]/Q
                         net (fo=1, routed)           5.263    14.506    nolabel_line105/R_acq_trigger_ptr[8]
    SLICE_X59Y101        LUT6 (Prop_lut6_I1_O)        0.297    14.803 r  nolabel_line105/cfg_bram_din[8]_i_1/O
                         net (fo=1, routed)           0.000    14.803    nolabel_line105/cfg_bram_din[8]_i_1_n_0
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[8]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X59Y101        FDRE (Setup_fdre_C_D)        0.031    16.305    nolabel_line105/cfg_bram_din_reg[8]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.195ns  (logic 0.580ns (9.363%)  route 5.615ns (90.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.007ns = ( 8.632 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.713     8.632    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.456     9.088 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/Q
                         net (fo=2, routed)           5.615    14.703    nolabel_line105/R_acq_trigger_ptr[0]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.827 r  nolabel_line105/cfg_bram_din[0]_i_1/O
                         net (fo=1, routed)           0.000    14.827    nolabel_line105/cfg_bram_din[0]_i_1_n_0
    SLICE_X54Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X54Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[0]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X54Y100        FDRE (Setup_fdre_C_D)        0.077    16.350    nolabel_line105/cfg_bram_din_reg[0]
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.948ns  (logic 0.718ns (12.071%)  route 5.230ns (87.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.904     8.823    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y103        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDSE (Prop_fdse_C_Q)         0.419     9.242 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/Q
                         net (fo=1, routed)           5.230    14.472    nolabel_line105/R_acq_trigger_ptr[19]
    SLICE_X60Y103        LUT6 (Prop_lut6_I1_O)        0.299    14.771 r  nolabel_line105/cfg_bram_din[19]_i_1/O
                         net (fo=1, routed)           0.000    14.771    nolabel_line105/cfg_bram_din[19]_i_1_n_0
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/C
                         clock pessimism              0.115    16.364    
                         clock uncertainty           -0.092    16.272    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)        0.032    16.304    nolabel_line105/cfg_bram_din_reg[19]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.743ns  (logic 0.580ns (10.100%)  route 5.163ns (89.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.904     8.823    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y105        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDSE (Prop_fdse_C_Q)         0.456     9.279 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[29]/Q
                         net (fo=1, routed)           5.163    14.442    nolabel_line105/R_acq_trigger_ptr[29]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    14.566 r  nolabel_line105/cfg_bram_din[29]_i_1/O
                         net (fo=1, routed)           0.000    14.566    nolabel_line105/cfg_bram_din[29]_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[29]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X56Y104        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[29]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.692ns  (logic 0.718ns (12.615%)  route 4.974ns (87.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.199ns = ( 8.824 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.905     8.824    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.419     9.243 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/Q
                         net (fo=1, routed)           4.974    14.217    nolabel_line105/R_acq_trigger_ptr[9]
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.299    14.516 r  nolabel_line105/cfg_bram_din[9]_i_1/O
                         net (fo=1, routed)           0.000    14.516    nolabel_line105/cfg_bram_din[9]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X57Y101        FDRE (Setup_fdre_C_D)        0.032    16.306    nolabel_line105/cfg_bram_din_reg[9]
  -------------------------------------------------------------------
                         required time                         16.306    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.627ns  (logic 0.580ns (10.308%)  route 5.047ns (89.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.198ns = ( 8.823 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.904     8.823    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDSE (Prop_fdse_C_Q)         0.456     9.279 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[23]/Q
                         net (fo=1, routed)           5.047    14.326    nolabel_line105/R_acq_trigger_ptr[23]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.124    14.450 r  nolabel_line105/cfg_bram_din[23]_i_1/O
                         net (fo=1, routed)           0.000    14.450    nolabel_line105/cfg_bram_din[23]_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[23]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X56Y104        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[23]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.209ns (11.038%)  route 1.684ns (88.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.578     0.914    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X58Y98         FDRE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/Q
                         net (fo=2, routed)           1.684     2.762    nolabel_line105/R_acq_trigger_ptr[1]
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.807 r  nolabel_line105/cfg_bram_din[1]_i_1/O
                         net (fo=1, routed)           0.000     2.807    nolabel_line105/cfg_bram_din[1]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.092     2.269    nolabel_line105/cfg_bram_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.186ns (9.965%)  route 1.680ns (90.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/Q
                         net (fo=1, routed)           1.680     2.816    nolabel_line105/R_acq_trigger_ptr[27]
    SLICE_X59Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.861 r  nolabel_line105/cfg_bram_din[27]_i_1/O
                         net (fo=1, routed)           0.000     2.861    nolabel_line105/cfg_bram_din[27]_i_1_n_0
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.186ns (9.843%)  route 1.704ns (90.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.660     0.996    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y100        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDSE (Prop_fdse_C_Q)         0.141     1.137 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/Q
                         net (fo=1, routed)           1.704     2.841    nolabel_line105/R_acq_trigger_ptr[12]
    SLICE_X57Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.886 r  nolabel_line105/cfg_bram_din[12]_i_1/O
                         net (fo=1, routed)           0.000     2.886    nolabel_line105/cfg_bram_din[12]_i_1_n_0
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X57Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.091     2.268    nolabel_line105/cfg_bram_din_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.186ns (9.740%)  route 1.724ns (90.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y103        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/Q
                         net (fo=1, routed)           1.724     2.860    nolabel_line105/R_acq_trigger_ptr[16]
    SLICE_X60Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.905 r  nolabel_line105/cfg_bram_din[16]_i_1/O
                         net (fo=1, routed)           0.000     2.905    nolabel_line105/cfg_bram_din[16]_i_1_n_0
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.359     2.205    nolabel_line105/cfg_bram_clk
    SLICE_X60Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/C
                         clock pessimism             -0.030     2.174    
    SLICE_X60Y103        FDRE (Hold_fdre_C_D)         0.092     2.266    nolabel_line105/cfg_bram_din_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.186ns (9.247%)  route 1.825ns (90.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.578     0.914    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y99         FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/Q
                         net (fo=1, routed)           1.825     2.880    nolabel_line105/R_acq_trigger_ptr[3]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.925 r  nolabel_line105/cfg_bram_din[3]_i_1/O
                         net (fo=1, routed)           0.000     2.925    nolabel_line105/cfg_bram_din[3]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X56Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.186ns (9.608%)  route 1.750ns (90.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y105        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/Q
                         net (fo=1, routed)           1.750     2.886    nolabel_line105/R_acq_trigger_ptr[31]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.931 r  nolabel_line105/cfg_bram_din[31]_i_2/O
                         net (fo=1, routed)           0.000     2.931    nolabel_line105/cfg_bram_din[31]_i_2_n_0
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.226ns (11.496%)  route 1.740ns (88.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y103        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDSE (Prop_fdse_C_Q)         0.128     1.123 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[21]/Q
                         net (fo=1, routed)           1.740     2.863    nolabel_line105/R_acq_trigger_ptr[21]
    SLICE_X57Y103        LUT6 (Prop_lut6_I1_O)        0.098     2.961 r  nolabel_line105/cfg_bram_din[21]_i_1/O
                         net (fo=1, routed)           0.000     2.961    nolabel_line105/cfg_bram_din[21]_i_1_n_0
    SLICE_X57Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X57Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.186ns (9.446%)  route 1.783ns (90.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y104        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/Q
                         net (fo=1, routed)           1.783     2.919    nolabel_line105/R_acq_trigger_ptr[26]
    SLICE_X59Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.964 r  nolabel_line105/cfg_bram_din[26]_i_1/O
                         net (fo=1, routed)           0.000     2.964    nolabel_line105/cfg_bram_din[26]_i_1_n_0
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X59Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.186ns (9.419%)  route 1.789ns (90.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X59Y103        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/Q
                         net (fo=1, routed)           1.789     2.925    nolabel_line105/R_acq_trigger_ptr[17]
    SLICE_X56Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.970 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000     2.970    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X56Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.091     2.267    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.186ns (9.120%)  route 1.854ns (90.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.659     0.995    nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y105        FDSE                                         r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  nolabel_line188/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[22]/Q
                         net (fo=1, routed)           1.854     2.990    nolabel_line105/R_acq_trigger_ptr[22]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.045     3.035 r  nolabel_line105/cfg_bram_din[22]_i_1/O
                         net (fo=1, routed)           0.000     3.035    nolabel_line105/cfg_bram_din[22]_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[22]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.091     2.267    nolabel_line105/cfg_bram_din_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  0.767    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.059ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.677%)  route 0.637ns (60.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X97Y78         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.637     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X96Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)       -0.218     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.115    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.991ns  (logic 0.478ns (48.240%)  route 0.513ns (51.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X100Y79        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.513     0.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X100Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X100Y81        FDCE (Setup_fdce_C_D)       -0.214     3.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.119    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.972ns  (logic 0.478ns (49.154%)  route 0.494ns (50.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X100Y80        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.494     0.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X100Y81        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X100Y81        FDCE (Setup_fdce_C_D)       -0.221     3.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.112    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X100Y80        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.575     1.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X101Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X101Y80        FDCE (Setup_fdce_C_D)       -0.095     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.208%)  route 0.678ns (59.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X99Y79         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.678     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X100Y82        FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X94Y79         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X94Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X94Y81         FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.043ns  (logic 0.456ns (43.723%)  route 0.587ns (56.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X97Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.587     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X96Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.664%)  route 0.444ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y78                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X97Y78         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X96Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X96Y80         FDCE (Setup_fdce_C_D)       -0.043     3.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                  2.390    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          136  Failing Endpoints,  Worst Slack       -3.093ns,  Total Violation     -353.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.834%)  route 1.242ns (68.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 75.040 - 73.333 ) 
    Source Clock Delay      (SCD):    2.924ns = ( 76.049 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.630    76.049    nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456    76.505 r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/Q
                         net (fo=2, routed)           0.873    77.378    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    77.502 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=7, routed)           0.369    77.871    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[96]
    SLICE_X34Y75         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.466    75.040    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y75         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/CLK
                         clock pessimism              0.000    75.040    
                         clock uncertainty           -0.215    74.825    
    SLICE_X34Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    74.778    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8
  -------------------------------------------------------------------
                         required time                         74.778    
                         arrival time                         -77.871    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.880ns  (logic 0.704ns (37.444%)  route 1.176ns (62.556%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 75.039 - 73.333 ) 
    Source Clock Delay      (SCD):    2.924ns = ( 76.049 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.630    76.049    nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_aclk
    SLICE_X51Y82         FDRE                                         r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.456    76.505 r  nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available_reg/Q
                         net (fo=2, routed)           0.873    77.378    nolabel_line188/csi_gearbox_dma_0/inst/fifo_space_available
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    77.502 r  nolabel_line188/csi_gearbox_dma_0/inst/s00_axis_tready_INST_0/O
                         net (fo=7, routed)           0.304    77.805    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[96]
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    77.929 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_102/O
                         net (fo=1, routed)           0.000    77.929    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X39Y75         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.465    75.039    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X39Y75         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    75.039    
                         clock uncertainty           -0.215    74.824    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.031    74.855    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         74.855    
                         arrival time                         -77.929    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.539%)  route 1.262ns (73.461%))
  Logic Levels:           0  
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 75.055 - 73.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 76.067 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.648    76.067    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X43Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.456    76.523 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[38]/Q
                         net (fo=3, routed)           1.262    77.785    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[69]
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.481    75.055    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.000    75.055    
                         clock uncertainty           -0.215    74.840    
    SLICE_X42Y58         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    74.810    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                         74.810    
                         arrival time                         -77.785    
  -------------------------------------------------------------------
                         slack                                 -2.975    

Slack (VIOLATED) :        -2.928ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.219%)  route 1.283ns (73.781%))
  Logic Levels:           0  
  Clock Path Skew:        -1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 75.123 - 73.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 76.067 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.648    76.067    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X48Y60         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456    76.523 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=3, routed)           1.283    77.806    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[37]
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.548    75.123    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.000    75.123    
                         clock uncertainty           -0.215    74.908    
    SLICE_X54Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    74.878    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         74.878    
                         arrival time                         -77.806    
  -------------------------------------------------------------------
                         slack                                 -2.928    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.399%)  route 1.271ns (73.601%))
  Logic Levels:           0  
  Clock Path Skew:        -1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 75.123 - 73.333 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 76.066 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.647    76.066    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456    76.522 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/Q
                         net (fo=3, routed)           1.271    77.793    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[35]
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.548    75.123    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism              0.000    75.123    
                         clock uncertainty           -0.215    74.908    
    SLICE_X54Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    74.869    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                         74.869    
                         arrival time                         -77.793    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.717ns  (logic 0.456ns (26.557%)  route 1.261ns (73.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 75.125 - 73.333 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 76.053 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.634    76.053    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X51Y64         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.456    76.509 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[25]/Q
                         net (fo=3, routed)           1.261    77.770    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[56]
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.550    75.125    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.000    75.125    
                         clock uncertainty           -0.215    74.910    
    SLICE_X54Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    74.863    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                         74.863    
                         arrival time                         -77.770    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.904ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.645ns  (logic 0.518ns (31.497%)  route 1.127ns (68.503%))
  Logic Levels:           0  
  Clock Path Skew:        -1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 75.068 - 73.333 ) 
    Source Clock Delay      (SCD):    2.940ns = ( 76.065 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.646    76.065    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X42Y64         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518    76.583 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[49]/Q
                         net (fo=3, routed)           1.127    77.710    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[80]
    SLICE_X36Y49         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.493    75.068    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X36Y49         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
                         clock pessimism              0.000    75.068    
                         clock uncertainty           -0.215    74.853    
    SLICE_X36Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    74.806    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8
  -------------------------------------------------------------------
                         required time                         74.806    
                         arrival time                         -77.710    
  -------------------------------------------------------------------
                         slack                                 -2.904    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.710ns  (logic 0.518ns (30.285%)  route 1.192ns (69.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 75.125 - 73.333 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 76.055 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.636    76.055    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X50Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518    76.573 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=3, routed)           1.192    77.765    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[59]
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.550    75.125    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK
                         clock pessimism              0.000    75.125    
                         clock uncertainty           -0.215    74.910    
    SLICE_X54Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    74.871    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8
  -------------------------------------------------------------------
                         required time                         74.871    
                         arrival time                         -77.765    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.694ns  (logic 0.456ns (26.923%)  route 1.238ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        -1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 75.125 - 73.333 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 76.064 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.645    76.064    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y63         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456    76.520 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/Q
                         net (fo=3, routed)           1.238    77.758    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[60]
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.550    75.125    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y44         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000    75.125    
                         clock uncertainty           -0.215    74.910    
    SLICE_X54Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    74.866    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                         74.866    
                         arrival time                         -77.758    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.879ns  (required time - arrival time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.714ns  (logic 0.456ns (26.599%)  route 1.258ns (73.401%))
  Logic Levels:           0  
  Clock Path Skew:        -1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 75.123 - 73.333 ) 
    Source Clock Delay      (SCD):    2.929ns = ( 76.054 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.635    76.054    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X51Y62         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.456    76.510 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/Q
                         net (fo=3, routed)           1.258    77.768    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[34]
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    74.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.548    75.123    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y39         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.000    75.123    
                         clock uncertainty           -0.215    74.908    
    SLICE_X54Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    74.890    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         74.890    
                         arrival time                         -77.768    
  -------------------------------------------------------------------
                         slack                                 -2.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.608%)  route 0.182ns (49.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.552     0.888    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X44Y63         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=3, routed)           0.182     1.210    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[46]
    SLICE_X47Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.255 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_152/O
                         net (fo=1, routed)           0.000     1.255    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[15]
    SLICE_X47Y63         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.821     0.898    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X47Y63         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X47Y63         FDRE (Hold_fdre_C_D)         0.091     1.204    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.963%)  route 0.186ns (50.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.551     0.887    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X49Y63         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/Q
                         net (fo=3, routed)           0.186     1.214    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[60]
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.259 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_138/O
                         net (fo=1, routed)           0.000     1.259    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[29]
    SLICE_X47Y65         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.820     0.897    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X47Y65         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.215     1.112    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.092     1.204    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.622%)  route 0.189ns (50.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.548     0.884    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X51Y64         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[31]/Q
                         net (fo=3, routed)           0.189     1.213    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[62]
    SLICE_X48Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.258 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_136/O
                         net (fo=1, routed)           0.000     1.258    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[31]
    SLICE_X48Y65         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.820     0.897    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X48Y65         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/C
                         clock pessimism              0.000     0.897    
                         clock uncertainty            0.215     1.112    
    SLICE_X48Y65         FDRE (Hold_fdre_C_D)         0.091     1.203    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.805%)  route 0.332ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.554     0.890    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X43Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[16]/Q
                         net (fo=3, routed)           0.332     1.363    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[47]
    SLICE_X42Y52         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.827     0.904    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y52         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.904    
                         clock uncertainty            0.215     1.119    
    SLICE_X42Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.302    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.323%)  route 0.258ns (64.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.554     0.890    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X43Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[34]/Q
                         net (fo=3, routed)           0.258     1.289    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[65]
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.825     0.902    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8/CLK
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.215     1.117    
    SLICE_X42Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.226    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][65]_srl8
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.479%)  route 0.198ns (51.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.554     0.890    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X45Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/Q
                         net (fo=3, routed)           0.198     1.228    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[55]
    SLICE_X47Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.273 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_143/O
                         net (fo=1, routed)           0.000     1.273    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[24]
    SLICE_X47Y64         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.821     0.898    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X47Y64         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.091     1.204    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.136%)  route 0.260ns (64.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.553     0.889    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X44Y62         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[33]/Q
                         net (fo=3, routed)           0.260     1.290    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[64]
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.825     0.902    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.215     1.117    
    SLICE_X42Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.219    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.295%)  route 0.207ns (52.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.549     0.885    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X51Y62         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=3, routed)           0.207     1.233    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[39]
    SLICE_X48Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.278 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_159/O
                         net (fo=1, routed)           0.000     1.278    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[8]
    SLICE_X48Y63         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.821     0.898    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X48Y63         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.092     1.205    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.489%)  route 0.182ns (46.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.553     0.889    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X42Y62         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/Q
                         net (fo=3, routed)           0.182     1.234    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[52]
    SLICE_X47Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_146/O
                         net (fo=1, routed)           0.000     1.279    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[21]
    SLICE_X47Y64         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.821     0.898    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X47Y64         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/C
                         clock pessimism              0.000     0.898    
                         clock uncertainty            0.215     1.113    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.092     1.205    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.123%)  route 0.272ns (65.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.554     0.890    nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/aclk
    SLICE_X45Y61         FDRE                                         r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  nolabel_line188/mipi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[36]/Q
                         net (fo=3, routed)           0.272     1.303    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[67]
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.825     0.902    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y58         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8/CLK
                         clock pessimism              0.000     0.902    
                         clock uncertainty            0.215     1.117    
    SLICE_X42Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.225    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][67]_srl8
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           84  Failing Endpoints,  Worst Slack       -5.461ns,  Total Violation     -410.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.461ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.002ns  (logic 0.456ns (22.778%)  route 1.546ns (77.222%))
  Logic Levels:           0  
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 58.373 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_count_reg[0]/Q
                         net (fo=3, routed)           1.546    63.778    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[103]
    SLICE_X34Y75         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.466    58.373    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y75         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
                         clock pessimism              0.000    58.373    
                         clock uncertainty           -0.215    58.158    
    SLICE_X34Y75         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    58.317    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8
  -------------------------------------------------------------------
                         required time                         58.317    
                         arrival time                         -63.778    
  -------------------------------------------------------------------
                         slack                                 -5.461    

Slack (VIOLATED) :        -5.193ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.683ns  (logic 0.715ns (42.486%)  route 0.968ns (57.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 58.450 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.419    62.196 r  nolabel_line105/R_csi_line_byte_count_reg[5]/Q
                         net (fo=3, routed)           0.968    63.163    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[115]
    SLICE_X60Y93         LUT2 (Prop_lut2_I0_O)        0.296    63.459 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_83/O
                         net (fo=1, routed)           0.000    63.459    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[5]
    SLICE_X60Y93         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.543    58.450    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X60Y93         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000    58.450    
                         clock uncertainty           -0.215    58.235    
    SLICE_X60Y93         FDRE (Setup_fdre_C_D)        0.031    58.266    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         58.266    
                         arrival time                         -63.459    
  -------------------------------------------------------------------
                         slack                                 -5.193    

Slack (VIOLATED) :        -5.169ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.074%)  route 1.074ns (64.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 58.445 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_count_reg[0]/Q
                         net (fo=3, routed)           1.074    63.306    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[103]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.124    63.430 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_95/O
                         net (fo=1, routed)           0.000    63.430    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X59Y90         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.538    58.445    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X59Y90         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    58.445    
                         clock uncertainty           -0.215    58.230    
    SLICE_X59Y90         FDRE (Setup_fdre_C_D)        0.031    58.261    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         58.261    
                         arrival time                         -63.430    
  -------------------------------------------------------------------
                         slack                                 -5.169    

Slack (VIOLATED) :        -5.163ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.402ns  (logic 0.419ns (29.888%)  route 0.983ns (70.112%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.419    62.196 r  nolabel_line105/R_csi_line_count_reg[4]/Q
                         net (fo=3, routed)           0.983    63.178    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[107]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    58.015    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][107]_srl8
  -------------------------------------------------------------------
                         required time                         58.015    
                         arrival time                         -63.178    
  -------------------------------------------------------------------
                         slack                                 -5.163    

Slack (VIOLATED) :        -5.149ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.547ns  (logic 0.456ns (29.474%)  route 1.091ns (70.526%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_count_reg[2]/Q
                         net (fo=3, routed)           1.091    63.324    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[105]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    58.174    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         58.174    
                         arrival time                         -63.324    
  -------------------------------------------------------------------
                         slack                                 -5.149    

Slack (VIOLATED) :        -5.144ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.547ns  (logic 0.456ns (29.477%)  route 1.091ns (70.523%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_count_reg[1]/Q
                         net (fo=3, routed)           1.091    63.324    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[104]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    58.179    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][104]_srl8
  -------------------------------------------------------------------
                         required time                         58.179    
                         arrival time                         -63.324    
  -------------------------------------------------------------------
                         slack                                 -5.144    

Slack (VIOLATED) :        -5.137ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.370ns  (logic 0.419ns (30.590%)  route 0.951ns (69.410%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.419    62.196 r  nolabel_line105/R_csi_line_count_reg[5]/Q
                         net (fo=3, routed)           0.951    63.146    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[108]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.217    58.009    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         58.009    
                         arrival time                         -63.146    
  -------------------------------------------------------------------
                         slack                                 -5.137    

Slack (VIOLATED) :        -5.136ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.362%)  route 1.035ns (66.638%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 58.451 - 56.667 ) 
    Source Clock Delay      (SCD):    5.518ns = ( 61.768 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.968    61.768    nolabel_line105/cfg_bram_clk
    SLICE_X86Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.518    62.286 r  nolabel_line105/R_csi_line_byte_count_reg[19]/Q
                         net (fo=2, routed)           1.035    63.320    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[129]
    SLICE_X86Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.544    58.451    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X86Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8/CLK
                         clock pessimism              0.000    58.451    
                         clock uncertainty           -0.215    58.236    
    SLICE_X86Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    58.184    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][129]_srl8
  -------------------------------------------------------------------
                         required time                         58.184    
                         arrival time                         -63.320    
  -------------------------------------------------------------------
                         slack                                 -5.136    

Slack (VIOLATED) :        -5.125ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.312%)  route 1.100ns (70.688%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X65Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_byte_count_reg[0]/Q
                         net (fo=3, routed)           1.100    63.332    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[110]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    58.207    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         58.207    
                         arrival time                         -63.332    
  -------------------------------------------------------------------
                         slack                                 -5.125    

Slack (VIOLATED) :        -5.111ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.542ns  (logic 0.456ns (29.564%)  route 1.086ns (70.436%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.527ns = ( 61.777 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.977    61.777    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456    62.233 r  nolabel_line105/R_csi_line_count_reg[3]/Q
                         net (fo=3, routed)           1.086    63.319    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[106]
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612    58.279    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.534    58.441    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y85         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X54Y85         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    58.208    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         58.208    
                         arrival time                         -63.319    
  -------------------------------------------------------------------
                         slack                                 -5.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.957%)  route 0.165ns (47.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.316     1.688    nolabel_line105/cfg_bram_clk
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  nolabel_line105/R_csi_line_byte_count_reg[20]/Q
                         net (fo=2, routed)           0.165     1.994    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[130]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_68/O
                         net (fo=1, routed)           0.000     2.039    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[20]
    SLICE_X83Y99         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.855     0.932    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X83Y99         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.215     1.147    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.092     1.239    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/mipi_tx_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.465%)  route 0.176ns (55.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X65Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_line_byte_count_reg[1]/Q
                         net (fo=3, routed)           0.176     2.011    nolabel_line281/R_csi_line_byte_count[1]
    SLICE_X67Y99         FDRE                                         r  nolabel_line281/mipi_tx_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.851     0.928    nolabel_line281/mipi_fifo_clk
    SLICE_X67Y99         FDRE                                         r  nolabel_line281/mipi_tx_size_reg[1]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.066     1.209    nolabel_line281/mipi_tx_size_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.065%)  route 0.267ns (61.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_csi_data_type_reg[3]/Q
                         net (fo=1, routed)           0.267     2.123    nolabel_line281/R_csi_data_type[3]
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.937     1.014    nolabel_line281/mipi_fifo_clk
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[3]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.063     1.292    nolabel_line281/R_csi_data_type_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X63Y101        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[2]/Q
                         net (fo=1, routed)           0.293     2.127    nolabel_line281/R_csi_data_type[2]
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.937     1.014    nolabel_line281/mipi_fifo_clk
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[2]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.063     1.292    nolabel_line281/R_csi_data_type_regd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.227%)  route 0.282ns (68.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X56Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  nolabel_line105/R_csi_line_byte_count_reg[17]/Q
                         net (fo=2, routed)           0.282     2.104    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[127]
    SLICE_X54Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.847     0.924    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8/CLK
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.215     1.139    
    SLICE_X54Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.269    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][127]_srl8
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.778%)  route 0.203ns (52.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.316     1.688    nolabel_line105/cfg_bram_clk
    SLICE_X87Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  nolabel_line105/R_csi_line_byte_count_reg[18]/Q
                         net (fo=2, routed)           0.203     2.032    nolabel_line188/ila_0/inst/ila_core_inst/DATA_I[128]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.077 r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig_i_70/O
                         net (fo=1, routed)           0.000     2.077    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[18]
    SLICE_X83Y99         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.855     0.932    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X83Y99         FDRE                                         r  nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.215     1.147    
    SLICE_X83Y99         FDRE (Hold_fdre_C_D)         0.092     1.239    nolabel_line188/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.377%)  route 0.294ns (67.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X65Y101        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_data_type_reg[4]/Q
                         net (fo=1, routed)           0.294     2.129    nolabel_line281/R_csi_data_type[4]
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.937     1.014    nolabel_line281/mipi_fifo_clk
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[4]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.060     1.289    nolabel_line281/R_csi_data_type_regd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_csi_data_type_regd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.975%)  route 0.268ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X62Y103        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/R_csi_data_type_reg[5]/Q
                         net (fo=1, routed)           0.268     2.124    nolabel_line281/R_csi_data_type[5]
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.937     1.014    nolabel_line281/mipi_fifo_clk
    SLICE_X66Y101        FDRE                                         r  nolabel_line281/R_csi_data_type_regd_reg[5]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.053     1.282    nolabel_line281/R_csi_data_type_regd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_control_flags_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line281/R_clk_gating_enable_regd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.291%)  route 0.206ns (55.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.319     1.691    nolabel_line105/cfg_bram_clk
    SLICE_X82Y100        FDRE                                         r  nolabel_line105/R_csi_control_flags_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y100        FDRE (Prop_fdre_C_Q)         0.164     1.855 r  nolabel_line105/R_csi_control_flags_reg[0]/Q
                         net (fo=4, routed)           0.206     2.061    nolabel_line281/R_clk_gating_enable
    SLICE_X82Y99         FDRE                                         r  nolabel_line281/R_clk_gating_enable_regd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.855     0.932    nolabel_line281/mipi_fifo_clk
    SLICE_X82Y99         FDRE                                         r  nolabel_line281/R_clk_gating_enable_regd_reg/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.215     1.147    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.060     1.207    nolabel_line281/R_clk_gating_enable_regd_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.228%)  route 0.271ns (65.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=204, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X61Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_line_byte_count_reg[11]/Q
                         net (fo=3, routed)           0.271     2.105    nolabel_line188/ila_0/inst/ila_core_inst/TRIGGER_I[121]
    SLICE_X54Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.847     0.924    nolabel_line188/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y93         SRL16E                                       r  nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/CLK
                         clock pessimism              0.000     0.924    
                         clock uncertainty            0.215     1.139    
    SLICE_X54Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.248    nolabel_line188/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.858    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.728ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.113%)  route 0.773ns (62.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X101Y80        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.773     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y80        FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.164%)  route 0.624ns (59.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X95Y80         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.624     1.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y80         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 31.735    

Slack (MET) :             31.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.469%)  route 0.647ns (55.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X96Y80         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.647     1.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X95Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X95Y79         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                 31.740    

Slack (MET) :             31.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.994ns  (logic 0.419ns (42.167%)  route 0.575ns (57.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X101Y80        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.575     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y80        FDCE (Setup_fdce_C_D)       -0.217    32.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.783    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 31.789    

Slack (MET) :             31.808ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X94Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X94Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y80         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                 31.808    

Slack (MET) :             31.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.137ns  (logic 0.518ns (45.544%)  route 0.619ns (54.456%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X100Y81        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.619     1.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y80        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 31.816    

Slack (MET) :             31.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.773%)  route 0.610ns (57.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X101Y80        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X101Y79        FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                 31.839    

Slack (MET) :             32.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.889ns  (logic 0.456ns (51.276%)  route 0.433ns (48.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X95Y80         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.433     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X95Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X95Y79         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 32.018    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -4.070ns,  Total Violation      -16.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.070ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.518ns (28.206%)  route 1.319ns (71.794%))
  Logic Levels:           0  
  Clock Path Skew:        -2.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        2.228     2.493    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.890     3.919    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X98Y108        FDRE                                         r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDRE (Prop_fdre_C_Q)         0.518     4.437 r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           1.319     5.756    nolabel_line281/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.686    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 -4.070    

Slack (VIOLATED) :        -2.878ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.580ns (35.263%)  route 1.065ns (64.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.664     1.667    nolabel_line281/mipi_csi0/mod_clk_I_in
    SLICE_X49Y46         FDRE                                         r  nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  nolabel_line281/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.520     2.643    nolabel_line281/mipi_csi0/mod_clk_div[0]
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.767 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.545     3.312    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.187     0.608    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.434    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 -2.878    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.518ns (30.594%)  route 1.175ns (69.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.978     2.228    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     2.746 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.175     3.921    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.518ns (30.619%)  route 1.174ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.978     2.228    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     2.746 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.174     3.920    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 -2.010    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.518ns (33.374%)  route 1.034ns (66.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.978     2.228    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     2.746 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.034     3.780    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.870ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.518ns (33.382%)  route 1.034ns (66.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.978     2.228    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     2.746 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.034     3.780    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.910    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                 -1.870    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 nolabel_line281/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.456ns (53.500%)  route 0.396ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.055     2.305    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line281/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line281/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.396     3.157    nolabel_line281/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     2.446    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line281/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.187     2.311    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.438    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                 -1.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.905%)  route 0.212ns (60.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line281/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line281/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.212     4.461    nolabel_line281/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line281/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.187     2.059    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.946    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.624ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.682ns  (logic 0.164ns (24.057%)  route 0.518ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164     4.246 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.518     4.764    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.764    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.629ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.686ns  (logic 0.164ns (23.903%)  route 0.522ns (76.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164     4.246 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.522     4.769    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.629ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.758ns  (logic 0.164ns (21.650%)  route 0.594ns (78.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 4.551 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.768     4.171    nolabel_line281/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line281/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.288     4.551    nolabel_line281/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X98Y108        FDRE                                         r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDRE (Prop_fdre_C_Q)         0.164     4.715 r  nolabel_line281/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.594     5.309    nolabel_line281/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.680    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           5.309    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.677ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.735ns  (logic 0.164ns (22.320%)  route 0.571ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164     4.246 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.571     4.817    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.817    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.128%)  route 0.577ns (77.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line281/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line281/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X100Y109       FDRE                                         r  nolabel_line281/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.164     4.246 r  nolabel_line281/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.577     4.824    nolabel_line281/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line281/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.140    nolabel_line281/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.824    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             3.153ns  (arrival time - required time)
  Source:                 nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.524ns  (logic 0.227ns (43.352%)  route 0.297ns (56.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 3.894 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     3.930    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.559     3.894    nolabel_line281/mipi_csi0/mod_clk_I_in
    SLICE_X49Y46         FDRE                                         r  nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.128     4.022 f  nolabel_line281/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.082     4.104    nolabel_line281/mipi_csi0/mod_clk_div[1]
    SLICE_X49Y46         LUT2 (Prop_lut2_I1_O)        0.099     4.203 r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.215     4.418    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     1.697    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line281/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.187     1.106    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.265    nolabel_line281/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  3.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.582%)  route 2.135ns (73.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 8.464 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.349     5.959    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y47          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.659     8.464    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y47          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230     8.693    
                         clock uncertainty           -0.092     8.601    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.405     8.196    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.582%)  route 2.135ns (73.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 8.464 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.349     5.959    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y47          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.659     8.464    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y47          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     8.693    
                         clock uncertainty           -0.092     8.601    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.405     8.196    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.582%)  route 2.135ns (73.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 8.464 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.349     5.959    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y47          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.659     8.464    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y47          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230     8.693    
                         clock uncertainty           -0.092     8.601    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.405     8.196    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.196    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.582%)  route 2.135ns (73.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 8.464 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.349     5.959    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y47          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.659     8.464    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y47          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     8.693    
                         clock uncertainty           -0.092     8.601    
    SLICE_X7Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.242    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.773ns (26.582%)  route 2.135ns (73.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 8.464 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.349     5.959    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y47          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.659     8.464    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y47          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230     8.693    
                         clock uncertainty           -0.092     8.601    
    SLICE_X7Y47          FDPE (Recov_fdpe_C_PRE)     -0.359     8.242    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.773ns (27.910%)  route 1.997ns (72.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.211     5.821    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X7Y46          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.658     8.462    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X7Y46          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.405     8.195    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.773ns (27.910%)  route 1.997ns (72.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.211     5.821    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X7Y46          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.658     8.462    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X7Y46          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X7Y46          FDPE (Recov_fdpe_C_PRE)     -0.359     8.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.773ns (27.910%)  route 1.997ns (72.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.211     5.821    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X7Y46          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.658     8.462    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X7Y46          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X7Y46          FDPE (Recov_fdpe_C_PRE)     -0.359     8.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.773ns (27.910%)  route 1.997ns (72.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 8.462 - 5.625 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.757     3.051    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y45         FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDPE (Prop_fdpe_C_Q)         0.478     3.529 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.786     4.315    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y45          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.211     5.821    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_RST
    SLICE_X7Y46          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.658     8.462    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/RD_CLK
    SLICE_X7Y46          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230     8.692    
                         clock uncertainty           -0.092     8.600    
    SLICE_X7Y46          FDPE (Recov_fdpe_C_PRE)     -0.359     8.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.718ns (27.801%)  route 1.865ns (72.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 8.281 - 5.625 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.650     2.944    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y60         FDPE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDPE (Prop_fdpe_C_Q)         0.419     3.363 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.611     3.974    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y60         LUT3 (Prop_lut3_I2_O)        0.299     4.273 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          1.253     5.527    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X43Y59         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.477     8.281    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X43Y59         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229     8.510    
                         clock uncertainty           -0.092     8.418    
    SLICE_X43Y59         FDCE (Recov_fdce_C_CLR)     -0.405     8.013    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  2.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.258%)  route 0.373ns (66.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.205     1.491    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X8Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.865     1.231    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X8Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.286     0.944    
    SLICE_X8Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.877    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.528%)  route 0.444ns (70.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.276     1.561    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X6Y45          FDCE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X6Y45          FDCE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.931%)  route 0.457ns (71.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.596     0.932    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X9Y45          FDRE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.072 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.241    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X9Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.289     1.574    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X4Y45          FDPE                                         f  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.894     1.260    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X4Y45          FDPE                                         r  nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.997    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.926    nolabel_line188/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.245%)  route 0.384ns (64.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.556     0.892    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X34Y60         FDRE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.231    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.276 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.209     1.485    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X37Y60         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.822     1.188    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X37Y60         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.209ns (35.245%)  route 0.384ns (64.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.556     0.892    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X34Y60         FDRE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.231    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.276 f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.209     1.485    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/RST_FULL_FF
    SLICE_X37Y60         FDCE                                         f  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line188/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line188/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.822     1.188    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/WR_CLK
    SLICE_X37Y60         FDCE                                         r  nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.924    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    nolabel_line188/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.248ns,  Total Violation       -1.580ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X109Y77        FDCE (Recov_fdce_C_CLR)     -0.405     4.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X109Y77        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y77        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X109Y77        FDPE (Recov_fdpe_C_PRE)     -0.359     4.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          4.958    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X108Y77        FDCE (Recov_fdce_C_CLR)     -0.319     4.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X108Y77        FDCE (Recov_fdce_C_CLR)     -0.319     4.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X108Y77        FDCE (Recov_fdce_C_CLR)     -0.319     4.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.581%)  route 2.671ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 5.246 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.671     5.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.672     5.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X108Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.138     5.384    
                         clock uncertainty           -0.067     5.317    
    SLICE_X108Y77        FDCE (Recov_fdce_C_CLR)     -0.319     4.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.456ns (15.719%)  route 2.445ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 5.172 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.445     4.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.598     5.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.138     5.310    
                         clock uncertainty           -0.067     5.243    
    SLICE_X103Y77        FDCE (Recov_fdce_C_CLR)     -0.405     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.456ns (15.719%)  route 2.445ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 5.172 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.445     4.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.598     5.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.138     5.310    
                         clock uncertainty           -0.067     5.243    
    SLICE_X103Y77        FDCE (Recov_fdce_C_CLR)     -0.405     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.456ns (15.719%)  route 2.445ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 5.172 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.445     4.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.598     5.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.138     5.310    
                         clock uncertainty           -0.067     5.243    
    SLICE_X103Y77        FDCE (Recov_fdce_C_CLR)     -0.405     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.456ns (15.719%)  route 2.445ns (84.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 5.172 - 3.333 ) 
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.806     1.806    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.768     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X93Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.456     2.489 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.445     4.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        1.612     4.946    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        1.598     5.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.138     5.310    
                         clock uncertainty           -0.067     5.243    
    SLICE_X103Y77        FDCE (Recov_fdce_C_CLR)     -0.405     4.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          4.838    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 -0.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.878%)  route 0.186ns (53.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.600     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y77        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDPE (Prop_fdpe_C_Q)         0.164     0.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.186     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X100Y77        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.867     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X100Y77        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.241     0.703    
    SLICE_X100Y77        FDPE (Remov_fdpe_C_PRE)     -0.071     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.878%)  route 0.186ns (53.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.670ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.600     0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y77        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDPE (Prop_fdpe_C_Q)         0.164     0.834 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.186     1.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X100Y77        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.867     0.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X100Y77        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.241     0.703    
    SLICE_X100Y77        FDPE (Remov_fdpe_C_PRE)     -0.071     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.986%)  route 0.193ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.601     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y79        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X100Y79        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X100Y79        FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.986%)  route 0.193ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.601     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y79        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X100Y79        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X100Y79        FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.986%)  route 0.193ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.601     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y79        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X100Y79        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X100Y79        FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.986%)  route 0.193ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.601     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y79        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X100Y79        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X100Y79        FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.986%)  route 0.193ns (54.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.601     0.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y79        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.835 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.193     1.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X100Y79        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y79        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X100Y79        FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.300%)  route 0.198ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.602     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.300%)  route 0.198ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.602     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X94Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X94Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.300%)  route 0.198ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.597     0.597    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.602     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.198     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X94Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line188/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7616, routed)        0.864     0.864    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line188/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line281/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line281/mipi_csi0/nolabel_line171/O
                         net (fo=4621, routed)        0.869     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X94Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.705    
    SLICE_X94Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X97Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.803    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X97Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.803    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X97Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.803    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X97Y70         FDCE (Recov_fdce_C_CLR)     -0.405    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.803    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.361    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.921    

Slack (MET) :             28.921ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.361    36.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.847    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.921    

Slack (MET) :             28.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.319    36.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.889    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.963    

Slack (MET) :             28.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.319    36.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.889    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.963    

Slack (MET) :             28.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.319    36.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.889    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.963    

Slack (MET) :             28.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.890ns (24.594%)  route 2.729ns (75.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 36.790 - 33.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.778     4.307    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X92Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y66         FDRE (Prop_fdre_C_Q)         0.518     4.825 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X92Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.809 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.987     6.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.326     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y69         LUT1 (Prop_lut1_I0_O)        0.124     7.370 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     7.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X96Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.600    36.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X96Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.453    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X96Y70         FDCE (Recov_fdce_C_CLR)     -0.319    36.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.889    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 28.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDPE (Prop_fdpe_C_Q)         0.128     1.814 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X95Y83         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X95Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.393     1.701    
    SLICE_X95Y83         FDPE (Remov_fdpe_C_PRE)     -0.149     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.550%)  route 0.213ns (56.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X104Y82        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y82        FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.213     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X100Y82        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.872     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X100Y82        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.373     1.721    
    SLICE_X100Y82        FDCE (Remov_fdce_C_CLR)     -0.067     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.829%)  route 0.194ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.194     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.393     1.700    
    SLICE_X94Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.829%)  route 0.194ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.194     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X94Y82         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.871     2.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X94Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.393     1.700    
    SLICE_X94Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.197%)  route 0.199ns (54.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.604     1.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.199     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X95Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X95Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.393     1.699    
    SLICE_X95Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.443    





