--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml COUNT_3B.twx COUNT_3B.ncd -o COUNT_3B.twr COUNT_3B.pcf -ucf
COUNT_3B.ucf

Design file:              COUNT_3B.ncd
Physical constraint file: COUNT_3B.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
UP_DOWN     |    1.235(R)|    0.454(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
COUNT<0>    |    8.844(R)|CLK_BUFGP         |   0.000|
COUNT<1>    |    9.164(R)|CLK_BUFGP         |   0.000|
COUNT<2>    |    8.834(R)|CLK_BUFGP         |   0.000|
COUNT<3>    |    8.883(R)|CLK_BUFGP         |   0.000|
segment7<0> |   10.417(R)|CLK_BUFGP         |   0.000|
segment7<1> |    9.715(R)|CLK_BUFGP         |   0.000|
segment7<2> |    8.847(R)|CLK_BUFGP         |   0.000|
segment7<3> |    9.564(R)|CLK_BUFGP         |   0.000|
segment7<4> |    9.564(R)|CLK_BUFGP         |   0.000|
segment7<5> |    8.596(R)|CLK_BUFGP         |   0.000|
segment7<6> |   10.842(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.226|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 12 18:46:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



