/**
  ******************************************************************************
  * @file    genx320.c
  * @author  PSEE Applications Team
  * @brief   GenX320 driver.
  *          This file provides functions to manage the following
  *          functionalities of the GenX320 sensor:
  *           + Sensor Register Manipulation
  *           + Sensor Bring Up
  *           + Operating Mode Control
  *           + Firmware Flashing
  *           + Mailbox Communication
  *           + ROI Access
  *           + RISC-V Debugger
  *           + Read Statistics Register
  *           + Activity Map Configuration
  *           + SRAM Configuration
  *           + AFK Configuration
  *           + EHC Configuration
  *           + STC Configuration
  *
  ******************************************************************************
  * @attention
  * Copyright (c) Prophesee S.A.
  *
  * Licensed under the Apache License, Version 2.0 (the "License");
  * you may not use this file except in compliance with the License.
  * You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0
  * Unless required by applicable law or agreed to in writing, software distributed under the License is distributed
  * on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  * See the License for the specific language governing permissions and limitations under the License.
  *
  ******************************************************************************
  */

/* Includes ------------------------------------------------------------------*/
#include "py/mphal.h"

#include "omv_csi.h"
#include "psee_genx320.h"

/** @defgroup GenX320 - Sensor Register Manipulation Functions
 *  @brief    Sensor Register Manipulation Functions
 *
@verbatim
 ===============================================================================
                      ##### Sensor Register Manipulation Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) To perform single register access
      (+) To perform sequential register access

@endverbatim
  * @{
  */

/**
  * @brief  Platform dependent function to perform a single-read operation from the sensor's register.
  * @param  register_address Sensor's register from which the data needs to be read
  * @param	buf Pointer to the variable where the data needs to be stored
  */
void psee_sensor_read(uint16_t register_address, uint32_t *buf) {
	uint8_t addr[] = {(register_address >> 8), register_address};
	omv_i2c_write_bytes(&csi.i2c_bus, csi.slv_addr, addr, 2, OMV_I2C_XFER_NO_STOP);
	omv_i2c_read_bytes(&csi.i2c_bus, csi.slv_addr, (uint8_t *) buf, 4, OMV_I2C_XFER_NO_FLAGS);
	*buf = __REV(*buf);
};

/**
  * @brief  Platform dependent function to perform a single-write operation to the sensor's register.
  * @param	register_address Sensor's register to which the data needs to be written
  * @param  register_data Data to be written
  */
void psee_sensor_write(uint16_t register_address, uint32_t register_data) {
	uint8_t buf[] = {(register_address >> 8), register_address,
					 (register_data >> 24), (register_data >> 16), (register_data >> 8), register_data};
	omv_i2c_write_bytes(&csi.i2c_bus, csi.slv_addr, buf, 6, OMV_I2C_XFER_NO_FLAGS);
};

/**
  * @brief  Platform dependent function to perform a sequential-read operation from the sensor's register.
  * @param  reg Sensor's starting register address from which the data needs to be read
  * @param	data Pointer to the array where the data needs to be stored
  * @param  n_word Total number of 32-bits that needs to be read
  */
void psee_sensor_sequential_read(uint16_t reg, uint32_t *data, uint16_t n_word) {
	uint8_t buf[] = {(reg >> 8), reg};
	omv_i2c_write_bytes(&csi.i2c_bus, csi.slv_addr, buf, sizeof(buf), OMV_I2C_XFER_NO_STOP);
	omv_i2c_read_bytes(&csi.i2c_bus, csi.slv_addr, (uint8_t *) data, n_word * sizeof(uint32_t),
					   OMV_I2C_XFER_NO_FLAGS);
	for (int32_t i = 0; i < n_word; i++) {
		data[i] = __builtin_bswap32(data[i]);
	}
}

/**
  * @brief  Platform dependent function to perform a sequential-write operation to the sensor's register.
  * @param  register_data Address of the data array that needs to be written
  * @param  n_bytes Total number of bytes that needs to be written
  */
void psee_sensor_sequential_write(uint8_t *register_data, uint16_t n_bytes) {
	omv_i2c_write_bytes(&csi.i2c_bus, csi.slv_addr, register_data, n_bytes, OMV_I2C_XFER_NO_FLAGS);
}

/**
 * @}
 */

/** @defgroup GenX320 - Sensor Bring Up Functions
 *  @brief    Sensor Bring Up Functions
 *
@verbatim
 ===============================================================================
                      ##### Sensor Bring Up Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Initialize the platform
      (+) Implement platform specific delay function
      (+) Initialize the Sensor
      (+) Execute Operation sequence
          (+) Execute ISSD sequence
          (+) Init sensor in EVT mode
          (+) Init sensor in Histo mode
      (+) Set & Change Bias
      (+) Set CPI
      (+) Set Flip

@endverbatim
  * @{
  */

/**
  * @brief  Platform dependent initialization routine, this can include Sensor reset, Sensor power up, etc.
  */
void psee_sensor_platform_init() {
};

/**
  * @brief  Platform dependent delay function.
  * @param  duration Delay duration in milliseconds
  */
void psee_sleep_ms_imp(uint32_t duration) {
	mp_hal_delay_ms(duration);
};

/**
  * @brief  Platform dependent delay function.
  * @param  duration Delay duration in microseconds
  */
void psee_sleep_us_imp(uint32_t duration) {
	mp_hal_delay_us(duration);
};

/**
 * @brief Function to execute the operation sequence.
 * @param seq Operation sequence that needs to be executed
 */
static void execute_reg_op_sequence(const struct sequence seq) {

    for (unsigned int i = 0; i < seq.len; i++) {
        if (seq.ops[i].op == WRITE) {
            psee_sensor_write(seq.ops[i].args.write.addr, seq.ops[i].args.write.data);
        } else if (seq.ops[i].op == READ) {
            uint32_t data = 0;
            psee_sensor_read(seq.ops[i].args.write.addr, &data);
            (void)data;
            // if (data == seq.ops[i].args.read.data){}
        } else if (seq.ops[i].op == DELAY) {
            uint32_t delay_ms = seq.ops[i].args.delay.us / 1000 < 1 ? 1 : seq.ops[i].args.delay.us / 1000;

            psee_sleep_ms_imp(delay_ms);
        }
        psee_sleep_ms_imp(1);
    }
}

/**
 * @brief Function to execute the Init sequence of the ISSD.
 */
void psee_sensor_init(const struct issd *issd) {

    if (issd)
        execute_reg_op_sequence(issd->init);
}

/**
 * @brief Function to execute the Destroy sequence of the ISSD.
 */
static void destroy(const struct issd *issd) {

    if (issd)
        execute_reg_op_sequence(issd->destroy);
}

/**
 * @brief Function to execute the Start sequence of the ISSD.
 */
void psee_sensor_start(const struct issd *issd) {

    if (issd)
        execute_reg_op_sequence(issd->start);
}

/**
 * @brief Function to execute the Stop sequence of the ISSD.
 */
void psee_sensor_stop(const struct issd *issd) {

    if (issd)
        execute_reg_op_sequence(issd->stop);
}

/**
 * @brief Function to detect the boot mode of the sensor.
 */
static GenX320_Rommode psee_detect_boot_mode() {

	GenX320_Rommode boot_mode = 2;

    /* Read the boot message */
    uint32_t boot_value = psee_get_mbx_misc();

    if (boot_value == 0) {
        boot_mode = RM_IMEM;
    } else if ((boot_value == 0xCAFEBABE) || (boot_value == 0xBAADF00D)) {
        boot_mode = RM_ROM;
    }

    return boot_mode;
}

/**
 * @brief Function to enable and configure the sensor in Event streaming mode.
 */
BIAS_Params_t genx320_default_biases;
GenX320_Rommode genx320_boot_mode;
const struct issd *psee_open_evt() {

    /* Setup I2C */
    psee_sensor_platform_init();
    psee_sleep_ms_imp(100);

    /* Check chip ID */
    uint32_t chip_id;
    psee_sensor_read(SAPHIR_CHIP_ID, &chip_id);
    printf("Sensor ID : %lX \n\r", chip_id);
    if ((chip_id != SAPHIR_MP_ID) && (chip_id != SAPHIR_ES_ID)) {
        while (1)
            ;
    }

    /* Detect the Boot mode */
    genx320_boot_mode = psee_detect_boot_mode();

    if (chip_id == SAPHIR_ES_ID) {
        genx320_default_biases = genx320es_default_biases;
    } else {
        genx320_default_biases = genx320mp_default_biases;
    }

    /* Force CPI with chicken bits */
    psee_sensor_write(TOP_CHICKEN, 0x03E8000A); /*!< EVT */

    /* Start the Init sequence */
    psee_sensor_init(&dcmi_evt);

    /* Configure CPI for event streaming */
    psee_sensor_set_CPI_EVT20();

    return &dcmi_evt;
}

/**
 * @brief Default bias parameters for ES sensor
 */
const BIAS_Params_t genx320es_default_biases = {
    .pr         = 61,
    .fo         = 19,
    .fes        = 63,
    .hpf        = 0,
    .diff_on    = 40,
    .diff       = 51,
    .diff_off   = 28,
    .diff       = 51,
    .inv        = 57,
    .refr       = 82,
    .invp       = 66,
    .req_pu     = 116,
    .sm_pdy     = 164};

/**
 * @brief Default bias parameters for MP sensor
 */
const BIAS_Params_t genx320mp_default_biases = {
    .pr         = 61,
    .fo         = 24, //24 per prophesee to mitigate flickering (34 default)
    .fes        = 63,
    .hpf        = 40,
    .diff_on    = 25, //35 per prophesee to mitigate flickering
    .diff       = 51,
    .diff_off   = 28, //38 per prophesee to mitigate flickering
    .inv        = 57,
    .refr       = 10,
    .invp       = 56,
    .req_pu     = 116,
    .sm_pdy     = 164};

/**
 * @brief Function to set the standard biases
 */
void psee_sensor_set_biases(const BIAS_Params_t *bias) {

    /* PR */
    psee_sensor_write(BIAS_BIAS_PR_HV0, (0x03010000 + bias->pr) | BIAS_PR_HV0_SINGLE_Msk);
    uint32_t bias_pr_val = 0;
    psee_sensor_read(BIAS_BIAS_PR_HV0, &bias_pr_val);
    psee_sensor_write(BIAS_BIAS_PR_HV0, bias_pr_val & ~BIAS_PR_HV0_SINGLE_Msk);

    /* FO */
    psee_sensor_write(BIAS_BIAS_FO_HV0, (0x03010000 + bias->fo) | BIAS_FO_HV0_SINGLE_Msk);
    uint32_t bias_fo_val = 0;
    psee_sensor_read(BIAS_BIAS_FO_HV0, &bias_fo_val);
    psee_sensor_write(BIAS_BIAS_FO_HV0, bias_fo_val & ~BIAS_FO_HV0_SINGLE_Msk);

    /* FES */
    psee_sensor_write(BIAS_BIAS_FES_HV0, (0x01010000 + bias->fes) | BIAS_FES_HV0_SINGLE_Msk);
    uint32_t bias_fes_val = 0;
    psee_sensor_read(BIAS_BIAS_FES_HV0, &bias_fes_val);
    psee_sensor_write(BIAS_BIAS_FES_HV0, bias_fes_val & ~BIAS_FES_HV0_SINGLE_Msk);

    /* HPF */
    psee_sensor_write(BIAS_BIAS_HPF_LV0, (0x03010000 + bias->hpf) | BIAS_HPF_LV0_SINGLE_Msk);
    uint32_t bias_hpf_val = 0;
    psee_sensor_read(BIAS_BIAS_HPF_LV0, &bias_hpf_val);
    psee_sensor_write(BIAS_BIAS_HPF_LV0, bias_hpf_val & ~BIAS_HPF_LV0_SINGLE_Msk);

    /* DIFF ON */
    psee_sensor_write(BIAS_BIAS_DIFF_ON_LV0, (0x01010000 + bias->diff_on) | BIAS_DIFF_ON_LV0_SINGLE_Msk);
    uint32_t bias_diffon_val = 0;
    psee_sensor_read(BIAS_BIAS_DIFF_ON_LV0, &bias_diffon_val);
    psee_sensor_write(BIAS_BIAS_DIFF_ON_LV0, bias_diffon_val & ~BIAS_DIFF_ON_LV0_SINGLE_Msk);

    /* DIFF */
    psee_sensor_write(BIAS_BIAS_DIFF_LV0, (0x01010000 + bias->diff) | BIAS_DIFF_LV0_SINGLE_Msk);
    uint32_t bias_diff_val = 0;
    psee_sensor_read(BIAS_BIAS_DIFF_LV0, &bias_diff_val);
    psee_sensor_write(BIAS_BIAS_DIFF_LV0, bias_diff_val & ~BIAS_DIFF_LV0_SINGLE_Msk);

    /* DIFF OFF */
    psee_sensor_write(BIAS_BIAS_DIFF_OFF_LV0, (0x01010000 + bias->diff_off) | BIAS_DIFF_OFF_LV0_SINGLE_Msk);
    uint32_t bias_diffoff_val = 0;
    psee_sensor_read(BIAS_BIAS_DIFF_OFF_LV0, &bias_diffoff_val);
    psee_sensor_write(BIAS_BIAS_DIFF_OFF_LV0, bias_diffoff_val & ~BIAS_DIFF_OFF_LV0_SINGLE_Msk);

    /* INV */
    psee_sensor_write(BIAS_BIAS_INV_LV0, (0x01010000 + bias->inv) | BIAS_INV_LV0_SINGLE_Msk);
    uint32_t bias_inv_val = 0;
    psee_sensor_read(BIAS_BIAS_INV_LV0, &bias_inv_val);
    psee_sensor_write(BIAS_BIAS_INV_LV0, bias_inv_val & ~BIAS_INV_LV0_SINGLE_Msk);

    /* REFR */
    psee_sensor_write(BIAS_BIAS_REFR_LV0, (0x03010000 + bias->refr) | BIAS_REFR_LV0_SINGLE_Msk);
    uint32_t bias_refr_val = 0;
    psee_sensor_read(BIAS_BIAS_REFR_LV0, &bias_refr_val);
    psee_sensor_write(BIAS_BIAS_REFR_LV0, bias_refr_val & ~BIAS_REFR_LV0_SINGLE_Msk);

    /* INVP */
    psee_sensor_write(BIAS_BIAS_INVP_LV0, (0x03010000 + bias->invp) | BIAS_INVP_LV0_SINGLE_Msk);
    uint32_t bias_invp_val = 0;
    psee_sensor_read(BIAS_BIAS_INVP_LV0, &bias_invp_val);
    psee_sensor_write(BIAS_BIAS_INVP_LV0, bias_invp_val & ~BIAS_INVP_LV0_SINGLE_Msk);

    /* REQ_PU */
    psee_sensor_write(BIAS_BIAS_REQ_PU_LV0, (0x03010000 + bias->req_pu) | BIAS_REQ_PU_LV0_SINGLE_Msk);
    uint32_t bias_reqpu_val = 0;
    psee_sensor_read(BIAS_BIAS_REQ_PU_LV0, &bias_reqpu_val);
    psee_sensor_write(BIAS_BIAS_REQ_PU_LV0, bias_reqpu_val & ~BIAS_REQ_PU_LV0_SINGLE_Msk);

    /* SM_PDy */
    psee_sensor_write(BIAS_BIAS_SM_PDY_LV0, (0x01010000 + bias->sm_pdy) | BIAS_SM_PDY_LV0_SINGLE_Msk);
    uint32_t bias_smpdy_val = 0;
    psee_sensor_read(BIAS_BIAS_SM_PDY_LV0, &bias_smpdy_val);
    psee_sensor_write(BIAS_BIAS_SM_PDY_LV0, bias_smpdy_val & ~BIAS_SM_PDY_LV0_SINGLE_Msk);
}

/**
 * @brief Function to change the Bias setting
 */
void psee_sensor_set_bias(BIAS_Name_t bias, uint32_t val) {

    switch (bias) {
    case PR:
        psee_sensor_write(BIAS_BIAS_PR_HV0, (0x03010000 + val) | BIAS_PR_HV0_SINGLE_Msk);
        uint32_t bias_pr_val = 0;
        psee_sensor_read(BIAS_BIAS_PR_HV0, &bias_pr_val);
        psee_sensor_write(BIAS_BIAS_PR_HV0, bias_pr_val & ~BIAS_PR_HV0_SINGLE_Msk);
        break;
    case FO:
        psee_sensor_write(BIAS_BIAS_FO_HV0, (0x03010000 + val) | BIAS_FO_HV0_SINGLE_Msk);
        uint32_t bias_fo_val = 0;
        psee_sensor_read(BIAS_BIAS_FO_HV0, &bias_fo_val);
        psee_sensor_write(BIAS_BIAS_FO_HV0, bias_fo_val & ~BIAS_FO_HV0_SINGLE_Msk);
        break;
    case FES:
        psee_sensor_write(BIAS_BIAS_FES_HV0, (0x01010000 + val) | BIAS_FES_HV0_SINGLE_Msk);
        uint32_t bias_fes_val = 0;
        psee_sensor_read(BIAS_BIAS_FES_HV0, &bias_fes_val);
        psee_sensor_write(BIAS_BIAS_FES_HV0, bias_fes_val & ~BIAS_FES_HV0_SINGLE_Msk);
        break;
    case HPF:
        psee_sensor_write(BIAS_BIAS_HPF_LV0, (0x03010000 + val) | BIAS_HPF_LV0_SINGLE_Msk);
        uint32_t bias_hpf_val = 0;
        psee_sensor_read(BIAS_BIAS_HPF_LV0, &bias_hpf_val);
        psee_sensor_write(BIAS_BIAS_HPF_LV0, bias_hpf_val & ~BIAS_HPF_LV0_SINGLE_Msk);
        break;
    case DIFF_ON:
        psee_sensor_write(BIAS_BIAS_DIFF_ON_LV0, (0x01010000 + val) | BIAS_DIFF_ON_LV0_SINGLE_Msk);
        uint32_t bias_diffon_val = 0;
        psee_sensor_read(BIAS_BIAS_DIFF_ON_LV0, &bias_diffon_val);
        psee_sensor_write(BIAS_BIAS_DIFF_ON_LV0, bias_diffon_val & ~BIAS_DIFF_ON_LV0_SINGLE_Msk);
        break;
    case DIFF:
        psee_sensor_write(BIAS_BIAS_DIFF_LV0, (0x01010000 + val) | BIAS_DIFF_LV0_SINGLE_Msk);
        uint32_t bias_diff_val = 0;
        psee_sensor_read(BIAS_BIAS_DIFF_LV0, &bias_diff_val);
        psee_sensor_write(BIAS_BIAS_DIFF_LV0, bias_diff_val & ~BIAS_DIFF_LV0_SINGLE_Msk);
        break;
    case DIFF_OFF:
        psee_sensor_write(BIAS_BIAS_DIFF_OFF_LV0, (0x01010000 + val) | BIAS_DIFF_OFF_LV0_SINGLE_Msk);
        uint32_t bias_diffoff_val = 0;
        psee_sensor_read(BIAS_BIAS_DIFF_OFF_LV0, &bias_diffoff_val);
        psee_sensor_write(BIAS_BIAS_DIFF_OFF_LV0, bias_diffoff_val & ~BIAS_DIFF_OFF_LV0_SINGLE_Msk);
        break;
    case INV:
        psee_sensor_write(BIAS_BIAS_INV_LV0, (0x01010000 + val) | BIAS_INV_LV0_SINGLE_Msk);
        uint32_t bias_inv_val = 0;
        psee_sensor_read(BIAS_BIAS_INV_LV0, &bias_inv_val);
        psee_sensor_write(BIAS_BIAS_INV_LV0, bias_inv_val & ~BIAS_INV_LV0_SINGLE_Msk);
        break;
    case REFR:
        psee_sensor_write(BIAS_BIAS_REFR_LV0, (0x03010000 + val) | BIAS_REFR_LV0_SINGLE_Msk);
        uint32_t bias_refr_val = 0;
        psee_sensor_read(BIAS_BIAS_REFR_LV0, &bias_refr_val);
        psee_sensor_write(BIAS_BIAS_REFR_LV0, bias_refr_val & ~BIAS_REFR_LV0_SINGLE_Msk);
        break;
    case INVP:
        psee_sensor_write(BIAS_BIAS_INVP_LV0, (0x03010000 + val) | BIAS_INVP_LV0_SINGLE_Msk);
        uint32_t bias_invp_val = 0;
        psee_sensor_read(BIAS_BIAS_INVP_LV0, &bias_invp_val);
        psee_sensor_write(BIAS_BIAS_INVP_LV0, bias_invp_val & ~BIAS_INVP_LV0_SINGLE_Msk);
        break;
    case REQ_PU:
        psee_sensor_write(BIAS_BIAS_REQ_PU_LV0, (0x03010000 + val) | BIAS_REQ_PU_LV0_SINGLE_Msk);
        uint32_t bias_reqpu_val = 0;
        psee_sensor_read(BIAS_BIAS_REQ_PU_LV0, &bias_reqpu_val);
        psee_sensor_write(BIAS_BIAS_REQ_PU_LV0, bias_reqpu_val & ~BIAS_REQ_PU_LV0_SINGLE_Msk);
        break;
    case SM_PDY:
        psee_sensor_write(BIAS_BIAS_SM_PDY_LV0, (0x01010000 + val) | BIAS_SM_PDY_LV0_SINGLE_Msk);
        uint32_t bias_smpdy_val = 0;
        psee_sensor_read(BIAS_BIAS_SM_PDY_LV0, &bias_smpdy_val);
        psee_sensor_write(BIAS_BIAS_SM_PDY_LV0, bias_smpdy_val & ~BIAS_SM_PDY_LV0_SINGLE_Msk);
        break;
    default:
        break;
    }
}

/**
 * @brief Function to configure the CPI and configure the sensor data format in EVT2.0
 */
void psee_sensor_set_CPI_EVT20() {

    /* Set EVT20 mode */
    psee_sensor_write(EDF_CONTROL, 0x00UL); /*!< Event Format : Legacy EVT2.0 */

    /* Configure Packet and Frame sizes */
    psee_sensor_write(CPI_FRAME_SIZE_CONTROL, 0x4UL); /*!< Frame Size in Packets : 4 Packets */

    /* Polarities fr VSYNC & HSYNC */
    psee_sensor_write(CPI_OUTPUT_IF_CONTROL, CPI_OUTPUT_IF_CONTROL_HSYNC_POL |   /*!< HSYNC polarity control : Synchronize at active high */
                                                 CPI_OUTPUT_IF_CONTROL_VSYNC_POL /*!< VSYNC polarity control : Synchronize at active high */
    );

    /* Enable dropping */
    psee_sensor_write(RO_READOUT_CTRL, RO_READOUT_CTRL_DIGITAL_PIPE_EN |     /*!< Enable Whole Readout block */
                                           RO_READOUT_CTRL_AVOID_BPRESS_TD | /*!< Avoid back pressure propagation when readout is busy */
                                           RO_READOUT_CTRL_DROP_EN |         /*!< Drop all events at the output of the RO except first events and timer high */
                                           RO_READOUT_CTRL_DROP_ON_FULL_EN   /*!< Drop a packet only if cannot be accepted by the following stage */
    );

    /* Configure CPI Pipeline */
    psee_sensor_write(CPI_PIPELINE_CONTROL, CPI_PIPELINE_CONTROL_ENABLE |                       /*!< Enable Output Interface */
                                                CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE |           /*!< Output Interface Mode : DCMI */
                                                CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE | /*!< Fixed Packet Size */
                                                CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE |  /*!< Fixed Frame Size */
                                                CPI_PIPELINE_CONTROL_CLK_OUT_EN                 /*!< Enable Clock Out */
    );
}

/**
 * @brief Function to configure CPI and configure the sensor data format in HISTO3D (WIP)
 */
void psee_sensor_set_CPI_HISTO() {

    /* Polarities for VSYNC & HSYNC */
    psee_sensor_write(CPI_OUTPUT_IF_CONTROL, CPI_OUTPUT_IF_CONTROL_HSYNC_POL |   /*!< HSYNC polarity control : Synchronize at active high */
                                                 CPI_OUTPUT_IF_CONTROL_VSYNC_POL /*!< VSYNC polarity control : Synchronize at active high */
    );

    /* Enable dropping */
    psee_sensor_write(RO_READOUT_CTRL, RO_READOUT_CTRL_DIGITAL_PIPE_EN |     /*!< Enable Whole Readout block */
                                           RO_READOUT_CTRL_AVOID_BPRESS_TD | /*!< Avoid back pressure propagation when readout is busy */
                                           RO_READOUT_CTRL_DROP_EN |         /*!< Drop all events at the output of the RO except first events and timer high */
                                           RO_READOUT_CTRL_DROP_ON_FULL_EN   /*!< Drop a packet only if cannot be accepted by the following stage */
    );
}

/**
 * @brief Function to flip
 * @param flip_x To indicate that x axis needs to be flipped
 * @param flip_y To indicate that y axis needs to be flipped
 */
void psee_sensor_set_flip(uint32_t flip_x, uint32_t flip_y) {

    uint32_t reg_val;

    /* Read the old value*/
    psee_sensor_read(RO_READOUT_CTRL, &reg_val);
    reg_val &= 0x003FF6FF;

    /* Check if it is a X axis flip*/
    if (flip_x)
        reg_val |= (flip_x << 6);
    else
        reg_val &= ~(flip_x << 6);

    /* Check if it is a Y axis flip*/
    if (flip_y)
        reg_val |= (flip_y << 7);
    else
        reg_val &= ~(flip_y << 7);

    /* Update the new value*/
    psee_sensor_write(RO_READOUT_CTRL, reg_val);
}

/**
 * @brief Function to execute mipi_phy power down sequence.
 */
static void mipi_dphy_power_down() {

    /* MIPI Power and Clock control */
    psee_sensor_write(MIPI_CSI_POWER, (0UL << MIPI_CSI_POWER_CL_ENABLE_Pos) |   /*!< Clock lane power up input signal */
                                          (0UL << MIPI_CSI_POWER_DL_ENABLE_Pos) /*!< Data lane power up input signal */
    );

    psee_sensor_write(MIPI_CSI_CLK_CTRL, (0UL << MIPI_CSI_CLK_CTRL_STBUS_EN_Pos) |         /*!< STbus clock */
                                             (0UL << MIPI_CSI_CLK_CTRL_CL_CLKESC_EN_Pos) | /*!< Clock Lane escape clock */
                                             (0UL << MIPI_CSI_CLK_CTRL_DL_CLKESC_EN_Pos)   /*!< Data Lane escape clock */
    );

    psee_sensor_write(MIPI_CSI_POWER, (0UL << MIPI_CSI_POWER_CL_RSTN_Pos) |   /*!< Asynchronous Reset of Clock Lane */
                                          (0UL << MIPI_CSI_POWER_DL_RSTN_Pos) /*!< Asynchronous Reset of Data Lane */
    );

    psee_sensor_write(MIPI_CSI_CLK_CTRL, (0UL << MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Pos)); /*!< Escape clock */

    /* Disable Calibration */
    psee_sensor_write(LDO_PMU, (0UL << LDO_PMU_V2I_CAL_EN_Pos)); /*!< Calibration to adjust resistor value */

    psee_sensor_write(ADC_CONTROL, (0UL << ADC_CONTROL_CLK_EN_Pos)); /*!< ADC Clock */

    psee_sensor_write(MIPI_CSI_POWER, (0UL << MIPI_CSI_POWER_CUR_EN_Pos)); /*!< MIPI Bias */

    /* Disable pmu_icgm, v2i, mipi_v2i */
    psee_sensor_write(LDO_PMU, (0UL << LDO_PMU_ICGM_EN_Pos) |       /*!< CGM Current */
                                   (0UL << LDO_PMU_V2I_EN_Pos) |    /*!< V2i */
                                   (0UL << LDO_PMU_MIPI_V2I_EN_Pos) /*!< Reference bias current for MIPI V2i */
    );

    /* Disable BG */
    psee_sensor_write(LDO_BG, (0UL << LDO_BG_EN_Pos) |       /*!< Bandgap */
                                  (0UL << LDO_BG_BUF_EN_Pos) /*!< Bandgap Buffer */
    );
}

/**
 * @brief Function to read all the sensor clock tree registers and compute the value of each clocks.
 * @args in_freq Sensor input clock in MHz
 */
static clk_freq_dict get_sensor_clk_freq(uint32_t in_freq) {

    /* Create a Instance of Clock frequency structure */
    clk_freq_dict clk_freq;

    /* Reset the values */
    clk_freq.in_freq = in_freq;
    clk_freq.sys_freq = 0;
    clk_freq.evt_icn_freq = 0;
    clk_freq.cpu_ss_freq = 0;
    clk_freq.pll_in_freq = 0;
    clk_freq.pll_vco_freq = 0;
    clk_freq.phy_freq = 0;
    clk_freq.mipi_freq = 0;
    clk_freq.esc_freq = 0;

    /* Get sys clock freq */
    uint32_t sys_clk_ctrl = 0, sys_clk_switch = 0, sys_clk_auto_mode = 0;
    psee_sensor_read(SYS_CLK_CTRL, &sys_clk_ctrl);
    sys_clk_switch = (sys_clk_ctrl & SYS_CLK_CTRL_SWITCH_Msk) >> SYS_CLK_CTRL_SWITCH_Pos;

    if (sys_clk_switch == 0) {
        clk_freq.sys_freq = clk_freq.in_freq;
    } else {
        /* Get all PLL freq */
        uint32_t ref_clk_ctrl = 0, ref_clk_switch = 0, ref_clk_div = 0;
        psee_sensor_read(REF_CLK_CTRL, &ref_clk_ctrl);
        ref_clk_switch = (ref_clk_ctrl & REF_CLK_CTRL_SWITCH_Msk) >> REF_CLK_CTRL_SWITCH_Pos;

        if (ref_clk_switch == 0) {
            clk_freq.pll_in_freq = clk_freq.in_freq;
        } else {
            ref_clk_div = (ref_clk_ctrl & REF_CLK_CTRL_DIV_Msk) >> REF_CLK_CTRL_DIV_Pos;
            clk_freq.pll_in_freq = clk_freq.in_freq / ref_clk_div;
        }

        uint32_t pll_ctrl = 0, pl_ndiv = 0, pl_odf = 0;
        psee_sensor_read(PLL_CTRL, &pll_ctrl);
        pl_ndiv = (pll_ctrl & PLL_CTRL_PL_NDIV_Msk) >> PLL_CTRL_PL_NDIV_Pos;
        pl_odf = (pll_ctrl & PLL_CTRL_PL_ODF_Msk) >> PLL_CTRL_PL_ODF_Pos;
        clk_freq.pll_vco_freq = clk_freq.pll_in_freq * pl_ndiv * 2;
        clk_freq.phy_freq = clk_freq.pll_vco_freq / 2;
        clk_freq.mipi_freq = clk_freq.pll_vco_freq / pl_odf;

        uint32_t phy_clk_div2 = 0, phy_clk_off_count = 0, phy_freq_divider = 0;
        phy_clk_div2 = (sys_clk_ctrl & SYS_CLK_CTRL_PHY_DIV2_Msk) >> SYS_CLK_CTRL_PHY_DIV2_Pos;
        phy_clk_off_count = (sys_clk_ctrl & SYS_CLK_CTRL_PHY_OFF_COUNT_Msk) >> SYS_CLK_CTRL_PHY_OFF_COUNT_Pos;

        if (phy_clk_div2 == 0) {
            phy_freq_divider = phy_clk_off_count + 3;
        } else {
            phy_freq_divider = ((phy_clk_off_count + 3) << 1);
        }
        clk_freq.sys_freq = clk_freq.phy_freq / phy_freq_divider;
    }

    /* Get evt_icn and cpu clock freq */
    sys_clk_auto_mode = (sys_clk_ctrl & SYS_CLK_CTRL_AUTO_MODE_Msk) >> SYS_CLK_CTRL_AUTO_MODE_Pos;

    uint32_t evt_icn_clk_ctrl = 0, evt_icn_clk_switch = 0, esp_clk_en = 0;
    psee_sensor_read(EVT_ICN_CLK_CTRL, &evt_icn_clk_ctrl);
    evt_icn_clk_switch = (evt_icn_clk_ctrl & EVT_ICN_CLK_CTRL_SWITCH_Msk) >> EVT_ICN_CLK_CTRL_SWITCH_Pos;

    uint32_t cpu_ss_clk_ctrl = 0, cpu_ss_clk_switch = 0;
    psee_sensor_read(CPU_SS_CLK_CTRL, &cpu_ss_clk_ctrl);
    cpu_ss_clk_switch = (cpu_ss_clk_ctrl & CPU_SS_CLK_CTRL_SWITCH_Msk) >> CPU_SS_CLK_CTRL_SWITCH_Pos;

    if (((sys_clk_auto_mode == 0) && (evt_icn_clk_switch == 1)) || ((sys_clk_auto_mode == 1) && (sys_clk_switch == 1))) {
        uint32_t evt_icn_clk_div = (evt_icn_clk_ctrl & CPU_SS_CLK_CTRL_DIV_Msk) >> CPU_SS_CLK_CTRL_DIV_Pos;
        clk_freq.evt_icn_freq = clk_freq.sys_freq / evt_icn_clk_div;
    } else {
        clk_freq.evt_icn_freq = clk_freq.sys_freq;
    }

    if (((sys_clk_auto_mode == 0) && (cpu_ss_clk_switch == 1)) || ((sys_clk_auto_mode == 1) && (sys_clk_switch == 1))) {
        uint32_t cpu_ss_clk_div = (cpu_ss_clk_ctrl & CPU_SS_CLK_CTRL_DIV_Msk) >> CPU_SS_CLK_CTRL_DIV_Pos;
        clk_freq.cpu_ss_freq = clk_freq.sys_freq / cpu_ss_clk_div;
    } else {
        clk_freq.cpu_ss_freq = clk_freq.sys_freq;
    }

    /* Get mipi escape clock freq */
    esp_clk_en = (evt_icn_clk_ctrl & EVT_ICN_CLK_CTRL_EN_Msk) >> EVT_ICN_CLK_CTRL_EN_Pos;
    if (esp_clk_en == 1) {
        uint32_t mipi_csi_clk_ctrl = 0, txclkesc_en = 0;
        psee_sensor_read(MIPI_CSI_CLK_CTRL, &mipi_csi_clk_ctrl);
        txclkesc_en = (mipi_csi_clk_ctrl & MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Msk) >> MIPI_CSI_CLK_CTRL_TXCLKESC_EN_Pos;

        if (txclkesc_en == 1) {
            uint32_t txclkesc_divider = (mipi_csi_clk_ctrl & MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Msk) >> MIPI_CSI_CLK_CTRL_TXCLKESC_DIVIDER_Pos;
            clk_freq.esc_freq = clk_freq.sys_freq / txclkesc_divider;
        }
    }

    return clk_freq;
}

/**
 * @brief Function to execute pll power down sequence
 */
static void pll_power_down_and_switch(uint32_t in_freq) {

    /* Read sensor clock tree */
    clk_freq_dict clk_freq;
    clk_freq = get_sensor_clk_freq(in_freq);

    /* Put back the cpu_ss and evt_icn clocks to sys_freq/2 before switch the sys clock to ref clock */
    if (clk_freq.sys_freq != clk_freq.cpu_ss_freq) {
        psee_sensor_write(CPU_SS_CLK_CTRL, (2UL << CPU_SS_CLK_CTRL_DIV_Pos));
    }
    if (clk_freq.sys_freq != clk_freq.evt_icn_freq) {
        psee_sensor_write(EVT_ICN_CLK_CTRL, (2UL << EVT_ICN_CLK_CTRL_DIV_Pos));
    }

    /* Switch sys clock and pll power down */
    if (clk_freq.pll_vco_freq != 0) {
        psee_sensor_write(SYS_CLK_CTRL, (1UL << SYS_CLK_CTRL_EN_Pos) |
                                            (0UL << SYS_CLK_CTRL_SWITCH_Pos));

        psee_sensor_write(SYS_CLK_CTRL, (0UL << SYS_CLK_CTRL_EN_Pos) |
                                            (0UL << SYS_CLK_CTRL_SWITCH_Pos));

        psee_sensor_write(PLL_CTRL, (0UL << PLL_CTRL_PL_ENABLE_Pos));
    }

    if (clk_freq.sys_freq != clk_freq.cpu_ss_freq) {
        psee_sensor_write(CPU_SS_CLK_CTRL, (0UL << CPU_SS_CLK_CTRL_SWITCH_Pos));
    }

    if (clk_freq.sys_freq != clk_freq.evt_icn_freq) {
        psee_sensor_write(EVT_ICN_CLK_CTRL, (0UL << EVT_ICN_CLK_CTRL_SWITCH_Pos));
    }
}

/**
 * @brief Function to execute the destroy sequence of the ISSD.
 */
void psee_sensor_destroy() {

    /* MIPI power down */
    mipi_dphy_power_down();

    /* PLL power down and switch */
    pll_power_down_and_switch(10);
}

/**
 * @brief Function to reconfigure the sensor.
 */
void psee_sensor_reconfig() {

    /* Execute the DESTROY sequence of the ISSD */
    psee_sensor_destroy();

    /* Execute the INIT sequence of the ISSD */
    psee_sensor_init(current_issd);

    if (current_issd == &dcmi_histo) {
        /* Configure CPI for Histo streaming */
        psee_sensor_set_CPI_HISTO();

        /* Set Flip */
        psee_sensor_set_flip(1, 0);
    } else {
        /* Configure CPI for event streaming */
        psee_sensor_set_CPI_EVT20();

        /* Set Flip */
        psee_sensor_set_flip(0, 0);
    }

    /* Set Standard biases */
    psee_sensor_set_biases(&genx320_default_biases);

    /* Start the sensor */
    psee_sensor_start(current_issd);
}

/**
 * @}
 */

/** @defgroup GenX320 - Operating Mode Control Functions
 *  @brief    Operating Mode Control Functions
 *
@verbatim
 ===============================================================================
                      ##### Operating Mode Control Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) To configure the sensor for different power modes

@endverbatim
  * @{
  */

/**
 * @brief  Function to configure the sensor for streaming mode.
 */
void psee_PM3C_config() {

    /*
     * RO 		- ON
     * CPU 		- ON
     * Clock 	- ON
     * ESP 		- ON
     * CPI 		- ON
     */

    /* CPI Default Pipeline Setting */
    psee_sensor_write(CPI_PIPELINE_CONTROL, CPI_PIPELINE_CONTROL_ENABLE |                       /*!< Enable Output Interface */
                                                CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE |           /*!< Output Interface Mode : DCMI */
                                                CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE | /*!< Fixed Packet Size */
                                                CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE |  /*!< Fixed Frame Size */
                                                CPI_PIPELINE_CONTROL_CLK_OUT_EN                 /*!< Enable Clock Out */
    );
}

/**
 * @brief  Function to configure the sensor in PM3 mode for Histo configuration.
 */
void psee_PM3C_Histo_config() {

    /*
     * RO 		- ON
     * CPU 		- ON
     * Clock 	- ON
     * ESP 		- ON
     * CPI 		- ON
     */

    /* CPI Default Pipeline Setting */
    psee_sensor_write(CPI_PIPELINE_CONTROL, CPI_PIPELINE_CONTROL_ENABLE |                        /*!< Enable Output Interface */
                                                CPI_PIPELINE_CONTROL_OUTPUT_IF_MODE |            /*!< Output Interface Mode : DCMI */
                                                CPI_PIPELINE_CONTROL_PACKET_FIXED_SIZE_ENABLE |  /*!< Fixed Packet Size */
                                                CPI_PIPELINE_CONTROL_FRAME_FIXED_SIZE_ENABLE |   /*!< Fixed Frame Size */
                                                CPI_PIPELINE_CONTROL_CLK_OUT_EN |                /*!< Enable Clock Out */
                                                CPI_PIPELINE_CONTROL_CLK_INVERSION |             /*!< Clock is Inverted */
                                                CPI_PIPELINE_CONTROL_CLK_OUT_GATING_ENABLE |     /*!< Clock gating Enabled */
                                                (0x1FUL << CPI_PIPELINE_CONTROL_CLK_TIMEOUT_Pos) /*!< Timeout Cycle */
    );
}

/**
 * @brief  Function to configure the sensor for low power monitor mode.
 */
void psee_PM2_config() {

    /*
     * RO 		- ON
     * CPU 		- ON
     * Clock 	- ON
     * ESP 		- OFF
     * CPI 		- OFF
     */

    /* CPI Hot Disable */
    psee_sensor_write(CPI_PIPELINE_CONTROL, (0x0UL << CPI_PIPELINE_CONTROL_ENABLE_Pos) |  /*!< Disable Output Interface */
                                                CPI_PIPELINE_CONTROL_DROP_NBACKPRESSURE | /*!< Drop the back-pressure when the block is disabled */
                                                CPI_PIPELINE_CONTROL_HOT_DISABLE_ENABLE   /*!< Hot Disable Mode */
    );
}

/**
 * @brief  Function to configure the sensor in PM2 mode for Histo configuration.
 */
void psee_PM2_Histo_config() {

    /*
     * RO 		- ON
     * CPU 		- ON
     * Clock 	- ON
     * ESP 		- OFF
     * CPI 		- OFF
     */

    /* CPI Hot Disable */
    psee_sensor_write(CPI_PIPELINE_CONTROL, (0x0UL << CPI_PIPELINE_CONTROL_ENABLE_Pos) /*!< Disable Output Interface */
    );
}

/**
 * @}
 */

/** @defgroup GenX320 - Firmware Flashing Functions
 *  @brief    Firmware Flashing Functions
 *
@verbatim
 ===============================================================================
                      ##### Firmware Flashing Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Flash the firmware
      (+) Start the firmware
      (+) Reset the firmware

@endverbatim
  * @{
  */

/**
 * @brief  Function to flash the firmware using I2C single write.
 * @param  firmwareArray Pointer to the firmware array
 * @param  n_bytes Size of the firmware
 */
FW_StatusTypeDef psee_write_firmware_single(const Firmware *firmwareArray, uint32_t n_bytes) {

    uint32_t prev_addr = 0;

    for (uint32_t i = 0; i < n_bytes; i++) {
        uint32_t offset = (firmwareArray[i].address < DMEM_START) ? firmwareArray[i].address - IMEM_START : firmwareArray[i].address - DMEM_START;
        offset >>= 2;

        /* Check if bank must be changed */
        if (((offset & 0x3F) == 0) || (firmwareArray[i].address != (prev_addr + 4))) {
            uint32_t select = (firmwareArray[i].address < DMEM_START) ? GENX_MEM_BANK_IMEM : GENX_MEM_BANK_DMEM;
            uint32_t bank = offset >> 6;
            psee_sensor_write(MEM_BANK_SELECT, (select << 28) + bank);
        }
        psee_sensor_write(MEM_BANK_MEM0 + ((offset & 0x3F) << 2), firmwareArray[i].value);

        prev_addr = firmwareArray[i].address;
    }

    /* Reset the Mem_bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return fw_OK;
}

/**
 * @brief  Function to test the flashed firmware.
 * @param  firmwareArray Pointer to the firmware array
 * @param  n_bytes Size of the firmware
 * @note   Should be used after flashing the firmware and before starting the firmware
 */
FW_StatusTypeDef psee_test_firmware_single(const Firmware *firmwareArray, uint32_t n_bytes) {

    uint32_t prev_addr = 0;

    for (uint32_t i = 0; i < n_bytes; i++) {
        uint32_t offset = (firmwareArray[i].address < DMEM_START) ? firmwareArray[i].address - IMEM_START : firmwareArray[i].address - DMEM_START;
        offset >>= 2;

        /* Check if bank must be changed */
        if (((offset & 0x3F) == 0) || (firmwareArray[i].address != (prev_addr + 4))) {
            uint32_t select = (firmwareArray[i].address < DMEM_START) ? GENX_MEM_BANK_IMEM : GENX_MEM_BANK_DMEM;
            uint32_t bank = offset >> 6;
            psee_sensor_write(MEM_BANK_SELECT, (select << 28) + bank);
        }

        /* Compare the value */
        uint32_t mem_val = 0;
        psee_sensor_read(MEM_BANK_MEM0 + ((offset & 0x3F) << 2), &mem_val);
        if (mem_val != firmwareArray[i].value) {
            return fw_Flash_Error;
        }

        prev_addr = firmwareArray[i].address;
    }

    /* Reset the Mem_bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return fw_OK;
}

/**
 * @brief  Function to read the firmware register value.
 * @param  reg_address Register address to be read
 * @note   Should be used after flashing the firmware and before starting the firmware
 */
uint32_t psee_read_firmware_register(uint32_t reg_address) {

    uint32_t offset = (reg_address < DMEM_START) ? reg_address - IMEM_START : reg_address - DMEM_START;
    offset >>= 2;

    uint32_t select = (reg_address < DMEM_START) ? GENX_MEM_BANK_IMEM : GENX_MEM_BANK_DMEM;
    uint32_t bank = offset >> 6;
    psee_sensor_write(MEM_BANK_SELECT, (select << 28) + bank);

    uint32_t mem_value = 0;
    psee_sensor_read(MEM_BANK_MEM0 + ((offset & 0x3F) << 2), &mem_value);

    /* Reset the Mem_bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return mem_value;
}

/**
 * @brief  Function to flash the firmware using I2C burst write.
 * @param  firmwareArray Pointer to the firmware array
 * @param  n_bytes Size of the firmware
 */
FW_StatusTypeDef psee_write_firmware_burst(const Firmware *firmwareArray, uint32_t n_bytes) {

    /* Check for invalid pointer */
    if (firmwareArray == NULL) {
        return fw_Error_InvalidPointer;
    }

    /* Check for invalid size */
    if (n_bytes == 0) {
        return fw_Error_InvalidSize;
    }

    uint32_t mem_bank_size[0x80] = {0};
    uint32_t mem_bank_index = 0;
    uint32_t count = 0;
    uint32_t write_count = 0;

    uint32_t reg;
    uint8_t buff[258] = {0};

    /* Calculate the bank index of the first bank */
    uint32_t bank = (firmwareArray[0].address - IMEM_START) / 0x100;

    /* Calculate number of Memory banks required and its corresponding size */
    for (uint32_t i = 0; i < n_bytes; i++) {

        if (firmwareArray[i].address == (IMEM_START + 0x100) + (mem_bank_index * 0x100)) {
            mem_bank_size[mem_bank_index] = count;
            count = 0;
            mem_bank_index++;
        } else if (firmwareArray[i].address == firmwareArray[n_bytes - 1].address) {
            mem_bank_size[mem_bank_index] = count + 1;
            count = 0;
            mem_bank_index++;
        }
        count++;
    }

    /* Write value on the corresponding memory bank */
    for (uint32_t b_index = 0; b_index < mem_bank_index; b_index++) {

        /* Select the memory bank for IMEM */
        psee_sensor_write(MEM_BANK_SELECT, ((0x2 << 28) + (bank + b_index)));

        reg = MEM_BANK_MEM0;

        /* Send the Register Address */
        buff[0] = (uint8_t)((reg & 0x0000ff00) >> 8);
        buff[1] = (uint8_t)(reg & 0x000000ff);

        for (uint32_t d_index = 0; d_index < mem_bank_size[b_index]; d_index++) {
            /* Write value */
            buff[2 + (d_index * 4)] = (uint8_t)((firmwareArray[write_count].value & 0xff000000) >> 24);
            buff[3 + (d_index * 4)] = (uint8_t)((firmwareArray[write_count].value & 0x00ff0000) >> 16);
            buff[4 + (d_index * 4)] = (uint8_t)((firmwareArray[write_count].value & 0x0000ff00) >> 8);
            buff[5 + (d_index * 4)] = (uint8_t)(firmwareArray[write_count].value & 0x000000ff);
            write_count++;
        }

        /* Flash the firmware on the IMEM */
        psee_sensor_sequential_write(buff, ((mem_bank_size[b_index] * 4) + 2));
    }

    /* Reset Memory Bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return fw_OK;
}

/**
 * @brief  Function to start the firmware.
 * @retval FW status
 */
static FW_StatusTypeDef psee_start_fw_imem() {

    /* CPU is active, no reset is applied */
    psee_sensor_write(MBX_CPU_SOFT_RESET, (0UL << MBX_CPU_SOFT_RESET_Pos));

    /* Release the IMEM code execution */
    psee_sensor_write(MBX_CPU_START_EN, MBX_CPU_START_EN_Msk);

    return fw_OK;
}

/**
 * @brief  Function to reset the firmware.
 * @retval FW status
 */
static FW_StatusTypeDef psee_reset_fw_imem() {

    /* Keep CPU core under reset */
    psee_sensor_write(MBX_CPU_START_EN, (0UL << MBX_CPU_START_EN_Pos));

    /* Force a reset on CPU system*/
    psee_sensor_write(MBX_CPU_SOFT_RESET, MBX_CPU_SOFT_RESET_Msk);

    return fw_OK;
}

/**
 * @brief  Function to reset the firmware for ROM_BOOT.
 * @retval FW status
 */
static FW_StatusTypeDef psee_reset_fw_rom() {

    /* Force a reset on CPU system*/
    psee_sensor_write(MBX_CPU_SOFT_RESET, MBX_CPU_SOFT_RESET_Msk);
    psee_sleep_ms_imp(1);

    return fw_OK;
}

/**
 * @brief   Function to start the firmware for ROM_BOOT.
 * @param   jump_add Jump address
 * @retval  FW status
 */
static FW_StatusTypeDef psee_start_fw_rom(uint32_t jump_add) {

    uint32_t boot_address = 0x70000000 | jump_add;

    /* Remove the Reset */
    psee_sensor_write(MBX_CPU_SOFT_RESET, (0UL << MBX_CPU_SOFT_RESET_Pos));

    /* Check if the ROM_BOOT is successful */
    uint32_t mbx_misc_val = psee_get_mbx_misc();
    while (mbx_misc_val != 0xCAFEBABE) {
        mbx_misc_val = psee_get_mbx_misc();
    }

    /* Reconfigure the sensor for CPI */
    psee_sensor_reconfig();

    /* Release the IMEM code execution */
    psee_sensor_write(MBX_CMD_PTR, boot_address);

    /* Check if the application has started processing */
    uint32_t mbx_val = psee_get_mbx_misc();
    while (mbx_val == 0xCAFEBABE) {
        mbx_val = psee_get_mbx_misc();
    }

    return fw_OK;
}

/**
 * @brief  Function to start the RISC-V firmware.
 * @param  jump_add Jump address for boot from ROM
 * @retval FW status
 */
FW_StatusTypeDef psee_start_firmware(GenX320_Rommode boot_mode, uint32_t jump_add) {

    /* Check the boot mode and flash the FW accordingly */
    if (boot_mode == RM_IMEM) {
        psee_start_fw_imem();
    } else if (boot_mode == RM_ROM) {
        psee_start_fw_rom(jump_add);
    }
    return fw_OK;
}

/**
 * @brief  Function to reset the RISC-V firmware.
 * @retval FW status
 */
FW_StatusTypeDef psee_reset_firmware(GenX320_Rommode boot_mode) {

    /* Check the boot mode and reset the FW accordingly */
    if (boot_mode == RM_IMEM) {
        psee_reset_fw_imem();
    } else if (boot_mode == RM_ROM) {
        psee_reset_fw_rom();
    }
    return fw_OK;
}

/**
 * @}
 */

/** @defgroup GenX320 - Mailbox Communication Functions
 *  @brief    Mailbox Communication Functions
 *
@verbatim
 ===============================================================================
                      ##### Mailbox Communication Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Write on the Mailbox MISC/CMD_PTR/STATUS_PTR registers
      (+) Read from the Mailbox MISC/CMD_PTR/STATUS_PTR registers

@endverbatim
  * @{
  */

/**
 * @brief  Function to read the 32-bit value from the Mailbox cmd_ptr register.
 * @retval  Value of Mailbox cmd_ptr register
 */
uint32_t psee_get_mbx_cmd_ptr() {

    uint32_t mbx_cmd_ptr = 0;
    psee_sensor_read(MBX_CMD_PTR, &mbx_cmd_ptr);
    return mbx_cmd_ptr;
}

/**
 * @brief  Function to read the 32-bit value from the Mailbox misc register.
 * @retval  Value of Mailbox misc register
 */
uint32_t psee_get_mbx_misc() {

    uint32_t mbx_misc = 0;
    psee_sensor_read(MBX_MISC, &mbx_misc);
    return mbx_misc;
}

/**
 * @brief  Function to read the 32-bit value from the Mailbox status_ptr register.
 * @retval  Value of Mailbox status_ptr register
 */
uint32_t psee_get_mbx_status_ptr() {

    uint32_t mbx_status_ptr = 0;
    psee_sensor_read(MBX_STATUS_PTR, &mbx_status_ptr);
    return mbx_status_ptr;
}

/**
 * @brief  Function to write a 32-bit value on the Mailbox cmd_ptr register.
 * @param  val Data to be written on the Mailbox cmd_ptr register
 */
void psee_set_mbx_cmd_ptr(uint32_t val) {

    psee_sensor_write(MBX_CMD_PTR, val);
}

/**
 * @brief  Function to write a 32-bit value on the Mailbox misc register.
 * @param  val Data to be written on the Mailbox misc register
 */
void psee_set_mbx_misc(uint32_t val) {

    psee_sensor_write(MBX_MISC, val);
}

/**
 * @brief  Function to write a 32-bit value on the Mailbox status_ptr register.
 * @param  val Data to be written on the Mailbox status_ptr register
 */
void psee_set_mbx_status_ptr(uint32_t val) {

    psee_sensor_write(MBX_STATUS_PTR, val);
}

/**
 * @}
 */

/** @defgroup GenX320 - ROI Access Functions
 *  @brief    ROI Access Functions
 *
@verbatim
 ===============================================================================
                      ##### ROI Access Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Read/Write ROI Registers

@endverbatim
  * @{
  */

/**
 * @brief  Function to write a 32-bit value on the TD_ROI_X register
 * @param	offset Register Offset
 * @param  val Data to be written on the TD_ROI_X register
 */
void psee_write_ROI_X(uint32_t offset, uint32_t val) {

    psee_sensor_write(ROI_TD_ROI_X00 + offset, val);
}

/**
 * @brief  Function to write a 32-bit value on the TD_ROI_Y register
 * @param	offset Register Offset
 * @param  val Data to be written on the TD_ROI_Y register
 */
void psee_write_ROI_Y(uint32_t offset, uint32_t val) {

    psee_sensor_write(ROI_TD_ROI_Y00 + offset, val);
}

/**
 * @brief  Function to write a 32-bit value on the TD_ROI_CTR register
 * @param  val Data to be written on the TD_ROI_CTR register
 */
void psee_write_ROI_CTRL(uint32_t val) {

    psee_sensor_write(ROI_CTRL, val);
}

/**
 * @}
 */

/** @defgroup GenX320 - RISC-V Debugger Function
 *  @brief    RISC-V Debugger Function
 *
@verbatim
 ===============================================================================
                      ##### RISC-V Debugger Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Read value from the RISC-V MCU with a handshake mechanism
      (+) Read from DMEM

@endverbatim
  * @{
  */

/**
 * @brief  Helper function of the debugger, which reads one 32-bit value from
 * the RISC-V and sends an acknowledgment to receive the next value.
 * @retval  Value of Mailbox status_ptr register
 */
uint32_t psee_mbx_read_uint32() {

    /* Wait until a new value is available */
    while (psee_get_mbx_misc() == 0)
        ;

    /* Get the value from the RISC V */
    uint32_t val = psee_get_mbx_status_ptr();

    /* Indicate that the value has been consumed */
    psee_set_mbx_misc(0);

    return val;
}

/**
 * @brief  Decoder function to decode the message sent from the RISC-V.
 */
void psee_decode_debugger() {

    printf("Starting Debugger...\r\n");

    while (1) {
        uint32_t v = psee_mbx_read_uint32();
        for (int pos = 0; pos < sizeof(uint32_t); ++pos) {
            char c = v & 0xff;
            if (c == 0) {
                printf("\r");
                break;
            }
            putchar(c);
            v >>= 8;
        }
        fflush(stdout);
    }
}

/**
 * @brief  Function to read the 32-bit value from a DMEM register.
 * @param  address Address of the DMEM register
 * @retval  Value of the DMEM register
 */
uint32_t psee_sensor_read_dmem(uint32_t address) {

    static uint32_t offsets[0x80] = {0};

    /* Sensor read variable */
    uint32_t dmem_data;

    /* Calculate the bank index */
    uint32_t bank = (address - DMEM_START) / 0x100;

    /* Calculate the offset */
    offsets[bank] = (address - DMEM_START) - (bank * 0x100);

    if (bank < 0x80) {
        /* Select the memory bank for DMEM */
        psee_sensor_write(MEM_BANK_SELECT, ((0x3 << 28) + bank));

        /* Read the value from corresponding bank */
        psee_sensor_read((MEM_BANK_MEM0 + offsets[bank]), &dmem_data);
    }

    /* Reset the Mem_bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return dmem_data;
}

/**
 * @brief  Function to read the 32-bit value from a IMEM register.
 * @param  address Address of the IMEM register
 * @retval  Value of the IMEM register
 */
uint32_t psee_sensor_read_imem(uint32_t address) {

    static uint32_t offsets[0x80] = {0};

    /* Sensor read variable */
    uint32_t imem_data;

    /* Calculate the bank index */
    uint32_t bank = (address - IMEM_START) / 0x100;

    /* Calculate the offset */
    offsets[bank] = (address - IMEM_START) - (bank * 0x100);

    if (bank < 0x80) {
        /* Select the memory bank for DMEM */
        psee_sensor_write(MEM_BANK_SELECT, ((0x2 << 28) + bank));

        /* Read the value from corresponding bank */
        psee_sensor_read((MEM_BANK_MEM0 + offsets[bank]), &imem_data);
    }

    /* Reset the Mem_bank */
    psee_sensor_write(MEM_BANK_SELECT, 0x00000000);

    return imem_data;
}

/**
 * @}
 */

/** @defgroup GenX320 - Statistics Register Read Functions
 *  @brief    Statistics Register Read Functions
 *
@verbatim
 ===============================================================================
                      ##### Statistics Register Read Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Read from low power event counters
      (+) Read total pixel's CD events

@endverbatim
  * @{
  */

/**
 * @brief  Reads the counter value from the 16 low-power event counters (RO_LP_CNT00 - RO_LP_CNT15).
 * @param  p_data Pointer to data buffer
 */
void psee_read_ro_lp_evt_cnt(uint32_t *p_data) {

    uint16_t total_counters = 16;
    uint32_t start_address = RO_LP_CNT00;
    uint32_t ro_shadow_status = 0;

    /* Check if shadow status is valid */
    psee_sensor_read(RO_SHADOW_STATUS, &ro_shadow_status);
    while ((ro_shadow_status & 1) != 1) {
        psee_sensor_read(RO_SHADOW_STATUS, &ro_shadow_status);
        psee_sleep_ms_imp(1);
    }

    /* If shadow status is valid read the counter values*/
    psee_sensor_sequential_read(start_address, p_data, total_counters);
}

/**
 * @brief  Reads the value from the RO_EVT_CD_CNT register
 * @retval  Value of the RO_EVT_CD_CNT register
 */
uint32_t psee_read_ro_evt_cd_cnt() {

    uint32_t evt_cd_cnt;

    psee_sensor_read(RO_EVT_CD_CNT, &evt_cd_cnt);
    return evt_cd_cnt;
}

/**
 * @}
 */

/** @defgroup GenX320 - Activity Map Configuration Functions
 *  @brief    Activity Map Configuration Functions
 *
@verbatim
 ===============================================================================
                      ##### Activity Map Configuration Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) To enable the low power event counters and configure it
      (+) To configure the X and Y borders

@endverbatim
  * @{
  */

/**
 * @brief  Function to enable and configure the Activity map
 */
void psee_configure_activity_map() {

    /* Enable Low power control*/
    psee_sensor_write(RO_RO_LP_CTRL, RO_LP_CTRL_CNT_EN |    /*!< Enable the 16 event counters */
                                         RO_LP_CTRL_KEEP_TH /*!< Keep timer high and trash all the rest when in lp_out_disable mode */
    );

    /* Enable Shadow control*/
    psee_sensor_write(RO_SHADOW_CTRL, RO_SHADOW_CTRL_TIMER_EN |        /*!< Enable microsecond-based timer */
                                          RO_SHADOW_CTRL_RESET_ON_COPY /*!< Reset the counters after a copy&reset IRQ */
    );

    /* Set Shadow Timer Threshold - Accumulation Time */
    psee_sensor_write(RO_SHADOW_TIMER_THRESHOLD, 25000);
}

/**
 * @brief Default borders for the activity map
 */
AM_Borders_t genx320mp_default_am_borders = {

    .x0 = 0,
    .x1 = 64,
    .x2 = 160,
    .x3 = 256,
    .x4 = 320,
    .y0 = 0,
    .y1 = 64,
    .y2 = 160,
    .y3 = 256,
    .y4 = 320,

};

/**
 * @brief  Function to set the default X and Y borders for the Activity map
 */
void psee_set_default_XY_borders(AM_Borders_t *border) {

    /* Set the default X borders */
    psee_sensor_write(RO_LP_X0, border->x0);
    psee_sensor_write(RO_LP_X1, border->x1);
    psee_sensor_write(RO_LP_X2, border->x2);
    psee_sensor_write(RO_LP_X3, border->x3);
    psee_sensor_write(RO_LP_X4, border->x4);

    /* Set the default Y borders */
    psee_sensor_write(RO_LP_Y0, border->y0);
    psee_sensor_write(RO_LP_Y1, border->y1);
    psee_sensor_write(RO_LP_Y2, border->y2);
    psee_sensor_write(RO_LP_Y3, border->y3);
    psee_sensor_write(RO_LP_Y4, border->y4);
}

/**
 * @}
 */

/** @defgroup GenX320 - SRAM Configuration Functions
 *  @brief    SRAM Configuration Functions
 *
@verbatim
 ===============================================================================
                      ##### SRAM Configuration Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) SRAM Power-Up
      (+) SRAM Power-Down

@endverbatim
  * @{
  */

/**
 * @brief  Function to powerup SRAM
 * @param  module Module to be configured
 */
static void psee_sram_powerup(GenX320_ModulesTypeDef module) {

    uint32_t sram_initn = 0;
    uint32_t sram_pd0 = 0;
    switch (module) {

    case EHC:
        psee_sensor_read(SRAM_INITN, &sram_initn);
        psee_sensor_write(SRAM_INITN, sram_initn |           /*!< Previous State of SRAM_INITN */
                                          SRAM_INITN_EHC_STC /*!< Initialize the memory state machine : EHC's SRAM control init_n */
        );

        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 &              /*!< Previous State of SRAM_PD0 */
                                        ~SRAM_PD0_EHC_PD &  /*!< SRAM's Power Down Register : 0 - EHC's SRAM cuts are supplied */
                                        ~SRAM_PD0_STC0_PD & /*!< SRAM's Power Down Register : 0 - EHC's SRAM cuts are supplied */
                                        ~SRAM_PD0_STC1_PD   /*!< SRAM's Power Down Register : 0 - EHC's SRAM cuts are supplied */
        );
        break;

    case AFK:
        psee_sensor_read(SRAM_INITN, &sram_initn);
        psee_sensor_write(SRAM_INITN, sram_initn |                    /*!< Previous State of SRAM_INITN */
                                          (1UL << SRAM_INITN_AFK_Pos) /*!< Initialize the memory state machine : AFK's SRAM control init_n */
        );

        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 &                  /*!< Previous State of SRAM_PD0 */
                                        ~SRAM_PD0_AFK_ALR_PD &  /*!< SRAM's Power Down Register : 0 - AFK's SRAM cuts are supplied */
                                        ~SRAM_PD0_AFK_STR0_PD & /*!< SRAM's Power Down Register : 0 - AFK's SRAM cuts are supplied */
                                        ~SRAM_PD0_AFK_STR1_PD   /*!< SRAM's Power Down Register : 0 - AFK's SRAM cuts are supplied */
        );
        break;

    case STC:
        psee_sensor_read(SRAM_INITN, &sram_initn);
        psee_sensor_write(SRAM_INITN, sram_initn |                          /*!< Previous State of SRAM_INITN */
                                          (0x1UL << SRAM_INITN_EHC_STC_Pos) /*!< Initialize the memory state machine : EHC's SRAM control init_n */
        );

        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 &            /*!< Previous State of SRAM_PD0 */
                                        ~SRAM_PD0_STC0_PD /*!< SRAM's Power Down Register : 0 - EHC's SRAM cuts are supplied */
        );
        break;

    default:
        break;
    }
}

/**
 * @brief  Function to powerdown SRAM
 * @param  module Module to be configured
 */
static void psee_sram_powerdown(GenX320_ModulesTypeDef module) {

    uint32_t sram_pd0 = 0;
    switch (module) {

    case EHC:
        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 |             /*!< Previous State of SRAM_PD0 */
                                        SRAM_PD0_EHC_PD |  /*!< SRAM's Power Down Register : 1 - EHC's SRAM cuts in powerdown */
                                        SRAM_PD0_STC0_PD | /*!< SRAM's Power Down Register : 1 - EHC's SRAM cuts in powerdown */
                                        SRAM_PD0_STC1_PD   /*!< SRAM's Power Down Register : 1 - EHC's SRAM cuts in powerdown */
        );
        break;

    case AFK:
        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 |                 /*!< Previous State of SRAM_PD0 */
                                        SRAM_PD0_AFK_ALR_PD |  /*!< SRAM's Power Down Register : 1 - AFK's SRAM cuts in powerdown */
                                        SRAM_PD0_AFK_STR0_PD | /*!< SRAM's Power Down Register : 1 - AFK's SRAM cuts in powerdown */
                                        SRAM_PD0_AFK_STR1_PD   /*!< SRAM's Power Down Register : 1 - AFK's SRAM cuts in powerdown */
        );
        break;

    case STC:
        psee_sensor_read(SRAM_PD0, &sram_pd0);
        psee_sensor_write(SRAM_PD0, sram_pd0 |           /*!< Previous State of SRAM_PD0 */
                                        SRAM_PD0_STC0_PD /*!< SRAM's Power Down Register : 1 - EHC's SRAM cuts in powerdown */
        );
        break;

    default:
        break;
    }
}

/**
 * @}
 */

/** @defgroup GenX320 - AFK Configuration Functions
 *  @brief    AFK Configuration Functions
 *
@verbatim
 ===============================================================================
                      ##### AFK Configuration Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Initialize the AFK Handle
      (+) Enable AFK block
      (+) Disable AFK block
      (+) Start AFK statistics
      (+) Stop AFK statistics
      (+) Read AFK total event count
      (+) Read AFK flicker event count
      (+) Get F min
      (+) Get F max
      (+) Get AFK State
      (+) Get AFK Stats

@endverbatim
  * @{
  */

/**
 * @brief  Function to convert frequency to period
 * @param  freq Frequency to be converted
 * @retval period Period that corresponds to the frequency
 */
static uint32_t psee_afk_freq_to_period(const uint32_t freq) {

    /* Convert frequency to period */
    uint32_t period = 1000000 / freq;

    /* Convert it to Units of 128us */
    return period >> 7;
}

/**
 * @brief  Function to compute the invalidation period
 * @param  max_cutoff_period Maximum cut off period
 * @retval clk_freq Frequency of the MCU in MHz
 */
static AFK_InvalidationTypeDef psee_afk_compute_invalidation(const uint32_t max_cutoff_period, const uint32_t evt_clk_freq) {

    AFK_InvalidationTypeDef result;

    /* Processing clock period in nanoseconds */
    uint32_t clk_period_ns = 1000 / evt_clk_freq;
    uint32_t in_parallel = 5;

    float invalidation_period =
        (((2 << 15) - (128 * (3 + max_cutoff_period))) * in_parallel * 1000) / (160 * 5 * clk_period_ns);

    result.dt_fifo_wait_time = 4;

    result.dt_fifo_timeout = floor(invalidation_period) - result.dt_fifo_wait_time;

    if (result.dt_fifo_timeout > 4095) {
        result.dt_fifo_timeout = 4095;
    }

    return result;
}

/**
 * @brief  Function to invert duty cycle
 * @param  duty_cycle Duty cycle to be converted
 * @retval Inverted duty cycle
 */
static int32_t psee_afk_dutycycle_to_idutycycle(float duty_cycle) {
    int32_t inverted_duty_cycle = (int32_t)((1.0 - duty_cycle) * (1 << 4));
    return inverted_duty_cycle;
}

/**
 * @brief  Initializes the AFK Handle
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval AFK status
 */
AFK_StatusTypeDef psee_afk_init(AFK_HandleTypeDef *afk) {

    /* Check the AFK handle allocation */
    if (afk == NULL) {
        return AFK_ERROR;
    }

    /* Reset the block */
    afk->State = AFK_STATE_RESET;
    afk->Stats = AFK_STATS_RESET;
    afk->f_min = 0;
    afk->f_max = 0;
    afk->stats_acc = 1000;

    /* Initialize the block */
    afk->Init = AFK_INIT_DONE;

    return AFK_OK;
}

/**
 * @brief  Function to enable and configure the Anti - Flickering filter.
 * @param  afk Pointer to the AFK handle
 * @param  f_min Minimum frequency
 * @param  f_max Maximum frequency
 * @param  evt_clk_freq System clock frequency in MHZ
 */
AFK_StatusTypeDef psee_afk_activate(AFK_HandleTypeDef *afk, uint16_t f_min, uint16_t f_max, uint16_t evt_clk_freq) {

    /* Check the AFK handle allocation */
    if (afk == NULL) {
        return AFK_ERROR;
    }

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return AFK_STATE_ERROR;
    }

    /* Assert Input frequency */
    if ((f_min < 50) || (f_max > 500)) {
        return AFK_FREQ_ERROR;
    }
    if (f_min > f_max) {
        return AFK_FREQ_ERROR;
    }

    /* Assert Clock Param */
    if ((evt_clk_freq < 10) || (evt_clk_freq > 50)) {
        return AFK_CLK_ERROR;
    }

    /* Assert State */
    if (afk->State != AFK_STATE_BUSY) {

        /* Update the state */
        afk->State = AFK_STATE_BUSY;

        /* Update Params */
        afk->f_min = f_min;
        afk->f_max = f_max;

        /*  Prepare frequency to periods */
        uint32_t filter_period_min_cutoff_period = psee_afk_freq_to_period(f_max);
        uint32_t filter_period_max_cutoff_period = psee_afk_freq_to_period(f_min);
        int32_t filter_period_inverted_duty_cycle = psee_afk_dutycycle_to_idutycycle(0.5);

        /*  Compute Invalidation Speed */
        AFK_InvalidationTypeDef afk_invalidation = psee_afk_compute_invalidation(filter_period_max_cutoff_period, evt_clk_freq);

        /* Internal Algorithm Arguments */
        uint32_t afk_param_counter_low = 4;  /*!< Internal threshold for AFK stop dropping */
        uint32_t afk_param_counter_high = 6; /*!< Internal threshold for AFK start dropping */
        uint32_t afk_param_invert = 0;       /*!< Drop only non-flickering events, let go through only detected flickering events */
        uint32_t afk_param_drop_disable = 0; /*!< Detect but not drop when enabled */

        /* Bypass the block in order to configure AFK parameters */
        psee_sensor_write(AFK_PIPELINE_CONTROL, AFK_PIPELINE_CONTROL_BYPASS); /*!< Bypass the block */

        /* SRAM Powerup */
        psee_sram_powerup(AFK);

        /* Request for Invalidation */
        psee_sensor_write(AFK_INITIALISATION, AFK_INITIALISATION_REQ_INIT); /*!< Force an Initialisation on SRAMs */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(AFK_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Configure the AFK Invalidation */
        psee_sensor_write(AFK_INVALIDATION, (afk_invalidation.dt_fifo_wait_time << AFK_INVALIDATION_DT_FIFO_WAIT_TIME_Pos) | /*!< Deadtime fifo wait time, in unit of clock cycle */
                                                (afk_invalidation.dt_fifo_timeout << AFK_INVALIDATION_DT_FIFO_TIMEOUT_Pos) | /*!< Deadtime fifo time out, in unit of clock cycles */
                                                (5UL << AFK_INVALIDATION_IN_PARALLEL_Pos)                                    /*!< Number of ram invalidated together this is then changed into one hot, in unit of SRAM cut on parallel */
        );

        /* Set the AFK Frequency Bandwidth */
        psee_sensor_write(AFK_FILTER_PERIOD, (filter_period_min_cutoff_period << AFK_FILTER_PERIOD_MIN_CUTOFF_Pos) |              /*!< AntiFlickering Filter : Minimum cutoff period of undesired flickering light */
                                                 (filter_period_max_cutoff_period << AFK_FILTER_PERIOD_MAX_CUTOFF_Pos) |          /*!< AntiFlickering Filter : Maximum  cutoff period of undesired flickering light */
                                                 (filter_period_inverted_duty_cycle << AFK_FILTER_PERIOD_INVERTED_DUTY_CYCLE_Pos) /*!< Flickering duty cycle ratio */
        );

        /* Configure the AFK parameters */
        psee_sensor_write(AFK_AFK_PARAM, (afk_param_counter_high << AFK_PARAM_COUNTER_HIGH_Pos) |   /*!< Hysteresis threshold above which we consider the block flickering */
                                             (afk_param_counter_low << AFK_PARAM_COUNTER_LOW_Pos) | /*!< Hysteresis threshold below which we consider the block is not flickering anymore */
                                             (afk_param_invert << AFK_PARAM_INVERT_Pos) |           /*!< Invert the output of anti-flicker filter : 0 No-flickering event pass */
                                             (afk_param_drop_disable << AFK_PARAM_DROP_DISABLE_Pos) /*!< Enable AFK Dropping */
        );

        /* Enable the AFK Block */
        psee_sensor_write(AFK_PIPELINE_CONTROL, AFK_PIPELINE_CONTROL_ENABLE |                                /*!< Enable the block */
                                                    (0x0UL << AFK_PIPELINE_CONTROL_DROP_NBACKPRESSURE_Pos) | /*!< Propagate Back pressure */
                                                    (0x0UL << AFK_PIPELINE_CONTROL_BYPASS_Pos)               /*!< Disable Bypass */
        );

        /* Update the state */
        afk->State = AFK_STATE_READY;

    } else {

        return AFK_BUSY;
    }

    return AFK_OK;
}

/**
 * @brief  Function to deactivate the Anti - Flickering filter.
 * @param  afk Pointer to the AFK handle
 */
AFK_StatusTypeDef psee_afk_deactivate(AFK_HandleTypeDef *afk) {

    /* Check the AFK handle allocation */
    if (afk == NULL) {
        return AFK_ERROR;
    }

    /* Assert Block Init */
    if (afk->State != AFK_STATE_READY) {
        return AFK_STATE_ERROR;
    }

    /* Bypass the block */
    psee_sensor_write(AFK_PIPELINE_CONTROL, (0x1UL << AFK_PIPELINE_CONTROL_ENABLE_Pos) |   /*!< Enable the block */
                                                (0x1UL << AFK_PIPELINE_CONTROL_BYPASS_Pos) /*!< Enable Bypass */
    );

    /* Assert Block Statistics */
    if (afk->Stats == AFK_STATS_READY) {
        psee_afk_stop_statistics(afk);
    }

    /* SRAM Powerdown */
    psee_sram_powerdown(AFK);

    /* Update the state */
    afk->Init = AFK_INIT_NOT_DONE;
    afk->State = AFK_STATE_RESET;
    afk->Stats = AFK_STATS_RESET;
    afk->f_min = 0;
    afk->f_max = 0;
    afk->stats_acc = 1000;

    return AFK_OK;
}

/**
 * @brief  Function to start the AFK statistics.
 * @param  afk Pointer to the AFK handle
 * @param  acc_time Accumulation time in us
 */
AFK_StatusTypeDef psee_afk_start_statistics(AFK_HandleTypeDef *afk, uint32_t acc_time) {

    /* Check the AFK handle allocation */
    if (afk == NULL) {
        return AFK_ERROR;
    }

    /* Assert Block State */
    if (afk->State != AFK_STATE_READY) {
        return AFK_STATE_ERROR;
    }

    /* Configure the Atomic Register */
    psee_sensor_write(AFK_SHADOW_CTRL, AFK_SHADOW_CTRL_TIMER_EN |        /*!< Enable Microsecond-based Timer */
                                           AFK_SHADOW_CTRL_RESET_ON_COPY /*!< Reset the Counters after a copy&reset IRQ */
    );

    /* Set Shadow Timer Threshold - Accumulation Time */
    psee_sensor_write(AFK_SHADOW_TIMER_THRESHOLD, acc_time); /*!< Accumulation time in Microseconds */

    /* Update Accumulation time */
    afk->stats_acc = acc_time;

    /* Update Status */
    afk->Stats = AFK_STATS_READY;

    return AFK_OK;
}

/**
 * @brief  Function to stop the AFK statistics.
 * @param  afk Pointer to the AFK handle
 * @param  acc_time Accumulation time in us
 */
AFK_StatusTypeDef psee_afk_stop_statistics(AFK_HandleTypeDef *afk) {

    /* Check the AFK handle allocation */
    if (afk == NULL) {
        return AFK_ERROR;
    }

    /* Assert Block Stats */
    if (afk->Stats != AFK_STATS_READY) {
        return AFK_STATS_ERROR;
    }

    /* Configure the Atomic Register */
    psee_sensor_write(AFK_SHADOW_CTRL, (0x0UL << AFK_SHADOW_CTRL_TIMER_EN_Pos)); /*!< Disable Microsecond-based Timer */

    /* Set Shadow Timer Threshold - Accumulation Time */
    psee_sensor_write(AFK_SHADOW_TIMER_THRESHOLD, 1000); /*!< Accumulation time in Microseconds */

    /* Update Accumulation time */
    afk->stats_acc = 1000; /*!< Reset Value */

    /* Update Status */
    afk->Stats = AFK_STATS_RESET;

    return AFK_OK;
}

/**
 * @brief  Function to return the AFK total event count.
 * @param  afk Pointer to the AFK handle
 */
uint32_t psee_afk_read_total_evt_cnt(AFK_HandleTypeDef *afk) {

    /* Assert Block Stats */
    if (afk->Stats != AFK_STATS_READY) {
        return 0;
    }

    /* Wait for shadow valid */
    uint32_t flag_shadow_valid = 0;
    while (flag_shadow_valid != 1) {
        psee_sensor_read(AFK_SHADOW_STATUS, &flag_shadow_valid);
        flag_shadow_valid = (flag_shadow_valid & 1);
    }

    /* Read AFK total event count */
    uint32_t total_evt_cnt = 0;
    psee_sensor_read(AFK_TOTAL_EVT_CNT, &total_evt_cnt);

    /* Clear shadow valid */
    psee_sensor_write(AFK_SHADOW_STATUS, AFK_SHADOW_STATUS_VALID);

    /* Return Count */
    return total_evt_cnt;
}

/**
 * @brief  Function to return the AFK flicker event count.
 * @param  afk Pointer to the AFK handle
 */
uint32_t psee_afk_read_flicker_evt_cnt(AFK_HandleTypeDef *afk) {

    /* Assert Block Stats */
    if (afk->Stats != AFK_STATS_READY) {
        return 0;
    }

    /* Wait for shadow valid */
    uint32_t flag_shadow_valid = 0;
    while (flag_shadow_valid != 1) {
        psee_sensor_read(AFK_SHADOW_STATUS, &flag_shadow_valid);
        flag_shadow_valid = (flag_shadow_valid & 1);
    }

    /* Read AFK flicker event count */
    uint32_t flicker_evt_cnt;
    psee_sensor_read(AFK_FLICKER_EVT_CNT, &flicker_evt_cnt);

    /* Clear shadow valid */
    psee_sensor_write(AFK_SHADOW_STATUS, AFK_SHADOW_STATUS_VALID);

    /* Return Count */
    return flicker_evt_cnt;
}

/**
 * @brief  Return the Minimum frequency
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval Minimum frequency in Hz
 */
uint16_t psee_afk_get_f_min(AFK_HandleTypeDef *afk) {

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return 0;
    }

    /* Return size of Minimum frequency */
    return afk->f_min;
}

/**
 * @brief  Return the Maximum frequency
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval Maximum frequency in Hz
 */
uint16_t psee_afk_get_f_max(AFK_HandleTypeDef *afk) {

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return 0;
    }

    /* Return size of Maximum frequency */
    return afk->f_max;
}

/**
 * @brief  Return the AFK block state
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval AFK block state
 */
AFK_StateTypeDef psee_afk_get_state(AFK_HandleTypeDef *afk) {

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return AFK_STATE_RESET;
    }

    /* Return AFK block state */
    return afk->State;
}

/**
 * @brief  Return the AFK block stats
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval AFK block stats
 */
AFK_StatisticsTypeDef psee_afk_get_stats(AFK_HandleTypeDef *afk) {

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return AFK_STATS_RESET;
    }

    /* Return AFK block stats */
    return afk->Stats;
}

/**
 * @brief  Return the statistics accumulation time
 * @param  afk Pointer to a AFK_HandleTypeDef structure
 * @retval Statistics accumulation time
 */
uint32_t psee_afk_get_stats_acc_time(AFK_HandleTypeDef *afk) {

    /* Assert Block Init */
    if (afk->Init != AFK_INIT_DONE) {
        return 0;
    }

    /* Return statistics accumulation time */
    return afk->stats_acc;
}

/**
 * @}
 */

/** @defgroup GenX320 - EHC Configuration Functions
 *  @brief    EHC Configuration Functions
 *
@verbatim
 ===============================================================================
                      ##### EHC Configuration Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Start the sensor in Histogram mode
      (+) Initialize the EHC Handle
      (+) Enable EHC block
      (+) Disable EHC block
      (+) Get EHC Algo
      (+) Get N Bits size
      (+) Get P Bits size
      (+) Get EHC Accumulation time
      (+) Get Bits padding configuration
      (+) Enable EHC in override mode
      (+) Start Histogram accumulation in override mode
      (+) Drain Histogram in override mode

@endverbatim
  * @{
  */

/**
 * @brief  Function to start the sensor in Histogram mode
 */
const struct issd *psee_open_ehc() {

    /* Setup I2C */
    psee_sensor_platform_init();
    psee_sleep_ms_imp(100);

    /* Check chip ID */
    uint32_t chip_id;
    psee_sensor_read(SAPHIR_CHIP_ID, &chip_id);
    printf("Sensor ID : %lX \n\r", chip_id);
    if ((chip_id != SAPHIR_MP_ID) && (chip_id != SAPHIR_ES_ID)) {
        while (1) {
        };
    }

    /* Detect the Boot mode */
    genx320_boot_mode = psee_detect_boot_mode();

    if (chip_id == SAPHIR_ES_ID) {
        genx320_default_biases = genx320es_default_biases;
    } else {
        genx320_default_biases = genx320mp_default_biases;
    }

    /* Force CPI with chicken bits */
    psee_sensor_write(TOP_CHICKEN, 0x03E8001A);

    /* Start the Init sequence */
    psee_sensor_init(&dcmi_histo);

    /* Configure CPI for Histo streaming */
    psee_sensor_set_CPI_HISTO();

    return &dcmi_histo;
}

/**
 * @brief  Initializes the EHC Handle
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval EHC status
 */
EHC_StatusTypeDef psee_ehc_init(EHC_HandleTypeDef *ehc) {

    /* Check the EHC handle allocation */
    if (ehc == NULL) {
        return EHC_ERROR;
    }

    /* Reset the block */
    ehc->State = EHC_STATE_RESET;
    ehc->Algo = EHC_ALGO_RESET;
    ehc->Trigger = EHC_TRIGGER_RESET;
    ehc->Padding = EHC_PADDING_RESET;
    ehc->Override = EHC_OVERRIDE_RESET;
    ehc->accumulation_period = 0;
    ehc->n_bits_size = 0;
    ehc->p_bits_size = 0;

    /* Initialize the block */
    ehc->Init = EHC_INIT_DONE;

    return EHC_OK;
}

/**
 * @brief  Function to enable and configure the Event Histogram Computer (EHC)
 * @param  ehc Pointer to the EHC structure
 * @param  sel_algo EHC algorithm
 * @param  p_bits_size Container size for positive events
 * @param  n_bits_size Container size for negative events
 * @param  integration_period Accumulation period in us
 * @param  bits_padding Padding control
 */
EHC_StatusTypeDef psee_ehc_activate(EHC_HandleTypeDef *ehc, EHC_AlgoTypeDef sel_algo, uint8_t p_bits_size, uint8_t n_bits_size, uint32_t integration_period, EHC_PaddingTypeDef bits_padding) {

    /* Check the EHC handle allocation */
    if (ehc == NULL) {
        return EHC_ERROR;
    }

    /* Assert Algo */
    if ((sel_algo != EHC_ALGO_DIFF3D) && (sel_algo != EHC_ALGO_HISTO3D)) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Padding */
    if ((bits_padding != EHC_WITH_PADDING) && (bits_padding != EHC_WITHOUT_PADDING)) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Bit Size */
    if (p_bits_size < 0 || p_bits_size >= 8) {
        return EHC_PARAM_ERROR;
    }
    if (n_bits_size < 0 || n_bits_size >= 8) {
        return EHC_PARAM_ERROR;
    }
    if ((p_bits_size + n_bits_size) > 8) {
        return EHC_PARAM_ERROR;
    }
    if (n_bits_size == 0 && sel_algo == EHC_ALGO_DIFF3D) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Integration Period */
    if (integration_period < 0x10 || integration_period > 0x1FFF0) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return EHC_STATE_ERROR;
    }

    /* Select Integration Period as trigger */
    ehc->Trigger = EHC_TRIGGER_INTEGRATION_PERIOD;

    /* Assert State */
    if (ehc->State != EHC_STATE_BUSY) {

        /* Update the state */
        ehc->State = EHC_STATE_BUSY;

        /* Update the Parameters */
        ehc->Algo = sel_algo;
        ehc->p_bits_size = p_bits_size;
        ehc->n_bits_size = n_bits_size;
        ehc->accumulation_period = integration_period;
        ehc->Padding = bits_padding;

        /* Bypass the filter in order to configure */
        psee_sensor_write(EHC_PIPELINE_CONTROL, (0UL << EHC_PIPELINE_CONTROL_ENABLE_Pos)); /*!< Disable the block */

        /* SRAM Powerup */
        psee_sram_powerup(EHC);

        /* EHC Initialisation */
        psee_sensor_write(EHC_INITIALISATION, EHC_INITIALISATION_REQ_INIT); /*!< Force an Initialisation on SRAMs */

        /* EHC Control Configuration */
        psee_sensor_write(EHC_EHC_CONTROL, (sel_algo << EHC_CONTROL_ALGO_SEL_Pos) |       /*!< Select Histo algorithm */
                                               (ehc->Trigger << EHC_CONTROL_TRIG_SEL_Pos) /*!< Close accumulation period by Integration period mode */
        );

        /* EHC Bits Configuration */
        psee_sensor_write(EHC_BITS_SPLITTING, (n_bits_size << EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Pos) |        /*!< Size of negative data container */
                                                  (p_bits_size << EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Pos) |    /*!< Size of positive data container */
                                                  (bits_padding << EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Pos) /*!< Padding mode */
        );

        /* EHC Accumulation time */
        psee_sensor_write(EHC_INTEGRATION_PERIOD, integration_period); /*!< EHC Accumulation time in us */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(EHC_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Enable the filter */
        psee_sensor_write(EHC_PIPELINE_CONTROL, EHC_PIPELINE_CONTROL_ENABLE |                /*!< Enable the filter */
                                                    (0UL << EHC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Disable the filter bypass */
        );

        /* Update the state */
        ehc->State = EHC_STATE_READY;

    } else {

        return EHC_BUSY;
    }

    return EHC_OK;
}

/**
 * @brief  Function to deactivate the Event Histogram Computer (EHC)
 * @param  ehc Pointer to the EHC structure
 */
EHC_StatusTypeDef psee_ehc_deactivate(EHC_HandleTypeDef *ehc) {

    /* Check the EHC handle allocation */
    if (ehc == NULL) {
        return EHC_ERROR;
    }

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return EHC_STATE_ERROR;
    }

    /* Bypass the filter */
    psee_sensor_write(EHC_PIPELINE_CONTROL, (0UL << EHC_PIPELINE_CONTROL_ENABLE_Pos)); /*!< Disable the block */

    /* SRAM Powerdown */
    psee_sram_powerdown(EHC);

    /* Update the state */
    ehc->Init = EHC_INIT_NOT_DONE;
    ehc->State = EHC_STATE_RESET;
    ehc->Algo = EHC_ALGO_RESET;
    ehc->Trigger = EHC_TRIGGER_RESET;
    ehc->Padding = EHC_PADDING_RESET;
    ehc->Override = EHC_OVERRIDE_RESET;
    ehc->accumulation_period = 0;
    ehc->n_bits_size = 0;
    ehc->p_bits_size = 0;

    return EHC_OK;
}

/**
 * @brief  Return the EHC handle Algorithm.
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval EHC Algorithm
 */
EHC_AlgoTypeDef psee_ehc_get_algo(EHC_HandleTypeDef *ehc) {

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return EHC_ALGO_RESET;
    }

    /* Return EHC handle algorithm */
    return ehc->Algo;
}

/**
 * @brief  Return the size of P bits.
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval P bits size
 */
uint8_t psee_ehc_get_p_bits_size(EHC_HandleTypeDef *ehc) {

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return 0;
    }

    /* Return size of P Bits */
    return ehc->p_bits_size;
}

/**
 * @brief  Return the size of N bits.
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval N bits size
 */
uint8_t psee_ehc_get_n_bits_size(EHC_HandleTypeDef *ehc) {

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return 0;
    }

    /* Return size of N Bits */
    return ehc->n_bits_size;
}

/**
 * @brief  Return the EHC accumulation period.
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval EHC accumulation period
 */
uint32_t psee_ehc_get_accumulation_period(EHC_HandleTypeDef *ehc) {

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return 0;
    }

    /* Return EHC accumulation period */
    return ehc->accumulation_period;
}

/**
 * @brief  Return the EHC padding configuration.
 * @param  ehc Pointer to a EHC_HandleTypeDef structure
 * @retval EHC padding configuration
 */
EHC_PaddingTypeDef psee_ehc_get_bits_padding(EHC_HandleTypeDef *ehc) {

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return EHC_PADDING_RESET;
    }

    /* Return EHC padding configuration */
    return ehc->Padding;
}

EHC_StatusTypeDef psee_ehc_activate_override(EHC_HandleTypeDef *ehc, EHC_AlgoTypeDef sel_algo, uint8_t p_bits_size, uint8_t n_bits_size, uint32_t integration_period, EHC_PaddingTypeDef bits_padding, EHC_OverrideTypeDef override) {

    /* Check the EHC handle allocation */
    if (ehc == NULL) {
        return EHC_ERROR;
    }

    /* Assert Override */
    if (override != EHC_OVERRIDE) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Algo */
    if ((sel_algo != EHC_ALGO_DIFF3D) && (sel_algo != EHC_ALGO_HISTO3D)) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Padding */
    if ((bits_padding != EHC_WITH_PADDING) && (bits_padding != EHC_WITHOUT_PADDING)) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Bit Size */
    if (p_bits_size < 0 || p_bits_size >= 8) {
        return EHC_PARAM_ERROR;
    }
    if (n_bits_size < 0 || n_bits_size >= 8) {
        return EHC_PARAM_ERROR;
    }
    if ((p_bits_size + n_bits_size) > 8) {
        return EHC_PARAM_ERROR;
    }
    if (n_bits_size == 0 && sel_algo == EHC_ALGO_DIFF3D) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Integration Period */
    if (integration_period < 0x10 || integration_period > 0x1FFF0) {
        return EHC_PARAM_ERROR;
    }

    /* Assert Block Init */
    if (ehc->Init != EHC_INIT_DONE) {
        return EHC_STATE_ERROR;
    }

    /* Select Integration Period as trigger */
    ehc->Trigger = EHC_TRIGGER_INTEGRATION_PERIOD;

    /* Assert State */
    if (ehc->State != EHC_STATE_BUSY) {

        /* Update the state */
        ehc->State = EHC_STATE_BUSY;

        /* Update the Parameters */
        ehc->Algo = sel_algo;
        ehc->p_bits_size = p_bits_size;
        ehc->n_bits_size = n_bits_size;
        ehc->accumulation_period = integration_period;
        ehc->Padding = bits_padding;
        ehc->Override = override;

        /* Bypass the filter in order to configure */
        psee_sensor_write(EHC_PIPELINE_CONTROL, (0UL << EHC_PIPELINE_CONTROL_ENABLE_Pos)); /*!< Disable the block */

        /* SRAM Powerup */
        psee_sram_powerup(EHC);

        /* EHC Initialisation */
        psee_sensor_write(EHC_INITIALISATION, EHC_INITIALISATION_REQ_INIT); /*!< Force an Initialisation on SRAMs */

        /* EHC Control Configuration */
        psee_sensor_write(EHC_EHC_CONTROL, (sel_algo << EHC_CONTROL_ALGO_SEL_Pos) |       /*!< Select Histo algorithm */
                                               (ehc->Trigger << EHC_CONTROL_TRIG_SEL_Pos) /*!< Close accumulation period by Integration period mode */
        );

        /* EHC Bits Configuration */
        psee_sensor_write(EHC_BITS_SPLITTING, (n_bits_size << EHC_BITS_SPLITTING_NEGATIVE_BIT_LENGTH_Pos) |        /*!< Size of negative data container */
                                                  (p_bits_size << EHC_BITS_SPLITTING_POSITIVE_BIT_LENGTH_Pos) |    /*!< Size of positive data container */
                                                  (bits_padding << EHC_BITS_SPLITTING_OUT_16BITS_PADDING_MODE_Pos) /*!< Padding mode */
        );

        /* EHC Accumulation time */
        psee_sensor_write(EHC_INTEGRATION_PERIOD, 0); /*!< EHC Accumulation time in us */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(EHC_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Enable the filter */
        psee_sensor_write(EHC_PIPELINE_CONTROL, EHC_PIPELINE_CONTROL_ENABLE |                /*!< Enable the filter */
                                                    (0UL << EHC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Disable the filter bypass */
        );

        /* Update the state */
        ehc->State = EHC_STATE_READY;

    } else {

        return EHC_BUSY;
    }

    return EHC_OK;
}

/**
 * @brief  Function to manually start Histo accumulation.
 * @param  ehc Pointer to the EHC structure
 *
 */
EHC_StatusTypeDef psee_ehc_start_histo_acc(EHC_HandleTypeDef *ehc) {

    /* Check if the EHC block is ready */
    if (ehc->State == EHC_STATE_READY && ehc->Override == EHC_OVERRIDE) {

        /* Start Accumulation */
        psee_sensor_write(NFL_PIPELINE_CONTROL, NFL_PIPELINE_CONTROL_ENABLE);
    } else {
        return EHC_ERROR;
    }

    return EHC_OK;
}

/**
 * @brief  Function to manually drain Histo.
 * @param  ehc Pointer to the EHC structure
 *
 */
EHC_StatusTypeDef psee_ehc_drain_histo(EHC_HandleTypeDef *ehc) {

    /* Check if the EHC block is ready */
    if (ehc->State == EHC_STATE_READY && ehc->Override == EHC_OVERRIDE) {

        /* Drain Histo */
        psee_sensor_write(NFL_PIPELINE_CONTROL, NFL_PIPELINE_CONTROL_DROP_NBACKPRESSURE);
        psee_sensor_write(EHC_CHICKEN0_BITS, EHC_CHICKEN0_BITS_FORCE_DRAIN_REQ);
    } else {
        return EHC_ERROR;
    }

    return EHC_OK;
}

/**
 * @brief  Function to execute the destroy sequence for the EHC mode.
 */
void psee_close_ehc(const struct issd *issd) {

    destroy(issd);
}

/**
 * @}
 */

/** @defgroup GenX320 - STC Configuration Functions
 *  @brief    STC Configuration Functions
 *
@verbatim
 ===============================================================================
                      ##### STC Configuration Functions #####
 ===============================================================================
    [..]  This section provides functions allowing to:
      (+) Initialize STC Handle
      (+) Enable STC only mode
      (+) Enable Trail only mode
      (+) Enable STC + Trail only mode
      (+) Disable STC Block
      (+) Get STC state
      (+) Get STC mode
      (+) Get STC parameters


@endverbatim
  * @{
  */

/* Params for 10MHZ clock */
const STC_ParamsTypeDef params_10[] = {
    {0, 0, 0},
    {11, 9, 31},
    {11, 7, 27},
    {12, 11, 30},
    {12, 9, 31},
    {9, 1, 27},
    {12, 7, 32},
    {11, 3, 38},
    {13, 11, 30},
    {12, 5, 34},
    {13, 9, 38},
    {10, 1, 43},
    {10, 1, 27},
    {14, 15, 30},
    {13, 7, 32},
    {14, 13, 35},
    {12, 3, 38},
    {12, 3, 38},
    {14, 11, 42},
    {13, 5, 47},
    {13, 5, 47},
    {14, 9, 52},
    {14, 9, 52},
    {11, 1, 91},
    {11, 1, 59},
    {11, 1, 59},
    {11, 1, 27},
    {11, 1, 27},
    {15, 15, 30},
    {15, 15, 30},
    {14, 7, 32},
    {14, 7, 32},
    {15, 13, 35},
    {15, 13, 35},
    {15, 13, 35},
    {13, 3, 38},
    {13, 3, 38},
    {15, 11, 89},
    {15, 11, 42},
    {15, 11, 42},
    {15, 11, 42},
    {14, 5, 47},
    {14, 5, 47},
    {14, 5, 47},
    {14, 5, 47},
    {15, 9, 109},
    {15, 9, 52},
    {15, 9, 52},
    {15, 9, 52},
    {15, 9, 52},
    {12, 1, 123},
    {12, 1, 123},
    {12, 1, 59},
    {12, 1, 59},
    {12, 1, 59},
    {12, 1, 59},
    {16, 15, 64},
    {16, 15, 64},
    {16, 15, 64},
    {15, 7, 69},
    {15, 7, 69},
    {15, 7, 69},
    {15, 7, 69},
    {15, 7, 69},
    {16, 13, 74},
    {16, 13, 74},
    {16, 13, 74},
    {16, 13, 74},
    {16, 13, 74},
    {14, 3, 81},
    {14, 3, 81},
    {14, 3, 81},
    {14, 3, 81},
    {14, 3, 81},
    {16, 11, 182},
    {16, 11, 89},
    {16, 11, 89},
    {16, 11, 89},
    {16, 11, 89},
    {16, 11, 89},
    {16, 11, 89},
    {15, 5, 200},
    {15, 5, 98},
    {15, 5, 98},
    {15, 5, 98},
    {15, 5, 98},
    {15, 5, 98},
    {15, 5, 98},
    {15, 5, 98},
    {16, 9, 223},
    {16, 9, 223},
    {16, 9, 223},
    {16, 9, 109},
    {16, 9, 109},
    {16, 9, 109},
    {16, 9, 109},
    {16, 9, 109},
    {16, 9, 109},
    {16, 9, 109},
    {13, 1, 251},
    {13, 1, 251}};

/* Params for 25MHZ clock */
const STC_ParamsTypeDef params_25[] = {
    {0, 0, 0},
    {11, 15, 32},
    {10, 5, 27},
    {12, 15, 27},
    {12, 11, 39},
    {11, 5, 27},
    {9, 1, 35},
    {12, 7, 41},
    {11, 3, 49},
    {13, 11, 54},
    {12, 5, 59},
    {12, 5, 27},
    {13, 9, 31},
    {10, 1, 35},
    {14, 15, 38},
    {13, 7, 41},
    {14, 13, 45},
    {14, 13, 45},
    {12, 3, 49},
    {14, 11, 54},
    {14, 11, 54},
    {13, 5, 59},
    {13, 5, 59},
    {14, 9, 67},
    {14, 9, 67},
    {11, 1, 155},
    {11, 1, 75},
    {11, 1, 75},
    {15, 15, 81},
    {15, 15, 81},
    {14, 7, 87},
    {14, 7, 87},
    {15, 13, 94},
    {15, 13, 94},
    {15, 13, 94},
    {13, 3, 102},
    {13, 3, 102},
    {15, 11, 228},
    {15, 11, 112},
    {15, 11, 112},
    {15, 11, 112},
    {14, 5, 123},
    {14, 5, 123},
    {14, 5, 123},
    {14, 5, 123},
    {15, 9, 280},
    {15, 9, 138},
    {15, 9, 138},
    {15, 9, 138},
    {15, 9, 138},
    {12, 1, 315},
    {12, 1, 315},
    {12, 1, 155},
    {12, 1, 155},
    {12, 1, 155},
    {12, 1, 155},
    {16, 15, 166},
    {16, 15, 166},
    {16, 15, 166},
    {15, 7, 178},
    {15, 7, 178},
    {15, 7, 178},
    {15, 7, 178},
    {15, 7, 178},
    {16, 13, 192},
    {16, 13, 192},
    {16, 13, 192},
    {16, 13, 192},
    {16, 13, 192},
    {14, 3, 209},
    {14, 3, 209},
    {14, 3, 209},
    {14, 3, 209},
    {14, 3, 209},
    {16, 11, 461},
    {16, 11, 228},
    {16, 11, 228},
    {16, 11, 228},
    {16, 11, 228},
    {16, 11, 228},
    {16, 11, 228},
    {15, 5, 507},
    {15, 5, 251},
    {15, 5, 251},
    {15, 5, 251},
    {15, 5, 251},
    {15, 5, 251},
    {15, 5, 251},
    {15, 5, 251},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 280},
    {16, 9, 280},
    {16, 9, 280},
    {16, 9, 280},
    {16, 9, 280},
    {16, 9, 280},
    {16, 9, 280},
    {13, 1, 635},
    {13, 1, 635}};

/* Params for 50MHZ clock */
const STC_ParamsTypeDef params_50[] = {
    {0, 0, 0},
    {9, 5, 27},
    {11, 11, 39},
    {8, 1, 35},
    {10, 3, 49},
    {11, 5, 59},
    {12, 9, 31},
    {13, 15, 38},
    {13, 13, 45},
    {11, 3, 49},
    {13, 11, 54},
    {12, 5, 59},
    {13, 9, 67},
    {10, 1, 75},
    {14, 15, 81},
    {13, 7, 87},
    {14, 13, 94},
    {14, 13, 94},
    {12, 3, 102},
    {14, 11, 112},
    {14, 11, 112},
    {13, 5, 123},
    {13, 5, 123},
    {14, 9, 138},
    {14, 9, 138},
    {11, 1, 315},
    {11, 1, 155},
    {11, 1, 155},
    {15, 15, 166},
    {15, 15, 166},
    {14, 7, 178},
    {14, 7, 178},
    {15, 13, 192},
    {15, 13, 192},
    {15, 13, 192},
    {13, 3, 209},
    {13, 3, 209},
    {15, 11, 461},
    {15, 11, 228},
    {15, 11, 228},
    {15, 11, 228},
    {14, 5, 251},
    {14, 5, 251},
    {14, 5, 251},
    {14, 5, 251},
    {15, 9, 564},
    {15, 9, 280},
    {15, 9, 280},
    {15, 9, 280},
    {15, 9, 280},
    {12, 1, 635},
    {12, 1, 635},
    {12, 1, 315},
    {12, 1, 315},
    {12, 1, 315},
    {12, 1, 315},
    {16, 15, 337},
    {16, 15, 337},
    {16, 15, 337},
    {15, 7, 361},
    {15, 7, 361},
    {15, 7, 361},
    {15, 7, 361},
    {15, 7, 361},
    {16, 13, 389},
    {16, 13, 389},
    {16, 13, 389},
    {16, 13, 389},
    {16, 13, 389},
    {14, 3, 422},
    {14, 3, 422},
    {14, 3, 422},
    {14, 3, 422},
    {14, 3, 422},
    {16, 11, 926},
    {16, 11, 461},
    {16, 11, 461},
    {16, 11, 461},
    {16, 11, 461},
    {16, 11, 461},
    {16, 11, 461},
    {15, 5, 1019},
    {15, 5, 507},
    {15, 5, 507},
    {15, 5, 507},
    {15, 5, 507},
    {15, 5, 507},
    {15, 5, 507},
    {15, 5, 507},
    {16, 9, 1133},
    {16, 9, 1133},
    {16, 9, 1133},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {16, 9, 564},
    {13, 1, 1275},
    {13, 1, 1275}};

/**
 * @brief  Function to get the STC parameters based on the input threshold and clock frequency
 * @param  stc Pointer to the STC handle
 * @param  threshold STC threshold
 * @param  evt_clk_freq System clock frequency in MHZ
 */
static STC_ParamsTypeDef psee_stc_params(STC_HandleTypeDef *stc, uint32_t threshold, uint8_t evt_clk_freq) {

    const STC_ParamsTypeDef *stc_params = NULL;

    if (evt_clk_freq == 10) {
        stc_params = params_10;
    } else if (evt_clk_freq == 25) {
        stc_params = params_25;
    } else if (evt_clk_freq == 50) {
        stc_params = params_50;
    }

    return stc_params[threshold];
}

/**
 * @brief  Initializes the STC Handle
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC status
 */
STC_StatusTypeDef psee_stc_init(STC_HandleTypeDef *stc) {

    /* Check the STC handle allocation */
    if (stc == NULL) {
        return STC_ERROR;
    }

    /* Reset the block */
    stc->Mode = STC_MODE_RESET;
    stc->State = STC_STATE_RESET;
    stc->Params.Mult = 0;
    stc->Params.Presc = 0;
    stc->Params.Timeout = 0;

    /* Initialize the block */
    stc->Init = STC_INIT_DONE;

    return STC_OK;
}

/**
 * @brief  Function to enable and configure the Spatio-Temporal Contrast (STC) in STC only mode
 * @param  stc Pointer to the STC handle
 * @param  stc_threshold STC threshold threshold in ms
 * @param  evt_clk_freq System clock frequency in MHZ
 */
STC_StatusTypeDef psee_stc_only_activate(STC_HandleTypeDef *stc, uint32_t stc_threshold, uint8_t evt_clk_freq) {

    /* Check the STC handle allocation */
    if (stc == NULL) {
        return STC_ERROR;
    }

    /* Assert Threshold Param */
    if ((stc_threshold < 1) || (stc_threshold > 100)) {
        return STC_THRESHOLD_ERROR;
    }

    /* Assert Clock Param */
    if ((evt_clk_freq < 10) || (evt_clk_freq > 50)) {
        return STC_CLK_ERROR;
    }

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_STATE_ERROR;
    }

    /* Assert State */
    if (stc->State != STC_STATE_BUSY) {

        /* Update the state */
        stc->State = STC_STATE_BUSY;

        /* Update the mode */
        stc->Mode = STC_MODE_STC;

        /* Get the parameters for the given threshold and clock frequency */
        STC_ParamsTypeDef stc_params = psee_stc_params(stc, stc_threshold, evt_clk_freq);

        /* Update the params */
        stc->Params.Mult = stc_params.Mult;
        stc->Params.Presc = stc_params.Presc;
        stc->Params.Timeout = stc_params.Timeout;

        /* Bypass the filter in order to configure */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) |   /*!< Enable the block */
                                                    (0x1UL << STC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Bypass the block */
        );

        /* SRAM Powerup */
        psee_sram_powerup(STC);

        /* STC Initialisation */
        psee_sensor_write(STC_INITIALISATION, (0x1UL << STC_INITIALISATION_REQ_INIT_Pos)); /*!< Force an Initialisation on SRAMs */

        /* STC Configuration */
        psee_sensor_write(STC_STC_PARAM, (0x1UL << STC_PARAM_ENABLE_Pos) |                       /*!< Enable STC filter */
                                             ((stc_threshold * 1000) << STC_PARAM_THRESHOLD_Pos) /*!< STC filter threshold */
        );

        psee_sensor_write(STC_TRAIL_PARAM, (0x0UL << STC_TRAIL_PARAM_ENABLE_Pos)); /*!< Disable Trail filter */

        psee_sensor_write(STC_TIMESTAMPING, (stc_params.Presc << STC_TIMESTAMPING_PRESCALER_Pos) |     /*!< Time-stamping prescaler */
                                                (stc_params.Mult << STC_TIMESTAMPING_MULTIPLIER_Pos)); /*!< Time-stamping multiplier */

        psee_sensor_write(STC_INVALIDATION, (stc_params.Timeout << STC_INVALIDATION_DT_FIFO_TIMEOUT_Pos)); /*!< Deadtime fifo timeout */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(STC_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Enable the filter */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) | /*!< Enable the filter */
                                                    (0UL << STC_PIPELINE_CONTROL_BYPASS)     /*!< Disable the filter bypass */
        );

        /* Update the state */
        stc->State = STC_STATE_READY;

    } else {

        return STC_BUSY;
    }

    return STC_OK;
}

/**
 * @brief  Function to enable and configure the Spatio-Temporal Contrast (STC) in trail only mode
 * @param  stc Pointer to the STC handle
 * @param  trail_threshold Trail threshold in ms
 * @param  evt_clk_freq System clock frequency in MHZ
 */
STC_StatusTypeDef psee_trail_only_activate(STC_HandleTypeDef *stc, uint32_t trail_threshold, uint8_t evt_clk_freq) {

    /* Check the STC handle allocation */
    if (stc == NULL) {
        return STC_ERROR;
    }

    /* Assert Threshold Param */
    if ((trail_threshold < 1) || (trail_threshold > 100)) {
        return STC_THRESHOLD_ERROR;
    }

    /* Assert Clock Param */
    if ((evt_clk_freq < 10) || (evt_clk_freq > 50)) {
        return STC_CLK_ERROR;
    }

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_STATE_ERROR;
    }

    /* Assert State */
    if (stc->State != STC_STATE_BUSY) {

        /* Update the state */
        stc->State = STC_STATE_BUSY;

        /* Update the mode */
        stc->Mode = STC_MODE_TRAIL;

        /* Get the parameters for the given threshold and clock frequency */
        STC_ParamsTypeDef stc_params = psee_stc_params(stc, trail_threshold, evt_clk_freq);

        /* Update the params */
        stc->Params.Mult = stc_params.Mult;
        stc->Params.Presc = stc_params.Presc;
        stc->Params.Timeout = stc_params.Timeout;

        /* Bypass the filter in order to configure */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) |   /*!< Enable the block */
                                                    (0x1UL << STC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Bypass the block */
        );

        /* SRAM Powerup */
        psee_sram_powerup(STC);

        /* STC Initialisation */
        psee_sensor_write(STC_INITIALISATION, (0x1UL << STC_INITIALISATION_REQ_INIT_Pos)); /*!< Force an Initialisation on SRAMs */

        /* STC Configuration */
        psee_sensor_write(STC_STC_PARAM, (0x0UL << STC_PARAM_ENABLE_Pos)); /*!< Disables STC filter */

        psee_sensor_write(STC_TRAIL_PARAM, (0x1UL << STC_TRAIL_PARAM_ENABLE_Pos) |                         /*!< Enable Trail filter */
                                               ((trail_threshold * 1000) << STC_TRAIL_PARAM_THRESHOLD_Pos) /*!< Trail filter threshold */
        );

        psee_sensor_write(STC_TIMESTAMPING, (stc_params.Presc << STC_TIMESTAMPING_PRESCALER_Pos) |     /*!< Time-stamping prescaler */
                                                (stc_params.Mult << STC_TIMESTAMPING_MULTIPLIER_Pos)); /*!< Time-stamping multiplier */

        psee_sensor_write(STC_INVALIDATION, (stc_params.Timeout << STC_INVALIDATION_DT_FIFO_TIMEOUT_Pos)); /*!< Deadtime fifo timeout */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(STC_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Enable the filter */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) | /*!< Enable the filter */
                                                    (0UL << STC_PIPELINE_CONTROL_BYPASS)     /*!< Disable the filter bypass */
        );

        /* Update the state */
        stc->State = STC_STATE_READY;

    } else {

        return STC_BUSY;
    }

    return STC_OK;
}

/**
 * @brief  Function to enable and configure the Spatio-Temporal Contrast (STC) in STC + Trail mode.
 * @param  stc Pointer to the STC handle
 * @param  stc_threshold STC threshold in ms
 * @param  trail_threshold Trail threshold in ms
 * @param  evt_clk_freq System clock frequency in MHZ
 */
STC_StatusTypeDef psee_stc_trail_activate(STC_HandleTypeDef *stc, uint32_t stc_threshold, uint32_t trail_threshold, uint8_t evt_clk_freq) {

    /* Check the STC handle allocation */
    if (stc == NULL) {
        return STC_ERROR;
    }

    /* Assert Threshold Param */
    if ((stc_threshold < 1) || (stc_threshold > 100)) {
        return STC_THRESHOLD_ERROR;
    }

    /* Assert Clock Param */
    if ((evt_clk_freq < 10) || (evt_clk_freq > 50)) {
        return STC_CLK_ERROR;
    }

    /* Check relative range */
    uint32_t min_threshold = MIN(stc_threshold, trail_threshold);
    uint32_t max_threshold = MAX(stc_threshold, trail_threshold);
    if ((min_threshold * 13) < max_threshold) {
        return STC_THRESHOLD_ERROR;
    }

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_STATE_ERROR;
    }

    /* Assert State */
    if (stc->State != STC_STATE_BUSY) {

        /* Update the state */
        stc->State = STC_STATE_BUSY;

        /* Update the mode */
        stc->Mode = STC_MODE_STC_TRAIL;

        /* Get the parameters for the given threshold and clock frequency */
        STC_ParamsTypeDef stc_params = psee_stc_params(stc, stc_threshold, evt_clk_freq);

        /* Update the params */
        stc->Params.Mult = stc_params.Mult;
        stc->Params.Presc = stc_params.Presc;
        stc->Params.Timeout = stc_params.Timeout;

        /* Bypass the filter in order to configure */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) |   /*!< Enable the block */
                                                    (0x1UL << STC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Bypass the block */
        );

        /* SRAM Powerup */
        psee_sram_powerup(STC);

        /* STC Initialisation */
        psee_sensor_write(STC_INITIALISATION, (0x1UL << STC_INITIALISATION_REQ_INIT_Pos)); /*!< Force an Initialisation on SRAMs */

        /* STC Configuration */
        psee_sensor_write(STC_STC_PARAM, (0x1UL << STC_PARAM_ENABLE_Pos) |                       /*!< Enable STC filter */
                                             ((stc_threshold * 1000) << STC_PARAM_THRESHOLD_Pos) /*!< STC filter threshold */
        );

        psee_sensor_write(STC_TRAIL_PARAM, (0x1UL << STC_TRAIL_PARAM_ENABLE_Pos) |                         /*!< Enable Trail filter */
                                               ((trail_threshold * 1000) << STC_TRAIL_PARAM_THRESHOLD_Pos) /*!< Trail filter threshold */
        );

        psee_sensor_write(STC_TIMESTAMPING, (stc_params.Presc << STC_TIMESTAMPING_PRESCALER_Pos) |     /*!< Time-stamping prescaler */
                                                (stc_params.Mult << STC_TIMESTAMPING_MULTIPLIER_Pos)); /*!< Time-stamping multiplier */

        psee_sensor_write(STC_INVALIDATION, (stc_params.Timeout << STC_INVALIDATION_DT_FIFO_TIMEOUT_Pos)); /*!< Deadtime fifo timeout */

        /* Check if SRAM Initialization is done */
        uint32_t flag_init_done = 0;
        while (flag_init_done != 1) {
            psee_sensor_read(STC_INITIALISATION, &flag_init_done);
            flag_init_done = ((flag_init_done & (1 << 2)) >> 2);
        }

        /* Enable the filter */
        psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) | /*!< Enable the filter */
                                                    (0UL << STC_PIPELINE_CONTROL_BYPASS)     /*!< Disable the filter bypass */
        );

        /* Update the state */
        stc->State = STC_STATE_READY;

    } else {

        return STC_BUSY;
    }

    return STC_OK;
}

/**
 * @brief  Function to deactivate STC block.
 * @param  stc Pointer to the STC handle
 */
STC_StatusTypeDef psee_stc_trail_deactivate(STC_HandleTypeDef *stc) {

    /* Check the STC handle allocation */
    if (stc == NULL) {
        return STC_ERROR;
    }

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_STATE_ERROR;
    }

    /* Bypass the filter */
    psee_sensor_write(STC_PIPELINE_CONTROL, (0x1UL << STC_PIPELINE_CONTROL_ENABLE_Pos) |   /*!< Enable the block */
                                                (0x1UL << STC_PIPELINE_CONTROL_BYPASS_Pos) /*!< Bypass the block */
    );

    /* SRAM Powerdown */
    psee_sram_powerdown(STC);

    /* Update the state */
    stc->Init = STC_INIT_NOT_DONE;
    stc->Mode = STC_MODE_RESET;
    stc->State = STC_STATE_RESET;
    stc->Params.Mult = 0;
    stc->Params.Presc = 0;
    stc->Params.Timeout = 0;

    return STC_OK;
}


/**
 * @brief  Return the STC handle state.
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC state
 */
STC_StateTypeDef psee_stc_get_state(STC_HandleTypeDef *stc) {

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_STATE_RESET;
    }

    /* Return STC handle state */
    return stc->State;
}

/**
 * @brief  Return the STC handle mode.
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC mode
 */
STC_ModeTypeDef psee_stc_get_mode(STC_HandleTypeDef *stc) {

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return STC_MODE_RESET;
    }

    /* Return STC handle mode */
    return stc->Mode;
}

/**
 * @brief  Return the STC handle multiplier parameter.
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC multiplier parameter
 */
uint16_t psee_stc_get_params_mult(STC_HandleTypeDef *stc) {

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return 0;
    }

    /* Return STC handle multiplier parameter */
    return stc->Params.Mult;
}

/**
 * @brief  Return the STC handle prescaler parameter.
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC prescaler parameter
 */
uint16_t psee_stc_get_params_presc(STC_HandleTypeDef *stc) {

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return 0;
    }

    /* Return STC handle prescaler parameter */
    return stc->Params.Presc;
}

/**
 * @brief  Return the STC handle timeout parameter.
 * @param  stc Pointer to a STC_HandleTypeDef structure
 * @retval STC timeout parameter
 */
uint16_t psee_stc_get_params_timeout(STC_HandleTypeDef *stc) {

    /* Assert Block Init */
    if (stc->Init != STC_INIT_DONE) {
        return 0;
    }

    /* Return STC handle timeout parameter */
    return stc->Params.Timeout;
}

/**
 * @}
 */
