\hypertarget{struct_a_d_c___type_def}{}\doxysection{ADC\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a29b9c5387e26932298f220236bd69dee}{TR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af3ffbe3e7e1def1ea3ed3d7e87f74d39}{TR3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}{SQR4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a1d2725eae5695077cb750951c99f7ec8}{RESERVED5}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}{OFR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}{OFR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}{OFR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a354d8c62ae1714a3cb370ec09c810c82}{RESERVED6}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a80b22719391f17134177b18fa7e8ad13}{RESERVED7}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}{AWD2\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}{AWD3\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a4e08b46b13eb4adc6b7170e30fcecbea}{RESERVED10}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a0d4e10d65f674882544c457183f643dd}{GCOMP}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}\label{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD2CR@{AWD2CR}}
\index{AWD2CR@{AWD2CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWD2CR}{AWD2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AWD2\+CR}

ADC analog watchdog 2 configuration register, Address offset\+: 0x\+A0 \mbox{\Hypertarget{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}\label{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!AWD3CR@{AWD3CR}}
\index{AWD3CR@{AWD3CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWD3CR}{AWD3CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AWD3\+CR}

ADC analog watchdog 3 Configuration Register, Address offset\+: 0x\+A4 \mbox{\Hypertarget{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}\label{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CALFACT@{CALFACT}}
\index{CALFACT@{CALFACT}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALFACT}{CALFACT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CALFACT}

ADC calibration factors, Address offset\+: 0x\+B4 \mbox{\Hypertarget{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

ADC configuration register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

ADC configuration register 2, Address offset\+: 0x10 \mbox{\Hypertarget{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

ADC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}\label{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DIFSEL@{DIFSEL}}
\index{DIFSEL@{DIFSEL}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIFSEL}{DIFSEL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DIFSEL}

ADC differential mode selection register, Address offset\+: 0x\+B0 \mbox{\Hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

ADC group regular data register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_def_a0d4e10d65f674882544c457183f643dd}\label{struct_a_d_c___type_def_a0d4e10d65f674882544c457183f643dd}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!GCOMP@{GCOMP}}
\index{GCOMP@{GCOMP}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCOMP}{GCOMP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GCOMP}

ADC calibration factors, Address offset\+: 0x\+C0 \mbox{\Hypertarget{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

ADC interrupt enable register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

ADC interrupt and status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}\label{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR1}

ADC group injected rank 1 data register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}\label{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR2}

ADC group injected rank 2 data register, Address offset\+: 0x84 \mbox{\Hypertarget{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}\label{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR3}

ADC group injected rank 3 data register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}\label{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR4}

ADC group injected rank 4 data register, Address offset\+: 0x8C \mbox{\Hypertarget{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}\label{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JSQR}

ADC group injected sequencer register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}\label{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR1@{OFR1}}
\index{OFR1@{OFR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR1}{OFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFR1}

ADC offset register 1, Address offset\+: 0x60 \mbox{\Hypertarget{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}\label{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR2@{OFR2}}
\index{OFR2@{OFR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR2}{OFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFR2}

ADC offset register 2, Address offset\+: 0x64 \mbox{\Hypertarget{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}\label{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR3@{OFR3}}
\index{OFR3@{OFR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR3}{OFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFR3}

ADC offset register 3, Address offset\+: 0x68 \mbox{\Hypertarget{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}\label{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!OFR4@{OFR4}}
\index{OFR4@{OFR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OFR4}{OFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OFR4}

ADC offset register 4, Address offset\+: 0x6C \mbox{\Hypertarget{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x1C \mbox{\Hypertarget{struct_a_d_c___type_def_a4e08b46b13eb4adc6b7170e30fcecbea}\label{struct_a_d_c___type_def_a4e08b46b13eb4adc6b7170e30fcecbea}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED10\mbox{[}2\mbox{]}}

Reserved, 0x0\+B8 -\/ 0x0\+BC \mbox{\Hypertarget{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x2C \mbox{\Hypertarget{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, 0x44 \mbox{\Hypertarget{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, 0x48 \mbox{\Hypertarget{struct_a_d_c___type_def_a1d2725eae5695077cb750951c99f7ec8}\label{struct_a_d_c___type_def_a1d2725eae5695077cb750951c99f7ec8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5\mbox{[}4\mbox{]}}

Reserved, 0x50 -\/ 0x5C \mbox{\Hypertarget{struct_a_d_c___type_def_a354d8c62ae1714a3cb370ec09c810c82}\label{struct_a_d_c___type_def_a354d8c62ae1714a3cb370ec09c810c82}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6\mbox{[}4\mbox{]}}

Reserved, 0x70 -\/ 0x7C \mbox{\Hypertarget{struct_a_d_c___type_def_a80b22719391f17134177b18fa7e8ad13}\label{struct_a_d_c___type_def_a80b22719391f17134177b18fa7e8ad13}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7\mbox{[}4\mbox{]}}

Reserved, 0x090 -\/ 0x09C \mbox{\Hypertarget{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}\label{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}

Reserved, 0x0\+A8 \mbox{\Hypertarget{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}\label{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED9}

Reserved, 0x0\+AC \mbox{\Hypertarget{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}\label{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR1}

ADC sampling time register 1, Address offset\+: 0x14 \mbox{\Hypertarget{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}\label{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR2}

ADC sampling time register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}\label{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR1}

ADC group regular sequencer register 1, Address offset\+: 0x30 \mbox{\Hypertarget{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}\label{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR2}

ADC group regular sequencer register 2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}\label{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR3}

ADC group regular sequencer register 3, Address offset\+: 0x38 \mbox{\Hypertarget{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}\label{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR4@{SQR4}}
\index{SQR4@{SQR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR4}{SQR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR4}

ADC group regular sequencer register 4, Address offset\+: 0x3C \mbox{\Hypertarget{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}\label{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR1@{TR1}}
\index{TR1@{TR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR1}{TR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR1}

ADC analog watchdog 1 threshold register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_a_d_c___type_def_a29b9c5387e26932298f220236bd69dee}\label{struct_a_d_c___type_def_a29b9c5387e26932298f220236bd69dee}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR2@{TR2}}
\index{TR2@{TR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR2}{TR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR2}

ADC analog watchdog 2 threshold register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_a_d_c___type_def_af3ffbe3e7e1def1ea3ed3d7e87f74d39}\label{struct_a_d_c___type_def_af3ffbe3e7e1def1ea3ed3d7e87f74d39}} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!TR3@{TR3}}
\index{TR3@{TR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR3}{TR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TR3}

ADC analog watchdog 3 threshold register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
