// Seed: 1491428438
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  pullup (-1, -1'h0);
endmodule
module module_1 #(
    parameter id_2 = 32'd8,
    parameter id_3 = 32'd16
) (
    input wor id_0,
    input wor id_1,
    input supply1 _id_2,
    input tri0 _id_3,
    input wor id_4,
    output supply1 id_5
);
  wire id_7;
  assign id_7 = id_1;
  wire [id_3 : -1] id_8;
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire [-1 : id_2] id_9;
  initial begin : LABEL_0
    #1;
  end
endmodule
