<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/sld_virtual_jtag.v"
   type="VERILOG"
   library="virtual_jtag_0" />
 <file path="simulation/altera_vjtag_24ir.vhd" type="VHDL" />
 <topLevel name="altera_vjtag_24ir" />
 <deviceFamily name="cycloneive" />
</simPackage>
