=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d

Copied /home/leon/programs/xilinx/14.6/ISE_DS/EDK/data/xflow/bitgen_aspartan6.ut
to etc directory
Copied file
/home/leon/programs/xilinx/14.6/ISE_DS/EDK/data/xflow/fast_runtime_aspartan6.opt
to etc directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied /home/leon/programs/xilinx/14.6/ISE_DS/EDK/data/xflow/bitgen_aspartan6.ut
to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file
/home/leon/programs/xilinx/14.6/ISE_DS/EDK/data/xflow/fast_runtime_aspartan6.opt
to etc directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver gpio 3.01.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - Use debug_module as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_positions
Assigned Driver gpio 3.01.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - Use axi_gpio_positions as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_direction
Assigned Driver uartlite 2.01.a for instance axi_uartlite_0
axi_uartlite_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_uartlite, INSTANCE: axi_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - Use axi_gpio_positions as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_uartlite_0
Writing filter settings....
Done writing filter settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.filters
Done writing Tab View settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance axi_gpio_direction port GPIO_IO_I external with net as port name
Instance axi_gpio_direction port GPIO_IO_I connector undefined, using axi_gpio_direction_GPIO_IO_I
Make instance axi_gpio_positions port GPIO_IO_I external with net as port name
Instance axi_gpio_positions port GPIO_IO_I connector undefined, using axi_gpio_positions_GPIO_IO_I
Make instance axi_gpio_positions port GPIO2_IO_I external with net as port name
Instance axi_gpio_positions port GPIO2_IO_I connector undefined, using axi_gpio_positions_GPIO2_IO_I
Writing filter settings....
Done writing filter settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.filters
Done writing Tab View settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
ERROR:EDK -  
   Error while running "gmake -f microblaze.make netlist".
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Apr 22 10:17:40 2014
 make -f microblaze.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xa6slx45fgg484-3 -lang vhdl -intstyle pa   -toplevel no -ti microblaze_i -msg __xps/ise/xmsgprops.lst microblaze.mhs

Command Line: platgen -p xa6slx45fgg484-3 -lang vhdl -intstyle pa -toplevel no
-ti microblaze_i -msg __xps/ise/xmsgprops.lst microblaze.mhs 

Parse
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...
ERROR:EDK:4177 - PORT: clk_i - differential pair not found! -
   /media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/m
   icroblaze.mhs line 15 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Tue Apr 22 10:20:29 2014
 make -f microblaze.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xa6slx45fgg484-3 -lang vhdl -intstyle pa   -toplevel no -ti microblaze_i -msg __xps/ise/xmsgprops.lst microblaze.mhs

Command Line: platgen -p xa6slx45fgg484-3 -lang vhdl -intstyle pa -toplevel no
-ti microblaze_i -msg __xps/ise/xmsgprops.lst microblaze.mhs 

Parse
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 23 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 36 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 52 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 59 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 68 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 75 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 98 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 124 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_positions -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 132 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_direction -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 147 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:axi_uartlite_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 159 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 68 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 111 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 111 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/leon/programs/xilinx/14.6/ISE_DS/EDK/aspartan6/data/aspartan6.acd> with
local file
</home/leon/programs/xilinx/14.6/ISE_DS/ISE/aspartan6/data/aspartan6.acd>

Running NGCBUILD ...
IPNAME:microblaze_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/micr
oblaze.mhs line 111 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/leon/programs/xilinx/14.6/ISE_DS/EDK/aspartan6/data/aspartan6.acd> with
local file
</home/leon/programs/xilinx/14.6/ISE_DS/ISE/aspartan6/data/aspartan6.acd>

Command Line:
/home/leon/programs/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xa6slx45fgg484-3 -intstyle silent -i -sd ..
microblaze_clock_generator_0_wrapper.ngc ../microblaze_clock_generator_0_wrapper

Reading NGO file
"/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/imp
lementation/clock_generator_0_wrapper/microblaze_clock_generator_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/microblaze.ucf file.

Rebuilding cache ...

Total run time: 14.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn microblaze_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/leon/programs/xilinx/14.6/ISE_DS/EDK/aspartan6/data/aspartan6.acd> with
local file
</home/leon/programs/xilinx/14.6/ISE_DS/ISE/aspartan6/data/aspartan6.acd>
XST completed
Done!
Writing filter settings....
Done writing filter settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.filters
Done writing Tab View settings to:
	/media/leon/Data/EMB3/git/Emb/PongPowerPlayer.srcs/sources_1/edk/microblaze/etc/microblaze.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d

Xilinx EDK 14.6 Build EDK_P.68d


Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mic
   roblaze_v8_50_b/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi
   _interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_positions	axi4lite_0
  (0x40040000-0x4004ffff) axi_gpio_direction	axi4lite_0
  (0x40600000-0x4060ffff) axi_uartlite_0	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb
   _v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   /home/leon/programs/xilinx/14.6/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bra
   m_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
