/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:1.1-16.14" *)
module helloworldfpga(U, V, W, F);
  wire _0_;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:8.17-8.18" *)
  output F;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \F_LUT3_O.I0 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \F_LUT3_O.I1 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \F_LUT3_O.I2 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \F_LUT3_O.O ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \F_LUT3_O.XA1 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \F_LUT3_O.XA2 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \F_LUT3_O.XAB ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \F_LUT3_O.XB1 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \F_LUT3_O.XB2 ;
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \F_LUT3_O.XSL ;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:3.17-3.18" *)
  input U;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:4.17-4.18" *)
  input V;
  (* src = "/home/jayasri/Desktop/fpga/fpga-examples/blink/helloworldfpga.v:5.17-5.18" *)
  input W;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _1_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_0_),
    .O_EN(1'h1),
    .\O_PAD_$out (F)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _2_ (
    .I_DAT(\F_LUT3_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (U),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _3_ (
    .I_DAT(\F_LUT3_O.XA1 ),
    .I_EN(1'h1),
    .\I_PAD_$inp (V),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _4_ (
    .I_DAT(\F_LUT3_O.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (W),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/jayasri/Desktop/fpga/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/jayasri/Desktop/fpga/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \F_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\F_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\F_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\F_LUT3_O.XSL ),
    .XZ(_0_)
  );
  assign \F_LUT3_O.XB2  = 1'h0;
  assign \F_LUT3_O.I2  = 1'h0;
  assign \F_LUT3_O.I1  = 1'h0;
  assign \F_LUT3_O.I0  = 1'h0;
  assign \F_LUT3_O.O  = 1'h0;
  assign \F_LUT3_O.XA2  = 1'h0;
  assign \F_LUT3_O.XB1  = 1'h0;
endmodule
