#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x149dcc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x149de50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x148f2d0 .functor NOT 1, L_0x14faa60, C4<0>, C4<0>, C4<0>;
L_0x14fa840 .functor XOR 2, L_0x14fa6e0, L_0x14fa7a0, C4<00>, C4<00>;
L_0x14fa950 .functor XOR 2, L_0x14fa840, L_0x14fa8b0, C4<00>, C4<00>;
v0x14f23a0_0 .net *"_ivl_10", 1 0, L_0x14fa8b0;  1 drivers
v0x14f24a0_0 .net *"_ivl_12", 1 0, L_0x14fa950;  1 drivers
v0x14f2580_0 .net *"_ivl_2", 1 0, L_0x14f56c0;  1 drivers
v0x14f2640_0 .net *"_ivl_4", 1 0, L_0x14fa6e0;  1 drivers
v0x14f2720_0 .net *"_ivl_6", 1 0, L_0x14fa7a0;  1 drivers
v0x14f2850_0 .net *"_ivl_8", 1 0, L_0x14fa840;  1 drivers
v0x14f2930_0 .net "a", 0 0, v0x14ed060_0;  1 drivers
v0x14f29d0_0 .net "b", 0 0, v0x14ed100_0;  1 drivers
v0x14f2a70_0 .net "c", 0 0, v0x14ed1a0_0;  1 drivers
v0x14f2b10_0 .var "clk", 0 0;
v0x14f2bb0_0 .net "d", 0 0, v0x14ed2e0_0;  1 drivers
v0x14f2c50_0 .net "out_pos_dut", 0 0, L_0x14fa330;  1 drivers
v0x14f2cf0_0 .net "out_pos_ref", 0 0, L_0x14f4220;  1 drivers
v0x14f2d90_0 .net "out_sop_dut", 0 0, L_0x14f75a0;  1 drivers
v0x14f2e30_0 .net "out_sop_ref", 0 0, L_0x14c7810;  1 drivers
v0x14f2ed0_0 .var/2u "stats1", 223 0;
v0x14f2f70_0 .var/2u "strobe", 0 0;
v0x14f3010_0 .net "tb_match", 0 0, L_0x14faa60;  1 drivers
v0x14f30e0_0 .net "tb_mismatch", 0 0, L_0x148f2d0;  1 drivers
v0x14f3180_0 .net "wavedrom_enable", 0 0, v0x14ed5b0_0;  1 drivers
v0x14f3250_0 .net "wavedrom_title", 511 0, v0x14ed650_0;  1 drivers
L_0x14f56c0 .concat [ 1 1 0 0], L_0x14f4220, L_0x14c7810;
L_0x14fa6e0 .concat [ 1 1 0 0], L_0x14f4220, L_0x14c7810;
L_0x14fa7a0 .concat [ 1 1 0 0], L_0x14fa330, L_0x14f75a0;
L_0x14fa8b0 .concat [ 1 1 0 0], L_0x14f4220, L_0x14c7810;
L_0x14faa60 .cmp/eeq 2, L_0x14f56c0, L_0x14fa950;
S_0x149dfe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x149de50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x148f6b0 .functor AND 1, v0x14ed1a0_0, v0x14ed2e0_0, C4<1>, C4<1>;
L_0x148fa90 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x148fe70 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14900f0 .functor AND 1, L_0x148fa90, L_0x148fe70, C4<1>, C4<1>;
L_0x14a8960 .functor AND 1, L_0x14900f0, v0x14ed1a0_0, C4<1>, C4<1>;
L_0x14c7810 .functor OR 1, L_0x148f6b0, L_0x14a8960, C4<0>, C4<0>;
L_0x14f36a0 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f3710 .functor OR 1, L_0x14f36a0, v0x14ed2e0_0, C4<0>, C4<0>;
L_0x14f3820 .functor AND 1, v0x14ed1a0_0, L_0x14f3710, C4<1>, C4<1>;
L_0x14f38e0 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f39b0 .functor OR 1, L_0x14f38e0, v0x14ed100_0, C4<0>, C4<0>;
L_0x14f3a20 .functor AND 1, L_0x14f3820, L_0x14f39b0, C4<1>, C4<1>;
L_0x14f3ba0 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f3c10 .functor OR 1, L_0x14f3ba0, v0x14ed2e0_0, C4<0>, C4<0>;
L_0x14f3b30 .functor AND 1, v0x14ed1a0_0, L_0x14f3c10, C4<1>, C4<1>;
L_0x14f3da0 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f3ea0 .functor OR 1, L_0x14f3da0, v0x14ed2e0_0, C4<0>, C4<0>;
L_0x14f3f60 .functor AND 1, L_0x14f3b30, L_0x14f3ea0, C4<1>, C4<1>;
L_0x14f4110 .functor XNOR 1, L_0x14f3a20, L_0x14f3f60, C4<0>, C4<0>;
v0x148ec00_0 .net *"_ivl_0", 0 0, L_0x148f6b0;  1 drivers
v0x148f000_0 .net *"_ivl_12", 0 0, L_0x14f36a0;  1 drivers
v0x148f3e0_0 .net *"_ivl_14", 0 0, L_0x14f3710;  1 drivers
v0x148f7c0_0 .net *"_ivl_16", 0 0, L_0x14f3820;  1 drivers
v0x148fba0_0 .net *"_ivl_18", 0 0, L_0x14f38e0;  1 drivers
v0x148ff80_0 .net *"_ivl_2", 0 0, L_0x148fa90;  1 drivers
v0x1490200_0 .net *"_ivl_20", 0 0, L_0x14f39b0;  1 drivers
v0x14eb5d0_0 .net *"_ivl_24", 0 0, L_0x14f3ba0;  1 drivers
v0x14eb6b0_0 .net *"_ivl_26", 0 0, L_0x14f3c10;  1 drivers
v0x14eb790_0 .net *"_ivl_28", 0 0, L_0x14f3b30;  1 drivers
v0x14eb870_0 .net *"_ivl_30", 0 0, L_0x14f3da0;  1 drivers
v0x14eb950_0 .net *"_ivl_32", 0 0, L_0x14f3ea0;  1 drivers
v0x14eba30_0 .net *"_ivl_36", 0 0, L_0x14f4110;  1 drivers
L_0x7fd56de95018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x14ebaf0_0 .net *"_ivl_38", 0 0, L_0x7fd56de95018;  1 drivers
v0x14ebbd0_0 .net *"_ivl_4", 0 0, L_0x148fe70;  1 drivers
v0x14ebcb0_0 .net *"_ivl_6", 0 0, L_0x14900f0;  1 drivers
v0x14ebd90_0 .net *"_ivl_8", 0 0, L_0x14a8960;  1 drivers
v0x14ebe70_0 .net "a", 0 0, v0x14ed060_0;  alias, 1 drivers
v0x14ebf30_0 .net "b", 0 0, v0x14ed100_0;  alias, 1 drivers
v0x14ebff0_0 .net "c", 0 0, v0x14ed1a0_0;  alias, 1 drivers
v0x14ec0b0_0 .net "d", 0 0, v0x14ed2e0_0;  alias, 1 drivers
v0x14ec170_0 .net "out_pos", 0 0, L_0x14f4220;  alias, 1 drivers
v0x14ec230_0 .net "out_sop", 0 0, L_0x14c7810;  alias, 1 drivers
v0x14ec2f0_0 .net "pos0", 0 0, L_0x14f3a20;  1 drivers
v0x14ec3b0_0 .net "pos1", 0 0, L_0x14f3f60;  1 drivers
L_0x14f4220 .functor MUXZ 1, L_0x7fd56de95018, L_0x14f3a20, L_0x14f4110, C4<>;
S_0x14ec530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x149de50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x14ed060_0 .var "a", 0 0;
v0x14ed100_0 .var "b", 0 0;
v0x14ed1a0_0 .var "c", 0 0;
v0x14ed240_0 .net "clk", 0 0, v0x14f2b10_0;  1 drivers
v0x14ed2e0_0 .var "d", 0 0;
v0x14ed3d0_0 .var/2u "fail", 0 0;
v0x14ed470_0 .var/2u "fail1", 0 0;
v0x14ed510_0 .net "tb_match", 0 0, L_0x14faa60;  alias, 1 drivers
v0x14ed5b0_0 .var "wavedrom_enable", 0 0;
v0x14ed650_0 .var "wavedrom_title", 511 0;
E_0x149c630/0 .event negedge, v0x14ed240_0;
E_0x149c630/1 .event posedge, v0x14ed240_0;
E_0x149c630 .event/or E_0x149c630/0, E_0x149c630/1;
S_0x14ec860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x14ec530;
 .timescale -12 -12;
v0x14ecaa0_0 .var/2s "i", 31 0;
E_0x149c4d0 .event posedge, v0x14ed240_0;
S_0x14ecba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x14ec530;
 .timescale -12 -12;
v0x14ecda0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14ece80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x14ec530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14ed830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x149de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14f43d0 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f4570 .functor AND 1, v0x14ed060_0, L_0x14f43d0, C4<1>, C4<1>;
L_0x14f4650 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f47d0 .functor AND 1, L_0x14f4570, L_0x14f4650, C4<1>, C4<1>;
L_0x14f4910 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f4a90 .functor AND 1, L_0x14f47d0, L_0x14f4910, C4<1>, C4<1>;
L_0x14f4be0 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f4d60 .functor AND 1, L_0x14f4be0, v0x14ed100_0, C4<1>, C4<1>;
L_0x14f4e70 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f4ee0 .functor AND 1, L_0x14f4d60, L_0x14f4e70, C4<1>, C4<1>;
L_0x14f5050 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f50c0 .functor AND 1, L_0x14f4ee0, L_0x14f5050, C4<1>, C4<1>;
L_0x14f51f0 .functor OR 1, L_0x14f4a90, L_0x14f50c0, C4<0>, C4<0>;
L_0x14f5300 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f5180 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f53f0 .functor AND 1, L_0x14f5300, L_0x14f5180, C4<1>, C4<1>;
L_0x14f5590 .functor AND 1, L_0x14f53f0, v0x14ed1a0_0, C4<1>, C4<1>;
L_0x14f5650 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f5760 .functor AND 1, L_0x14f5590, L_0x14f5650, C4<1>, C4<1>;
L_0x14f5870 .functor OR 1, L_0x14f51f0, L_0x14f5760, C4<0>, C4<0>;
L_0x14f5a30 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f5aa0 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f5bd0 .functor AND 1, L_0x14f5a30, L_0x14f5aa0, C4<1>, C4<1>;
L_0x14f5ce0 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f5e20 .functor AND 1, L_0x14f5bd0, L_0x14f5ce0, C4<1>, C4<1>;
L_0x14f5f30 .functor AND 1, L_0x14f5e20, v0x14ed2e0_0, C4<1>, C4<1>;
L_0x14f60d0 .functor OR 1, L_0x14f5870, L_0x14f5f30, C4<0>, C4<0>;
L_0x14f61e0 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f6340 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f63b0 .functor AND 1, L_0x14f61e0, L_0x14f6340, C4<1>, C4<1>;
L_0x14f65c0 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f6630 .functor AND 1, L_0x14f63b0, L_0x14f65c0, C4<1>, C4<1>;
L_0x14f6850 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f68c0 .functor AND 1, L_0x14f6630, L_0x14f6850, C4<1>, C4<1>;
L_0x14f6af0 .functor OR 1, L_0x14f60d0, L_0x14f68c0, C4<0>, C4<0>;
L_0x14f6c00 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f6da0 .functor AND 1, L_0x14f6c00, v0x14ed100_0, C4<1>, C4<1>;
L_0x14f6e60 .functor AND 1, L_0x14f6da0, v0x14ed1a0_0, C4<1>, C4<1>;
L_0x14f6c70 .functor AND 1, L_0x14f6e60, v0x14ed2e0_0, C4<1>, C4<1>;
L_0x14f6d30 .functor OR 1, L_0x14f6af0, L_0x14f6c70, C4<0>, C4<0>;
L_0x14f7250 .functor AND 1, v0x14ed060_0, v0x14ed100_0, C4<1>, C4<1>;
L_0x14f72c0 .functor AND 1, L_0x14f7250, v0x14ed1a0_0, C4<1>, C4<1>;
L_0x14f74e0 .functor AND 1, L_0x14f72c0, v0x14ed2e0_0, C4<1>, C4<1>;
L_0x14f75a0 .functor OR 1, L_0x14f6d30, L_0x14f74e0, C4<0>, C4<0>;
L_0x14f7870 .functor NOT 1, v0x14ed060_0, C4<0>, C4<0>, C4<0>;
L_0x14f78e0 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f7ad0 .functor OR 1, L_0x14f7870, L_0x14f78e0, C4<0>, C4<0>;
L_0x14f7be0 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f7de0 .functor OR 1, L_0x14f7ad0, L_0x14f7be0, C4<0>, C4<0>;
L_0x14f7ef0 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f8100 .functor OR 1, L_0x14f7de0, L_0x14f7ef0, C4<0>, C4<0>;
L_0x14f8210 .functor NOT 1, v0x14ed100_0, C4<0>, C4<0>, C4<0>;
L_0x14f8430 .functor OR 1, v0x14ed060_0, L_0x14f8210, C4<0>, C4<0>;
L_0x14f84f0 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f8930 .functor OR 1, L_0x14f8430, L_0x14f84f0, C4<0>, C4<0>;
L_0x14f8a40 .functor OR 1, L_0x14f8930, v0x14ed2e0_0, C4<0>, C4<0>;
L_0x14f8ee0 .functor AND 1, L_0x14f8100, L_0x14f8a40, C4<1>, C4<1>;
L_0x14f8ff0 .functor OR 1, v0x14ed060_0, v0x14ed100_0, C4<0>, C4<0>;
L_0x14f9450 .functor NOT 1, v0x14ed1a0_0, C4<0>, C4<0>, C4<0>;
L_0x14f94c0 .functor OR 1, L_0x14f8ff0, L_0x14f9450, C4<0>, C4<0>;
L_0x14f97c0 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14f9830 .functor OR 1, L_0x14f94c0, L_0x14f97c0, C4<0>, C4<0>;
L_0x14f9b40 .functor AND 1, L_0x14f8ee0, L_0x14f9830, C4<1>, C4<1>;
L_0x14f9c50 .functor OR 1, v0x14ed060_0, v0x14ed100_0, C4<0>, C4<0>;
L_0x14f9ed0 .functor OR 1, L_0x14f9c50, v0x14ed1a0_0, C4<0>, C4<0>;
L_0x14f9f90 .functor NOT 1, v0x14ed2e0_0, C4<0>, C4<0>, C4<0>;
L_0x14fa220 .functor OR 1, L_0x14f9ed0, L_0x14f9f90, C4<0>, C4<0>;
L_0x14fa330 .functor AND 1, L_0x14f9b40, L_0x14fa220, C4<1>, C4<1>;
v0x14ed9f0_0 .net *"_ivl_0", 0 0, L_0x14f43d0;  1 drivers
v0x14edad0_0 .net *"_ivl_10", 0 0, L_0x14f4a90;  1 drivers
v0x14edbb0_0 .net *"_ivl_100", 0 0, L_0x14f8100;  1 drivers
v0x14edca0_0 .net *"_ivl_102", 0 0, L_0x14f8210;  1 drivers
v0x14edd80_0 .net *"_ivl_104", 0 0, L_0x14f8430;  1 drivers
v0x14edeb0_0 .net *"_ivl_106", 0 0, L_0x14f84f0;  1 drivers
v0x14edf90_0 .net *"_ivl_108", 0 0, L_0x14f8930;  1 drivers
v0x14ee070_0 .net *"_ivl_110", 0 0, L_0x14f8a40;  1 drivers
v0x14ee150_0 .net *"_ivl_112", 0 0, L_0x14f8ee0;  1 drivers
v0x14ee2c0_0 .net *"_ivl_114", 0 0, L_0x14f8ff0;  1 drivers
v0x14ee3a0_0 .net *"_ivl_116", 0 0, L_0x14f9450;  1 drivers
v0x14ee480_0 .net *"_ivl_118", 0 0, L_0x14f94c0;  1 drivers
v0x14ee560_0 .net *"_ivl_12", 0 0, L_0x14f4be0;  1 drivers
v0x14ee640_0 .net *"_ivl_120", 0 0, L_0x14f97c0;  1 drivers
v0x14ee720_0 .net *"_ivl_122", 0 0, L_0x14f9830;  1 drivers
v0x14ee800_0 .net *"_ivl_124", 0 0, L_0x14f9b40;  1 drivers
v0x14ee8e0_0 .net *"_ivl_126", 0 0, L_0x14f9c50;  1 drivers
v0x14eead0_0 .net *"_ivl_128", 0 0, L_0x14f9ed0;  1 drivers
v0x14eebb0_0 .net *"_ivl_130", 0 0, L_0x14f9f90;  1 drivers
v0x14eec90_0 .net *"_ivl_132", 0 0, L_0x14fa220;  1 drivers
v0x14eed70_0 .net *"_ivl_14", 0 0, L_0x14f4d60;  1 drivers
v0x14eee50_0 .net *"_ivl_16", 0 0, L_0x14f4e70;  1 drivers
v0x14eef30_0 .net *"_ivl_18", 0 0, L_0x14f4ee0;  1 drivers
v0x14ef010_0 .net *"_ivl_2", 0 0, L_0x14f4570;  1 drivers
v0x14ef0f0_0 .net *"_ivl_20", 0 0, L_0x14f5050;  1 drivers
v0x14ef1d0_0 .net *"_ivl_22", 0 0, L_0x14f50c0;  1 drivers
v0x14ef2b0_0 .net *"_ivl_24", 0 0, L_0x14f51f0;  1 drivers
v0x14ef390_0 .net *"_ivl_26", 0 0, L_0x14f5300;  1 drivers
v0x14ef470_0 .net *"_ivl_28", 0 0, L_0x14f5180;  1 drivers
v0x14ef550_0 .net *"_ivl_30", 0 0, L_0x14f53f0;  1 drivers
v0x14ef630_0 .net *"_ivl_32", 0 0, L_0x14f5590;  1 drivers
v0x14ef710_0 .net *"_ivl_34", 0 0, L_0x14f5650;  1 drivers
v0x14ef7f0_0 .net *"_ivl_36", 0 0, L_0x14f5760;  1 drivers
v0x14efae0_0 .net *"_ivl_38", 0 0, L_0x14f5870;  1 drivers
v0x14efbc0_0 .net *"_ivl_4", 0 0, L_0x14f4650;  1 drivers
v0x14efca0_0 .net *"_ivl_40", 0 0, L_0x14f5a30;  1 drivers
v0x14efd80_0 .net *"_ivl_42", 0 0, L_0x14f5aa0;  1 drivers
v0x14efe60_0 .net *"_ivl_44", 0 0, L_0x14f5bd0;  1 drivers
v0x14eff40_0 .net *"_ivl_46", 0 0, L_0x14f5ce0;  1 drivers
v0x14f0020_0 .net *"_ivl_48", 0 0, L_0x14f5e20;  1 drivers
v0x14f0100_0 .net *"_ivl_50", 0 0, L_0x14f5f30;  1 drivers
v0x14f01e0_0 .net *"_ivl_52", 0 0, L_0x14f60d0;  1 drivers
v0x14f02c0_0 .net *"_ivl_54", 0 0, L_0x14f61e0;  1 drivers
v0x14f03a0_0 .net *"_ivl_56", 0 0, L_0x14f6340;  1 drivers
v0x14f0480_0 .net *"_ivl_58", 0 0, L_0x14f63b0;  1 drivers
v0x14f0560_0 .net *"_ivl_6", 0 0, L_0x14f47d0;  1 drivers
v0x14f0640_0 .net *"_ivl_60", 0 0, L_0x14f65c0;  1 drivers
v0x14f0720_0 .net *"_ivl_62", 0 0, L_0x14f6630;  1 drivers
v0x14f0800_0 .net *"_ivl_64", 0 0, L_0x14f6850;  1 drivers
v0x14f08e0_0 .net *"_ivl_66", 0 0, L_0x14f68c0;  1 drivers
v0x14f09c0_0 .net *"_ivl_68", 0 0, L_0x14f6af0;  1 drivers
v0x14f0aa0_0 .net *"_ivl_70", 0 0, L_0x14f6c00;  1 drivers
v0x14f0b80_0 .net *"_ivl_72", 0 0, L_0x14f6da0;  1 drivers
v0x14f0c60_0 .net *"_ivl_74", 0 0, L_0x14f6e60;  1 drivers
v0x14f0d40_0 .net *"_ivl_76", 0 0, L_0x14f6c70;  1 drivers
v0x14f0e20_0 .net *"_ivl_78", 0 0, L_0x14f6d30;  1 drivers
v0x14f0f00_0 .net *"_ivl_8", 0 0, L_0x14f4910;  1 drivers
v0x14f0fe0_0 .net *"_ivl_80", 0 0, L_0x14f7250;  1 drivers
v0x14f10c0_0 .net *"_ivl_82", 0 0, L_0x14f72c0;  1 drivers
v0x14f11a0_0 .net *"_ivl_84", 0 0, L_0x14f74e0;  1 drivers
v0x14f1280_0 .net *"_ivl_88", 0 0, L_0x14f7870;  1 drivers
v0x14f1360_0 .net *"_ivl_90", 0 0, L_0x14f78e0;  1 drivers
v0x14f1440_0 .net *"_ivl_92", 0 0, L_0x14f7ad0;  1 drivers
v0x14f1520_0 .net *"_ivl_94", 0 0, L_0x14f7be0;  1 drivers
v0x14f1600_0 .net *"_ivl_96", 0 0, L_0x14f7de0;  1 drivers
v0x14f1af0_0 .net *"_ivl_98", 0 0, L_0x14f7ef0;  1 drivers
v0x14f1bd0_0 .net "a", 0 0, v0x14ed060_0;  alias, 1 drivers
v0x14f1c70_0 .net "b", 0 0, v0x14ed100_0;  alias, 1 drivers
v0x14f1d60_0 .net "c", 0 0, v0x14ed1a0_0;  alias, 1 drivers
v0x14f1e50_0 .net "d", 0 0, v0x14ed2e0_0;  alias, 1 drivers
v0x14f1f40_0 .net "out_pos", 0 0, L_0x14fa330;  alias, 1 drivers
v0x14f2000_0 .net "out_sop", 0 0, L_0x14f75a0;  alias, 1 drivers
S_0x14f2180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x149de50;
 .timescale -12 -12;
E_0x14849f0 .event anyedge, v0x14f2f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14f2f70_0;
    %nor/r;
    %assign/vec4 v0x14f2f70_0, 0;
    %wait E_0x14849f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14ec530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ed3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14ed470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x14ec530;
T_4 ;
    %wait E_0x149c630;
    %load/vec4 v0x14ed510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14ed3d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14ec530;
T_5 ;
    %wait E_0x149c4d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %wait E_0x149c4d0;
    %load/vec4 v0x14ed3d0_0;
    %store/vec4 v0x14ed470_0, 0, 1;
    %fork t_1, S_0x14ec860;
    %jmp t_0;
    .scope S_0x14ec860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14ecaa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14ecaa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x149c4d0;
    %load/vec4 v0x14ecaa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14ecaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14ecaa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14ec530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x149c630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14ed2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14ed100_0, 0;
    %assign/vec4 v0x14ed060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14ed3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x14ed470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x149de50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f2b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f2f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x149de50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x14f2b10_0;
    %inv;
    %store/vec4 v0x14f2b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x149de50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14ed240_0, v0x14f30e0_0, v0x14f2930_0, v0x14f29d0_0, v0x14f2a70_0, v0x14f2bb0_0, v0x14f2e30_0, v0x14f2d90_0, v0x14f2cf0_0, v0x14f2c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x149de50;
T_9 ;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x149de50;
T_10 ;
    %wait E_0x149c630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f2ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
    %load/vec4 v0x14f3010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f2ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x14f2e30_0;
    %load/vec4 v0x14f2e30_0;
    %load/vec4 v0x14f2d90_0;
    %xor;
    %load/vec4 v0x14f2e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x14f2cf0_0;
    %load/vec4 v0x14f2cf0_0;
    %load/vec4 v0x14f2c50_0;
    %xor;
    %load/vec4 v0x14f2cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x14f2ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f2ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/ece241_2013_q2/iter1/response3/top_module.sv";
