#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 23 02:25:47 2023
# Process ID: 35113
# Current directory: /home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.runs/synth_1
# Command line: vivado -log dbg_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dbg_top.tcl
# Log file: /home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.runs/synth_1/dbg_top.vds
# Journal file: /home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.runs/synth_1/vivado.jou
# Running On: binhkieudo-asus, OS: Linux, CPU Frequency: 2843.471 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source dbg_top.tcl -notrace
Command: synth_design -top dbg_top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35132
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2422.758 ; gain = 382.707 ; free physical = 13402 ; free virtual = 24078
Synthesis current peak Physical Memory [PSS] (MB): peak = 1855.018; parent = 1643.919; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3453.852; parent = 2425.730; children = 1028.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dbg_top' [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_top.v:206]
INFO: [Synth 8-6157] synthesizing module 'dbg_crc32_d1' [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_crc32_d1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'dbg_crc32_d1' (0#1) [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_crc32_d1.v:80]
INFO: [Synth 8-6157] synthesizing module 'dbg_wb' [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_wb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'dbg_wb' (0#1) [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_wb.v:121]
INFO: [Synth 8-6157] synthesizing module 'dbg_cpu' [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:88]
INFO: [Synth 8-6157] synthesizing module 'dbg_cpu_registers' [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu_registers.v:69]
INFO: [Synth 8-6155] done synthesizing module 'dbg_cpu_registers' (0#1) [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu_registers.v:69]
INFO: [Synth 8-6155] done synthesizing module 'dbg_cpu' (0#1) [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:88]
INFO: [Synth 8-6155] done synthesizing module 'dbg_top' (0#1) [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_top.v:206]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_end_q_reg was removed.  [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_wb.v:523]
WARNING: [Synth 8-6014] Unused sequential element cmd_cnt_end_q_reg was removed.  [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:439]
WARNING: [Synth 8-6014] Unused sequential element half_q_reg was removed.  [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:553]
WARNING: [Synth 8-6014] Unused sequential element cpu_ce_csff_reg was removed.  [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:827]
WARNING: [Synth 8-6014] Unused sequential element mem_ptr_init_reg was removed.  [/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.srcs/sources_1/imports/verilog/dbg_cpu.v:828]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2509.695 ; gain = 469.645 ; free physical = 13471 ; free virtual = 24151
Synthesis current peak Physical Memory [PSS] (MB): peak = 1855.018; parent = 1643.919; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3537.820; parent = 2509.699; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2524.539 ; gain = 484.488 ; free physical = 13466 ; free virtual = 24146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1855.018; parent = 1643.919; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3552.664; parent = 2524.543; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.543 ; gain = 492.492 ; free physical = 13465 ; free virtual = 24146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1855.018; parent = 1643.919; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3560.668; parent = 2532.547; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2556.293 ; gain = 516.242 ; free physical = 13402 ; free virtual = 24082
Synthesis current peak Physical Memory [PSS] (MB): peak = 1864.612; parent = 1653.832; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3584.418; parent = 2556.297; children = 1028.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               52 Bit    Registers := 3     
	               32 Bit    Registers := 11    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 151   
+---Muxes : 
	   2 Input   52 Bit        Muxes := 10    
	   5 Input   52 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 11    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 9     
	   4 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   7 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 7     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 128   
	   3 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12928 ; free virtual = 23705
Synthesis current peak Physical Memory [PSS] (MB): peak = 2104.644; parent = 1893.994; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12930 ; free virtual = 23708
Synthesis current peak Physical Memory [PSS] (MB): peak = 2105.226; parent = 1894.594; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12858 ; free virtual = 23668
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.069; parent = 1895.438; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.093; parent = 1895.461; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    78|
|3     |LUT1   |    84|
|4     |LUT2   |   161|
|5     |LUT3   |   185|
|6     |LUT4   |   298|
|7     |LUT5   |   175|
|8     |LUT6   |   358|
|9     |MUXF7  |    32|
|10    |FDCE   |   913|
|11    |FDPE   |    69|
|12    |FDRE   |   196|
|13    |IBUF   |   112|
|14    |OBUF   |   214|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |  2879|
|2     |  i_dbg_cpu_8051        |dbg_cpu             |   692|
|3     |    i_dbg_cpu_registers |dbg_cpu_registers_2 |    19|
|4     |  i_dbg_cpu_or1k        |dbg_cpu_0           |   672|
|5     |    i_dbg_cpu_registers |dbg_cpu_registers   |    21|
|6     |  i_dbg_crc32_d1_in     |dbg_crc32_d1        |    75|
|7     |  i_dbg_crc32_d1_out    |dbg_crc32_d1_1      |    55|
|8     |  i_dbg_wb              |dbg_wb              |  1000|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12871 ; free virtual = 23628
Synthesis current peak Physical Memory [PSS] (MB): peak = 2106.108; parent = 1895.477; children = 211.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3754.934; parent = 2726.812; children = 1028.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.809 ; gain = 686.758 ; free physical = 12876 ; free virtual = 23633
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2726.816 ; gain = 686.758 ; free physical = 12876 ; free virtual = 23633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2729.777 ; gain = 0.000 ; free physical = 12970 ; free virtual = 23730
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.551 ; gain = 0.000 ; free physical = 12900 ; free virtual = 23660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f24b0b42
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2816.551 ; gain = 800.312 ; free physical = 13111 ; free virtual = 23870
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/Opencores/dbg_interface_latest/dbg_interface/trunk/rtl/verilog/project_1/project_1.runs/synth_1/dbg_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dbg_top_utilization_synth.rpt -pb dbg_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 23 02:26:17 2023...
