set ::env(PROJECT_NAME) baudgen
set ::env(DESIGN_TOP) am_baud_rate_gen
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/baudgen/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/baudgen/rtl/am_baud_rate_gen.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) Communication
