Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:25:53 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_20/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.069        0.000                      0                 1169        0.012        0.000                      0                 1169        2.143        0.000                       0                  1150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.418}        4.836           206.782         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.069        0.000                      0                 1169        0.012        0.000                      0                 1169        2.143        0.000                       0                  1150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 genblk1[97].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.418ns period=4.836ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.418ns period=4.836ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.836ns  (vclock rise@4.836ns - vclock rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.326ns (50.964%)  route 2.238ns (49.036%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.106ns = ( 6.942 - 4.836 ) 
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.648ns (routing 0.582ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.531ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1149, routed)        1.648     2.594    genblk1[97].reg_in/clk_IBUF_BUFG
    SLICE_X105Y477       FDRE                                         r  genblk1[97].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y477       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.675 r  genblk1[97].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.216     2.891    conv/mul55/reg_out[1]_i_87[0]
    SLICE_X105Y477       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     3.091 r  conv/mul55/z__0_carry/O[4]
                         net (fo=1, routed)           0.168     3.259    conv/add000068/tmp00[55]_11[3]
    SLICE_X104Y478       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.381 r  conv/add000068/reg_out[1]_i_84/O
                         net (fo=1, routed)           0.025     3.406    conv/add000068/reg_out[1]_i_84_n_0
    SLICE_X104Y478       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.590 r  conv/add000068/reg_out_reg[1]_i_32/O[5]
                         net (fo=1, routed)           0.178     3.768    conv/add000068/reg_out_reg[1]_i_32_n_10
    SLICE_X105Y479       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.891 r  conv/add000068/reg_out[1]_i_281/O
                         net (fo=1, routed)           0.007     3.898    conv/add000068/reg_out[1]_i_281_n_0
    SLICE_X105Y479       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.091     3.989 r  conv/add000068/reg_out_reg[1]_i_162/O[5]
                         net (fo=1, routed)           0.192     4.181    conv/add000068/reg_out_reg[1]_i_162_n_10
    SLICE_X104Y480       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.331 r  conv/add000068/reg_out[1]_i_73/O
                         net (fo=1, routed)           0.016     4.347    conv/add000068/reg_out[1]_i_73_n_0
    SLICE_X104Y480       CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.085     4.432 r  conv/add000068/reg_out_reg[1]_i_31/O[7]
                         net (fo=2, routed)           0.296     4.728    conv/add000068/reg_out_reg[1]_i_31_n_8
    SLICE_X105Y472       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.818 r  conv/add000068/reg_out[1]_i_33/O
                         net (fo=1, routed)           0.010     4.828    conv/add000068/reg_out[1]_i_33_n_0
    SLICE_X105Y472       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.943 r  conv/add000068/reg_out_reg[1]_i_5/CO[7]
                         net (fo=1, routed)           0.026     4.969    conv/add000068/reg_out_reg[1]_i_5_n_0
    SLICE_X105Y473       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.025 r  conv/add000068/reg_out_reg[21]_i_53/O[0]
                         net (fo=1, routed)           0.183     5.208    conv/add000068/reg_out_reg[21]_i_53_n_15
    SLICE_X105Y469       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.332 r  conv/add000068/reg_out[16]_i_46/O
                         net (fo=1, routed)           0.009     5.341    conv/add000068/reg_out[16]_i_46_n_0
    SLICE_X105Y469       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.541 r  conv/add000068/reg_out_reg[16]_i_29/O[4]
                         net (fo=1, routed)           0.217     5.758    conv/add000068/reg_out_reg[16]_i_29_n_11
    SLICE_X104Y471       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     5.846 r  conv/add000068/reg_out[16]_i_16/O
                         net (fo=1, routed)           0.025     5.871    conv/add000068/reg_out[16]_i_16_n_0
    SLICE_X104Y471       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.055 r  conv/add000068/reg_out_reg[16]_i_2/O[5]
                         net (fo=2, routed)           0.199     6.254    conv/add000068/reg_out_reg[16]_i_2_n_10
    SLICE_X104Y474       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.377 r  conv/add000068/reg_out[16]_i_5/O
                         net (fo=1, routed)           0.022     6.399    conv/add000068/reg_out[16]_i_5_n_0
    SLICE_X104Y474       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.558 r  conv/add000068/reg_out_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.584    conv/add000068/reg_out_reg[16]_i_1_n_0
    SLICE_X104Y475       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.700 r  conv/add000068/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.187     6.887    reg_out/a[20]
    SLICE_X101Y475       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.922 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.236     7.158    reg_out/reg_out[21]_i_1_n_0
    SLICE_X103Y475       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.836     4.836 r  
    AP13                                              0.000     4.836 r  clk (IN)
                         net (fo=0)                   0.000     4.836    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.181 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.181    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.181 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.468    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.492 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1149, routed)        1.450     6.942    reg_out/clk_IBUF_BUFG
    SLICE_X103Y475       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.395     7.336    
                         clock uncertainty           -0.035     7.301    
    SLICE_X103Y475       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.227    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -7.158    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[91].z_reg[91][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.418ns period=4.836ns})
  Destination:            genblk1[91].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.418ns period=4.836ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.446ns (routing 0.531ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.582ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1149, routed)        1.446     2.102    demux/clk_IBUF_BUFG
    SLICE_X101Y477       FDRE                                         r  demux/genblk1[91].z_reg[91][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y477       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.161 r  demux/genblk1[91].z_reg[91][5]/Q
                         net (fo=1, routed)           0.118     2.279    genblk1[91].reg_in/D[5]
    SLICE_X101Y480       FDRE                                         r  genblk1[91].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1149, routed)        1.606     2.552    genblk1[91].reg_in/clk_IBUF_BUFG
    SLICE_X101Y480       FDRE                                         r  genblk1[91].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.346     2.207    
    SLICE_X101Y480       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.267    genblk1[91].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.418 }
Period(ns):         4.836
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.836       3.546      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.418       2.143      SLICE_X106Y466  genblk1[63].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.418       2.143      SLICE_X107Y475  demux/genblk1[57].z_reg[57][4]/C



