# compile vhdl design source files
vhdl xil_defaultlib  "../../../Binary_to_BCD.srcs/sources_1/new/Binary_to_BCD.vhd"
vhdl xil_defaultlib  "../../../Binary_to_BCD.srcs/sim_1/new/Binary_to_BCD_SIM.vhd"

# Do not sort compile order
nosort
