Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 03:46:41 2019
| Host         : travis-job-ab4c7ca6-c4ad-4ef2-8497-417e79867c46 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.187        0.000                      0                12175        0.024        0.000                      0                12171        0.264        0.000                       0                  4089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk       {0.000 20.000}       40.000          25.000          
eth_tx_clk       {0.000 20.000}       40.000          25.000          
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           2.656        0.000                      0                   13        0.152        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk            30.070        0.000                      0                  443        0.032        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk            30.225        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                0.187        0.000                      0                11492        0.024        0.000                      0                11492        3.750        0.000                       0                  3734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.646        0.000                      0                    1                                                                        
              eth_rx_clk          2.449        0.000                      0                    1                                                                        
              eth_tx_clk          2.459        0.000                      0                    1                                                                        
              sys_clk             2.361        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.478ns (28.966%)  route 1.172ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.172     7.873    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.600    10.529    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.478ns (28.966%)  route 1.172ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.172     7.873    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.600    10.529    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.478ns (28.966%)  route 1.172ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.172     7.873    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.600    10.529    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.656ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.478ns (28.966%)  route 1.172ns (71.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.172     7.873    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDSE (Setup_fdse_C_S)       -0.600    10.529    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.529    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.371    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.495 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.083    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.371    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.495 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.083    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.371    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.495 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.083    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.371    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.495 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.083    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.580ns (30.367%)  route 1.330ns (69.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330     7.990    reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.114 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.114    reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X65Y26         FDSE (Setup_fdse_C_D)        0.029    11.180    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.773ns (40.467%)  route 1.137ns (59.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.641     6.223    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.478     6.701 r  FDPE_3/Q
                         net (fo=5, routed)           1.137     7.838    clk200_rst
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.295     8.133 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.133    ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.077    11.206    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                          -8.133    
  -------------------------------------------------------------------
                         slack                                  3.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.099     2.099    reset_counter[0]
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.144    ic_reset_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X64Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.991    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.184ns (43.283%)  route 0.241ns (56.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.240    reset_counter[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.043     2.283 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.283    reset_counter[3]_i_2_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.549%)  route 0.241ns (56.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.241     2.240    reset_counter[2]
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.285 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.285    reset_counter[2]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.226ns (37.291%)  route 0.380ns (62.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.380     2.366    reset_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.098     2.464 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.464    reset_counter[1]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.157     2.157    reset_counter[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.202 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.390    reset_counter[3]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.816%)  route 0.595ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.595     2.594    reset_counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.639 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.639    reset_counter0[0]
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X65Y26         FDSE (Hold_fdse_C_D)         0.091     1.949    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.148ns (23.711%)  route 0.476ns (76.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     1.871    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE (Prop_fdpe_C_Q)         0.148     2.019 r  FDPE_3/Q
                         net (fo=5, routed)           0.476     2.496    clk200_rst
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDSE (Hold_fdse_C_S)        -0.071     1.800    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.695    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y49     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X64Y26     ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y49     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X64Y26     ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.070ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 1.428ns (14.654%)  route 8.317ns (85.346%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X33Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.818     3.824    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.150     3.974 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.004     4.977    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326     5.303 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.985     6.289    crc32_checker_crc_next_reg[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.681     7.094    rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.804     8.022    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     8.946    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           2.224    11.294    crc32_checker_source_source_payload_error
    SLICE_X49Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.453    41.453    eth_rx_clk
    SLICE_X49Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.460    
                         clock uncertainty           -0.035    41.425    
    SLICE_X49Y7          FDRE (Setup_fdre_C_D)       -0.061    41.364    rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                 30.070    

Slack (MET) :             30.512ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 1.428ns (15.354%)  route 7.873ns (84.646%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X33Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.818     3.824    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.150     3.974 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.004     4.977    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326     5.303 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.985     6.289    crc32_checker_crc_next_reg[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.681     7.094    rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.804     8.022    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     8.946    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.780    10.850    crc32_checker_source_source_payload_error
    SLICE_X48Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X48Y10         FDRE                                         r  rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.459    
                         clock uncertainty           -0.035    41.424    
    SLICE_X48Y10         FDRE (Setup_fdre_C_D)       -0.062    41.362    rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.362    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                 30.512    

Slack (MET) :             30.602ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.428ns (15.495%)  route 7.788ns (84.505%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X33Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.818     3.824    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.150     3.974 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.004     4.977    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326     5.303 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.985     6.289    crc32_checker_crc_next_reg[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.681     7.094    rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.804     8.022    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     8.946    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.696    10.765    crc32_checker_source_source_payload_error
    SLICE_X48Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.453    41.453    eth_rx_clk
    SLICE_X48Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.460    
                         clock uncertainty           -0.035    41.425    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)       -0.058    41.367    rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.367    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                 30.602    

Slack (MET) :             30.946ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.428ns (16.109%)  route 7.437ns (83.891%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X33Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.818     3.824    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.150     3.974 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.004     4.977    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326     5.303 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.985     6.289    crc32_checker_crc_next_reg[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.681     7.094    rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.804     8.022    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     8.946    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.344    10.414    crc32_checker_source_source_payload_error
    SLICE_X47Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.450    41.450    eth_rx_clk
    SLICE_X47Y7          FDRE                                         r  rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.457    
                         clock uncertainty           -0.035    41.422    
    SLICE_X47Y7          FDRE (Setup_fdre_C_D)       -0.062    41.360    rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 30.946    

Slack (MET) :             31.117ns  (required time - arrival time)
  Source:                 liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 1.552ns (17.549%)  route 7.292ns (82.451%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X33Y26         FDRE                                         r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=13, routed)          1.818     3.824    liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.150     3.974 r  crc32_checker_crc_reg[28]_i_2/O
                         net (fo=5, routed)           1.004     4.977    crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.326     5.303 r  crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           0.985     6.289    crc32_checker_crc_next_reg[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.413 r  rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.681     7.094    rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.218 r  rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.804     8.022    rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X29Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           0.799     8.946    rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.199    10.269    crc32_checker_source_source_payload_error
    SLICE_X35Y18         LUT3 (Prop_lut3_I2_O)        0.124    10.393 r  ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.393    ps_crc_error_toggle_i_i_1_n_0
    SLICE_X35Y18         FDRE                                         r  ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X35Y18         FDRE                                         r  ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.516    
                         clock uncertainty           -0.035    41.481    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)        0.029    41.510    ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 31.117    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 1.076ns (13.689%)  route 6.785ns (86.311%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X45Y16         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.136     3.154    rx_cdc_graycounter0_q[3]
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.713     3.991    storage_13_reg_i_9_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.959     5.074    p_2_in3_in
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.328     6.526    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.369     8.019    crc32_checker_fifo_out
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.143 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.279     9.422    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X48Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[20]/C
                         clock pessimism              0.079    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    41.293    rx_converter_converter_source_payload_data_reg[20]
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 1.076ns (13.689%)  route 6.785ns (86.311%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X45Y16         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.136     3.154    rx_cdc_graycounter0_q[3]
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.713     3.991    storage_13_reg_i_9_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.959     5.074    p_2_in3_in
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.328     6.526    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.369     8.019    crc32_checker_fifo_out
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.143 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.279     9.422    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X48Y6          FDRE                                         r  rx_converter_converter_source_payload_data_reg[22]/C
                         clock pessimism              0.079    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X48Y6          FDRE (Setup_fdre_C_CE)      -0.205    41.293    rx_converter_converter_source_payload_data_reg[22]
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.960ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 1.076ns (13.847%)  route 6.695ns (86.153%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 41.453 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X45Y16         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.136     3.154    rx_cdc_graycounter0_q[3]
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.713     3.991    storage_13_reg_i_9_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.959     5.074    p_2_in3_in
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.328     6.526    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.372     8.022    crc32_checker_fifo_out
    SLICE_X46Y13         LUT3 (Prop_lut3_I0_O)        0.124     8.146 r  rx_converter_converter_source_payload_data[19]_i_1/O
                         net (fo=10, routed)          1.186     9.332    rx_converter_converter_source_payload_data[19]_i_1_n_0
    SLICE_X49Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.453    41.453    eth_rx_clk
    SLICE_X49Y8          FDRE                                         r  rx_converter_converter_source_payload_data_reg[11]/C
                         clock pessimism              0.079    41.532    
                         clock uncertainty           -0.035    41.497    
    SLICE_X49Y8          FDRE (Setup_fdre_C_CE)      -0.205    41.292    rx_converter_converter_source_payload_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.292    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 31.960    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.076ns (13.981%)  route 6.620ns (86.019%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X45Y16         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.136     3.154    rx_cdc_graycounter0_q[3]
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.713     3.991    storage_13_reg_i_9_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.959     5.074    p_2_in3_in
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.328     6.526    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.369     8.019    crc32_checker_fifo_out
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.143 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.114     9.257    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  rx_converter_converter_source_payload_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X48Y9          FDRE                                         r  rx_converter_converter_source_payload_data_reg[23]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X48Y9          FDRE (Setup_fdre_C_CE)      -0.205    41.291    rx_converter_converter_source_payload_data_reg[23]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.034    

Slack (MET) :             32.034ns  (required time - arrival time)
  Source:                 rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_converter_converter_source_payload_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.076ns (13.981%)  route 6.620ns (86.019%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.561     1.561    eth_rx_clk
    SLICE_X45Y16         FDRE                                         r  rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.136     3.154    rx_cdc_graycounter0_q[3]
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124     3.278 r  storage_13_reg_i_9/O
                         net (fo=1, routed)           0.713     3.991    storage_13_reg_i_9_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.115 r  storage_13_reg_i_1/O
                         net (fo=4, routed)           0.959     5.074    p_2_in3_in
    SLICE_X43Y16         LUT2 (Prop_lut2_I0_O)        0.124     5.198 r  storage_11_reg_0_7_0_5_i_3/O
                         net (fo=4, routed)           1.328     6.526    storage_11_reg_0_7_0_5_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  crc32_checker_syncfifo_consume[2]_i_2/O
                         net (fo=12, routed)          1.369     8.019    crc32_checker_fifo_out
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.143 r  rx_converter_converter_source_payload_data[29]_i_1/O
                         net (fo=10, routed)          1.114     9.257    rx_converter_converter_source_payload_data[29]_i_1_n_0
    SLICE_X48Y9          FDRE                                         r  rx_converter_converter_source_payload_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.452    41.452    eth_rx_clk
    SLICE_X48Y9          FDRE                                         r  rx_converter_converter_source_payload_data_reg[25]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.035    41.496    
    SLICE_X48Y9          FDRE (Setup_fdre_C_CE)      -0.205    41.291    rx_converter_converter_source_payload_data_reg[25]
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X48Y13         FDRE                                         r  rx_converter_converter_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  rx_converter_converter_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.249     0.954    rx_converter_converter_source_payload_data[16]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.922    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rx_converter_converter_source_payload_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_13_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.401%)  route 0.294ns (67.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.564     0.564    eth_rx_clk
    SLICE_X48Y13         FDRE                                         r  rx_converter_converter_source_payload_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  rx_converter_converter_source_payload_data_reg[18]/Q
                         net (fo=1, routed)           0.294     0.999    rx_converter_converter_source_payload_data[18]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     0.880    eth_rx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_13_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.922    storage_13_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMD32                                       r  storage_11_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.529%)  route 0.267ns (65.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.552     0.552    eth_rx_clk
    SLICE_X33Y24         FDRE                                         r  crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.267     0.960    storage_11_reg_0_7_0_5/ADDRD1
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.818     0.818    storage_11_reg_0_7_0_5/WCLK
    SLICE_X30Y24         RAMS32                                       r  storage_11_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.565    
    SLICE_X30Y24         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.874    storage_11_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_13_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y28  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y28  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y17  xilinxmultiregimpl8_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y17  xilinxmultiregimpl8_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y17  xilinxmultiregimpl8_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y15  xilinxmultiregimpl8_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y15  xilinxmultiregimpl8_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y15  xilinxmultiregimpl8_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y15  xilinxmultiregimpl8_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y25  storage_11_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y24  storage_11_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.225ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.782ns (19.415%)  route 7.396ns (80.585%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.589     8.393    tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.511 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.837     9.348    tx_converter_converter_mux__0
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.326     9.674 r  storage_12_reg_i_4/O
                         net (fo=2, routed)           1.070    10.744    tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 30.225    

Slack (MET) :             30.229ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.586ns (17.289%)  route 7.588ns (82.711%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.754     8.558    tx_converter_converter_mux0
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.682 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.876     9.558    storage_12_reg_i_46_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I1_O)        0.124     9.682 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           1.057    10.739    tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 30.229    

Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.782ns (19.603%)  route 7.308ns (80.397%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.589     8.393    tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.511 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.636     9.147    tx_converter_converter_mux__0
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.326     9.473 r  storage_12_reg_i_5/O
                         net (fo=2, routed)           1.183    10.656    tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.444ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.782ns (19.891%)  route 7.177ns (80.109%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.589     8.393    tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.511 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.632     9.143    tx_converter_converter_mux__0
    SLICE_X28Y11         LUT3 (Prop_lut3_I1_O)        0.326     9.469 r  storage_12_reg_i_6/O
                         net (fo=2, routed)           1.056    10.524    tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                 30.444    

Slack (MET) :             30.452ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 1.782ns (19.909%)  route 7.169ns (80.091%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.589     8.393    tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.511 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.623     9.134    tx_converter_converter_mux__0
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.326     9.460 r  storage_12_reg_i_3/O
                         net (fo=2, routed)           1.056    10.516    tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                 30.452    

Slack (MET) :             30.669ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 1.782ns (20.403%)  route 6.952ns (79.597%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.589     8.393    tx_converter_converter_mux0
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.118     8.511 r  storage_12_reg_i_47/O
                         net (fo=9, routed)           0.350     8.861    tx_converter_converter_mux__0
    SLICE_X29Y11         LUT2 (Prop_lut2_I1_O)        0.326     9.187 r  storage_12_reg_i_7/O
                         net (fo=2, routed)           1.113    10.300    tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.491    41.491    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
                         clock pessimism              0.079    41.570    
                         clock uncertainty           -0.035    41.535    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.969    storage_12_reg
  -------------------------------------------------------------------
                         required time                         40.969    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                 30.669    

Slack (MET) :             30.979ns  (required time - arrival time)
  Source:                 storage_12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.739ns (41.912%)  route 5.182ns (58.088%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.609     1.609    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.063 r  storage_12_reg/DOADO[26]
                         net (fo=1, routed)           1.160     5.223    tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     5.347 r  crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.646     6.993    crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.152     7.145 r  crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.921     8.066    crc32_inserter_reg[9]_i_3_n_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.355     8.421 r  crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.492     8.914    crc32_inserter_reg[31]_i_4_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I0_O)        0.322     9.236 r  crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.962    10.198    crc32_inserter_reg[12]_i_2_n_0
    SLICE_X32Y21         LUT5 (Prop_lut5_I2_O)        0.332    10.530 r  crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.530    crc32_inserter_next_reg[12]
    SLICE_X32Y21         FDSE                                         r  crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    41.436    eth_tx_clk
    SLICE_X32Y21         FDSE                                         r  crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.079    41.515    
                         clock uncertainty           -0.035    41.480    
    SLICE_X32Y21         FDSE (Setup_fdse_C_D)        0.029    41.509    crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.509    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 30.979    

Slack (MET) :             31.306ns  (required time - arrival time)
  Source:                 storage_12_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 3.566ns (41.264%)  route 5.076ns (58.736%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.609     1.609    eth_tx_clk
    RAMB36_X0Y2          RAMB36E1                                     r  storage_12_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.063 r  storage_12_reg/DOADO[26]
                         net (fo=1, routed)           1.160     5.223    tx_converter_converter_sink_payload_data_reg[32]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124     5.347 r  crc32_inserter_reg[9]_i_4/O
                         net (fo=1, routed)           1.646     6.993    crc32_inserter_reg[9]_i_4_n_0
    SLICE_X28Y18         LUT4 (Prop_lut4_I3_O)        0.152     7.145 r  crc32_inserter_reg[9]_i_3/O
                         net (fo=3, routed)           0.921     8.066    crc32_inserter_reg[9]_i_3_n_0
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.355     8.421 r  crc32_inserter_reg[31]_i_4/O
                         net (fo=12, routed)          0.492     8.914    crc32_inserter_reg[31]_i_4_n_0
    SLICE_X33Y18         LUT5 (Prop_lut5_I1_O)        0.327     9.241 r  crc32_inserter_reg[13]_i_2/O
                         net (fo=2, routed)           0.856    10.097    crc32_inserter_reg[13]_i_2_n_0
    SLICE_X33Y18         LUT3 (Prop_lut3_I1_O)        0.154    10.251 r  crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.251    crc32_inserter_next_reg[5]
    SLICE_X33Y18         FDSE                                         r  crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438    41.438    eth_tx_clk
    SLICE_X33Y18         FDSE                                         r  crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X33Y18         FDSE (Setup_fdse_C_D)        0.075    41.557    crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.557    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                 31.306    

Slack (MET) :             31.368ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 1.581ns (19.041%)  route 6.722ns (80.959%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.754     8.558    tx_converter_converter_mux0
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.682 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.518     9.200    storage_12_reg_i_46_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.119     9.319 r  tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.550     9.869    tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X30Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.445    41.445    eth_tx_clk
    SLICE_X30Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.079    41.524    
                         clock uncertainty           -0.035    41.489    
    SLICE_X30Y11         FDRE (Setup_fdre_C_D)       -0.253    41.236    tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.236    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 31.368    

Slack (MET) :             31.373ns  (required time - arrival time)
  Source:                 tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 1.586ns (18.632%)  route 6.926ns (81.368%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.419     1.984 r  tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.925     2.909    tx_cdc_graycounter1_q[2]
    SLICE_X32Y11         LUT4 (Prop_lut4_I0_O)        0.299     3.208 f  tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.817     4.025    tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     4.149 f  tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.995     5.144    tx_cdc_asyncfifo_readable
    SLICE_X28Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.268 f  padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.581     5.849    padding_inserter_source_valid
    SLICE_X28Y18         LUT3 (Prop_lut3_I0_O)        0.124     5.973 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.956     6.929    crc32_inserter_source_valid
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.053 r  crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.628     7.681    preamble_inserter_sink_ready
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.805 r  tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.754     8.558    tx_converter_converter_mux0
    SLICE_X28Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.682 r  storage_12_reg_i_46/O
                         net (fo=4, routed)           0.876     9.558    storage_12_reg_i_46_n_0
    SLICE_X28Y11         LUT4 (Prop_lut4_I1_O)        0.124     9.682 r  storage_12_reg_i_2/O
                         net (fo=2, routed)           0.395    10.078    tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X28Y11         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X28Y11         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.096    41.543    
                         clock uncertainty           -0.035    41.508    
    SLICE_X28Y11         FDRE (Setup_fdre_C_D)       -0.058    41.450    tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.450    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                 31.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl5_regs0[0]
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.075     0.637    xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.762    xilinxmultiregimpl5_regs0[6]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.758    xilinxmultiregimpl5_regs0[5]
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X31Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.071     0.633    xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.761    xilinxmultiregimpl5_regs0[2]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.769    xilinxmultiregimpl5_regs0[1]
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X32Y11         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[3]
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl5_regs0[4]
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X30Y12         FDRE                                         r  xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.053     0.615    xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X28Y11         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=9, routed)           0.110     0.814    tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X29Y11         LUT5 (Prop_lut5_I4_O)        0.048     0.862 r  tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.862    tx_cdc_graycounter1_q_next[2]
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.107     0.683    tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_cdc_graycounter1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X28Y11         FDRE                                         r  tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=9, routed)           0.110     0.814    tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X29Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.859 r  tx_cdc_graycounter1_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.859    tx_cdc_graycounter1_q_next[1]
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X29Y11         FDRE                                         r  tx_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.091     0.667    tx_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X29Y22         FDRE                                         r  tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.696 f  tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.120     0.816    tx_gap_inserter_counter_reg__0[0]
    SLICE_X28Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.861 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.861    liteethmacgap_state_i_1_n_0
    SLICE_X28Y22         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X28Y22         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.254     0.568    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.091     0.659    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2   storage_12_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y28  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X31Y28  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y12  xilinxmultiregimpl5_regs1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12  tx_cdc_graycounter1_q_binary_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y12  tx_cdc_graycounter1_q_binary_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X31Y28  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y12  xilinxmultiregimpl5_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y11  xilinxmultiregimpl5_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_reload_storage_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.559ns  (logic 0.456ns (4.770%)  route 9.103ns (95.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          9.103    11.114    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X32Y38         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.445    11.445    sys_clk
    SLICE_X32Y38         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[0]/C
                         clock pessimism              0.007    11.452    
                         clock uncertainty           -0.057    11.396    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.095    11.301    netsoc_timer0_reload_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.301    
                         arrival time                         -11.114    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_reload_storage_full_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.456ns (4.903%)  route 8.845ns (95.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          8.845    10.857    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X28Y39         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.448    11.448    sys_clk
    SLICE_X28Y39         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[8]/C
                         clock pessimism              0.007    11.455    
                         clock uncertainty           -0.057    11.399    
    SLICE_X28Y39         FDRE (Setup_fdre_C_D)       -0.058    11.341    netsoc_timer0_reload_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_load_storage_full_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 0.456ns (4.899%)  route 8.851ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          8.851    10.863    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X33Y39         FDRE                                         r  netsoc_timer0_load_storage_full_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.446    11.446    sys_clk
    SLICE_X33Y39         FDRE                                         r  netsoc_timer0_load_storage_full_reg[8]/C
                         clock pessimism              0.007    11.453    
                         clock uncertainty           -0.057    11.397    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)       -0.047    11.350    netsoc_timer0_load_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_load_storage_full_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 0.456ns (4.917%)  route 8.817ns (95.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          8.817    10.829    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X30Y36         FDRE                                         r  netsoc_timer0_load_storage_full_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.443    11.443    sys_clk
    SLICE_X30Y36         FDRE                                         r  netsoc_timer0_load_storage_full_reg[0]/C
                         clock pessimism              0.007    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)       -0.061    11.333    netsoc_timer0_load_storage_full_reg[0]
  -------------------------------------------------------------------
                         required time                         11.333    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 4.079ns (46.536%)  route 4.686ns (53.464%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.149     5.210    picorv32/tag_mem_reg[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.334 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.334    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.884 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.884    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.648     6.646    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.558     7.328    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.124     7.452 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.707     8.158    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I1_O)        0.117     8.275 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=3, routed)           0.829     9.105    picorv32/p_0_in__0[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.453 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.312     9.765    picorv32/instr_retirq_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.483    10.372    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[0]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 4.079ns (46.536%)  route 4.686ns (53.464%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.149     5.210    picorv32/tag_mem_reg[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.334 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.334    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.884 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.884    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.648     6.646    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.558     7.328    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.124     7.452 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.707     8.158    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I1_O)        0.117     8.275 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=3, routed)           0.829     9.105    picorv32/p_0_in__0[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.453 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.312     9.765    picorv32/instr_retirq_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.483    10.372    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[1]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 4.079ns (46.536%)  route 4.686ns (53.464%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.149     5.210    picorv32/tag_mem_reg[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.334 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.334    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.884 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.884    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.648     6.646    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.558     7.328    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.124     7.452 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.707     8.158    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I1_O)        0.117     8.275 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=3, routed)           0.829     9.105    picorv32/p_0_in__0[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.453 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.312     9.765    picorv32/instr_retirq_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.483    10.372    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[2]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 4.079ns (46.536%)  route 4.686ns (53.464%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.607     1.607    sys_clk
    RAMB18_X1Y13         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.061 r  tag_mem_reg/DOADO[3]
                         net (fo=2, routed)           1.149     5.210    picorv32/tag_mem_reg[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.334 r  picorv32/tag_mem_reg_i_11/O
                         net (fo=1, routed)           0.000     5.334    picorv32/tag_mem_reg_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.884 r  picorv32/tag_mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.884    picorv32/tag_mem_reg_i_4_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.998 r  picorv32/tag_mem_reg_i_3/CO[3]
                         net (fo=6, routed)           0.648     6.646    picorv32/netsoc_interface0_wb_sdram_ack0
    SLICE_X48Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  picorv32/netsoc_count[0]_i_4/O
                         net (fo=3, routed)           0.558     7.328    picorv32/netsoc_count[0]_i_4_n_0
    SLICE_X41Y30         LUT4 (Prop_lut4_I2_O)        0.124     7.452 r  picorv32/mem_rdata_q[31]_i_2/O
                         net (fo=52, routed)          0.707     8.158    picorv32/mem_rdata_q[24]_i_1_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I1_O)        0.117     8.275 f  picorv32/mem_rdata_q[25]_i_1/O
                         net (fo=3, routed)           0.829     9.105    picorv32/p_0_in__0[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I3_O)        0.348     9.453 f  picorv32/instr_retirq_i_4/O
                         net (fo=4, routed)           0.312     9.765    picorv32/instr_retirq_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124     9.889 r  picorv32/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.483    10.372    picorv32/decoded_rs1[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.437    11.437    picorv32/clk100
    SLICE_X38Y30         FDRE                                         r  picorv32/decoded_rs1_reg[3]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X38Y30         FDRE (Setup_fdre_C_R)       -0.524    10.936    picorv32/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_load_storage_full_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 0.456ns (4.968%)  route 8.723ns (95.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          8.723    10.735    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X30Y42         FDRE                                         r  netsoc_timer0_load_storage_full_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.447    11.447    sys_clk
    SLICE_X30Y42         FDRE                                         r  netsoc_timer0_load_storage_full_reg[24]/C
                         clock pessimism              0.007    11.454    
                         clock uncertainty           -0.057    11.398    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)       -0.056    11.342    netsoc_timer0_load_storage_full_reg[24]
  -------------------------------------------------------------------
                         required time                         11.342    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 netsoc_interface_dat_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_timer0_reload_storage_full_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 0.456ns (4.974%)  route 8.711ns (95.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        1.555     1.555    sys_clk
    SLICE_X44Y21         FDRE                                         r  netsoc_interface_dat_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     2.011 r  netsoc_interface_dat_w_reg[0]/Q
                         net (fo=72, routed)          8.711    10.722    netsoc_interface_dat_w_reg_n_0_[0]
    SLICE_X28Y40         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3734, routed)        1.448    11.448    sys_clk
    SLICE_X28Y40         FDRE                                         r  netsoc_timer0_reload_storage_full_reg[16]/C
                         clock pessimism              0.007    11.455    
                         clock uncertainty           -0.057    11.399    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)       -0.067    11.332    netsoc_timer0_reload_storage_full_reg[16]
  -------------------------------------------------------------------
                         required time                         11.332    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMD32                                       r  storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.561     0.561    sys_clk
    SLICE_X47Y51         FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.908    storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X46Y51         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.831     0.831    storage_1_reg_0_15_6_9/WCLK
    SLICE_X46Y51         RAMS32                                       r  storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.257     0.574    
    SLICE_X46Y51         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.884    storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 spiflash_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.493%)  route 0.205ns (49.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.560     0.560    sys_clk
    SLICE_X30Y33         FDRE                                         r  spiflash_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  spiflash_sr_reg[27]/Q
                         net (fo=2, routed)           0.205     0.929    picorv32/spiflash_sr_reg[31]_0[25]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.045     0.974 r  picorv32/spiflash_sr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.974    picorv32_n_324
    SLICE_X40Y33         FDRE                                         r  spiflash_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.828     0.828    sys_clk
    SLICE_X40Y33         FDRE                                         r  spiflash_sr_reg[28]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     0.914    spiflash_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.765%)  route 0.265ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.565     0.565    sys_clk
    SLICE_X44Y7          FDRE                                         r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.265     0.970    storage_7_reg_0_7_18_21/ADDRD1
    SLICE_X42Y7          RAMD32                                       r  storage_7_reg_0_7_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3734, routed)        0.834     0.834    storage_7_reg_0_7_18_21/WCLK
    SLICE_X42Y7          RAMD32                                       r  storage_7_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.234     0.600    
    SLICE_X42Y7          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.909    storage_7_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8   data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   mem_grain3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   mem_grain3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y1   data_mem_grain13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   mem_1_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y9   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  storage_2_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y9   storage_3_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_5_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y6   storage_5_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y49         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.598     3.871    clk200_clk
    SLICE_X64Y49         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.871    
                         clock uncertainty           -0.125     3.747    
    SLICE_X64Y49         FDPE (Setup_fdpe_C_D)       -0.035     3.712    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.646    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X32Y28         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.555     2.555    eth_rx_clk
    SLICE_X32Y28         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X32Y28         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.449    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X31Y28         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     2.555    eth_tx_clk
    SLICE_X31Y28         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.555    
                         clock uncertainty           -0.025     2.530    
    SLICE_X31Y28         FDPE (Setup_fdpe_C_D)       -0.005     2.525    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.459    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y54         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3734, routed)        0.591     2.591    sys_clk
    SLICE_X64Y54         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.591    
                         clock uncertainty           -0.129     2.461    
    SLICE_X64Y54         FDPE (Setup_fdpe_C_D)       -0.035     2.426    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.426    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.361    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.148 (r) | FAST    |     2.516 (r) | SLOW    | pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.665 (r) | SLOW    |    -0.519 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.702 (r) | SLOW    |    -0.916 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.906 (r) | SLOW    |    -0.640 (r) | FAST    |            |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.792 (r) | SLOW    |    -0.586 (r) | FAST    |            |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     4.589 (r) | SLOW    |    -0.848 (r) | FAST    |            |
sys_clk    | cpu_reset        | FDPE           | -        |     2.403 (r) | SLOW    |    -0.263 (r) | FAST    |            |
sys_clk    | eth_mdio         | FDRE           | -        |     1.863 (r) | SLOW    |    -0.127 (r) | FAST    |            |
sys_clk    | serial_rx        | FDRE           | -        |     3.982 (r) | SLOW    |    -1.084 (r) | FAST    |            |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.622 (r) | SLOW    |    -0.294 (r) | FAST    |            |
sys_clk    | user_btn0        | FDRE           | -        |     6.835 (r) | SLOW    |    -1.783 (r) | FAST    |            |
sys_clk    | user_btn1        | FDRE           | -        |     5.945 (r) | SLOW    |    -1.501 (r) | FAST    |            |
sys_clk    | user_btn2        | FDRE           | -        |     6.248 (r) | SLOW    |    -1.584 (r) | FAST    |            |
sys_clk    | user_btn3        | FDRE           | -        |     5.726 (r) | SLOW    |    -1.488 (r) | FAST    |            |
sys_clk    | user_sw0         | FDRE           | -        |     5.030 (r) | SLOW    |    -1.431 (r) | FAST    |            |
sys_clk    | user_sw1         | FDRE           | -        |     4.290 (r) | SLOW    |    -1.145 (r) | FAST    |            |
sys_clk    | user_sw2         | FDRE           | -        |     4.154 (r) | SLOW    |    -1.095 (r) | FAST    |            |
sys_clk    | user_sw3         | FDRE           | -        |     4.913 (r) | SLOW    |    -1.402 (r) | FAST    |            |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.465 (r) | SLOW    |      3.320 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.125 (r) | SLOW    |      3.198 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.265 (r) | SLOW    |      3.233 (r) | FAST    |               |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.236 (r) | SLOW    |      3.189 (r) | FAST    |               |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.893 (r) | SLOW    |      3.049 (r) | FAST    |               |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.277 (r) | SLOW    |      1.887 (r) | FAST    |               |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.733 (r) | SLOW    |      2.097 (r) | FAST    |               |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.734 (r) | SLOW    |      2.099 (r) | FAST    |               |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.967 (r) | SLOW    |      1.749 (r) | FAST    |               |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.439 (r) | SLOW    |      1.970 (r) | FAST    |               |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.875 (r) | SLOW    |      2.172 (r) | FAST    |               |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.117 (r) | SLOW    |      1.815 (r) | FAST    |               |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.417 (r) | SLOW    |      1.946 (r) | FAST    |               |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.362 (r) | SLOW    |      1.532 (r) | FAST    |               |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.676 (r) | SLOW    |      1.636 (r) | FAST    |               |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.672 (r) | SLOW    |      1.678 (r) | FAST    |               |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.352 (r) | SLOW    |      1.512 (r) | FAST    |               |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.664 (r) | SLOW    |      1.659 (r) | FAST    |               |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.523 (r) | SLOW    |      1.584 (r) | FAST    |               |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.522 (r) | SLOW    |      1.612 (r) | FAST    |               |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.663 (r) | SLOW    |      1.638 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.591 (r) | SLOW    |      2.022 (r) | FAST    |               |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.361 (r) | SLOW    |      1.493 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.592 (r) | SLOW    |      2.029 (r) | FAST    |               |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.362 (r) | SLOW    |      1.489 (r) | FAST    |               |
sys_clk    | eth_mdc          | FDRE           | -     |      8.664 (r) | SLOW    |      2.774 (r) | FAST    |               |
sys_clk    | eth_mdio         | FDRE           | -     |      8.884 (r) | SLOW    |      2.687 (r) | FAST    |               |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.024 (r) | SLOW    |      3.267 (r) | FAST    |               |
sys_clk    | serial_tx        | FDSE           | -     |      9.807 (r) | SLOW    |      3.225 (r) | FAST    |               |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.536 (r) | SLOW    |      3.016 (r) | FAST    |               |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.964 (r) | SLOW    |      2.929 (r) | FAST    |               |
sys_clk    | user_led0        | FDRE           | -     |      8.618 (r) | SLOW    |      2.759 (r) | FAST    |               |
sys_clk    | user_led1        | FDRE           | -     |      8.397 (r) | SLOW    |      2.654 (r) | FAST    |               |
sys_clk    | user_led2        | FDRE           | -     |      9.262 (r) | SLOW    |      3.065 (r) | FAST    |               |
sys_clk    | user_led3        | FDRE           | -     |      9.509 (r) | SLOW    |      3.202 (r) | FAST    |               |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.344 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.930 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.713 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.775 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.006 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.709 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.582 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.813 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 3.183 ns
Ideal Clock Offset to Actual Clock: -2.111 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.665 (r) | SLOW    | -0.519 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.702 (r) | SLOW    | -0.916 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.906 (r) | SLOW    | -0.640 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.792 (r) | SLOW    | -0.586 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.702 (r) | SLOW    | -0.519 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.523 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.277 (r) | SLOW    |   1.887 (r) | FAST    |    0.925 |
ddram_dq[1]        |   7.733 (r) | SLOW    |   2.097 (r) | FAST    |    1.381 |
ddram_dq[2]        |   7.734 (r) | SLOW    |   2.099 (r) | FAST    |    1.382 |
ddram_dq[3]        |   6.967 (r) | SLOW    |   1.749 (r) | FAST    |    0.615 |
ddram_dq[4]        |   7.439 (r) | SLOW    |   1.970 (r) | FAST    |    1.087 |
ddram_dq[5]        |   7.875 (r) | SLOW    |   2.172 (r) | FAST    |    1.523 |
ddram_dq[6]        |   7.117 (r) | SLOW    |   1.815 (r) | FAST    |    0.765 |
ddram_dq[7]        |   7.417 (r) | SLOW    |   1.946 (r) | FAST    |    1.065 |
ddram_dq[8]        |   6.362 (r) | SLOW    |   1.532 (r) | FAST    |    0.021 |
ddram_dq[9]        |   6.676 (r) | SLOW    |   1.636 (r) | FAST    |    0.324 |
ddram_dq[10]       |   6.672 (r) | SLOW    |   1.678 (r) | FAST    |    0.320 |
ddram_dq[11]       |   6.352 (r) | SLOW    |   1.512 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.664 (r) | SLOW    |   1.659 (r) | FAST    |    0.312 |
ddram_dq[13]       |   6.523 (r) | SLOW    |   1.584 (r) | FAST    |    0.171 |
ddram_dq[14]       |   6.522 (r) | SLOW    |   1.612 (r) | FAST    |    0.170 |
ddram_dq[15]       |   6.663 (r) | SLOW    |   1.638 (r) | FAST    |    0.311 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.875 (r) | SLOW    |   1.512 (r) | FAST    |    1.523 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.231 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.591 (r) | SLOW    |   2.022 (r) | FAST    |    1.230 |
ddram_dqs_n[1]     |   6.361 (r) | SLOW    |   1.493 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.592 (r) | SLOW    |   2.029 (r) | FAST    |    1.231 |
ddram_dqs_p[1]     |   6.362 (r) | SLOW    |   1.489 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.592 (r) | SLOW    |   1.489 (r) | FAST    |    1.231 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.340 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.465 (r) | SLOW    |   3.320 (r) | FAST    |    0.340 |
eth_tx_data[1]     |   9.125 (r) | SLOW    |   3.198 (r) | FAST    |    0.008 |
eth_tx_data[2]     |   9.265 (r) | SLOW    |   3.233 (r) | FAST    |    0.141 |
eth_tx_data[3]     |   9.236 (r) | SLOW    |   3.189 (r) | FAST    |    0.111 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.465 (r) | SLOW    |   3.189 (r) | FAST    |    0.340 |
-------------------+-------------+---------+-------------+---------+----------+




