vendor_name = ModelSim
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/ULA.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/UC_ULA.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/uc.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/somador.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/soma4.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/single_port_RAM.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/shift2_imediato.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/shift2.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/ROM.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/muxGenerico2.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/mips.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/fluxo_dados.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/estendeSinalGenerico.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/constantesMIPS.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/clock_generator.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/bancoRegistradores.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/conversorHex7SegDisplay.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_Fetch.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_EX.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform1.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform2.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_WB.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Registrador_MEM.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform3.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform4.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform5.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform6.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform7.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform8.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform9.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform10.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform11.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform12.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/Waveform13.vwf
source_file = 1, Waveform14.vwf
source_file = 1, Waveform15.vwf
source_file = 1, Waveform16.vwf
source_file = 1, Waveform17.vwf
source_file = 1, Waveform18.vwf
source_file = 1, Waveform19.vwf
source_file = 1, Waveform20.vwf
source_file = 1, Waveform21.vwf
source_file = 1, Waveform22.vwf
source_file = 1, Waveform23.vwf
source_file = 1, Waveform24.vwf
source_file = 1, Waveform25.vwf
source_file = 1, Waveform26.vwf
source_file = 1, Waveform27.vwf
source_file = 1, Waveform28.vwf
source_file = 1, Waveform29.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/output_files/Waveform1.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/output_files/Waveform2.vwf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/FlipFlop.vhd
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/edgeDetector.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/db/altsyncram_8th1.tdf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/db/mips.ram0_bancoregistradores_57a36dfc.hdl.mif
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/db/altsyncram_2jd1.tdf
source_file = 1, C:/Users/victo/Documents/GitHub/Mips-Processador/mips-SemUC_restored/mips_restored/db/mips.ram0_single_port_ram_e86d28ce.hdl.mif
design_name = hard_block
design_name = mips
instance = comp, \LEDR[0]~output\, LEDR[0]~output, mips, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, mips, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, mips, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, mips, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, mips, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, mips, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, mips, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, mips, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, mips, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, mips, 1
instance = comp, \LEDR[10]~output\, LEDR[10]~output, mips, 1
instance = comp, \LEDR[11]~output\, LEDR[11]~output, mips, 1
instance = comp, \LEDR[12]~output\, LEDR[12]~output, mips, 1
instance = comp, \LEDR[13]~output\, LEDR[13]~output, mips, 1
instance = comp, \LEDR[14]~output\, LEDR[14]~output, mips, 1
instance = comp, \LEDR[15]~output\, LEDR[15]~output, mips, 1
instance = comp, \LEDR[16]~output\, LEDR[16]~output, mips, 1
instance = comp, \LEDR[17]~output\, LEDR[17]~output, mips, 1
instance = comp, \saida_ULAWF[0]~output\, saida_ULAWF[0]~output, mips, 1
instance = comp, \saida_ULAWF[1]~output\, saida_ULAWF[1]~output, mips, 1
instance = comp, \saida_ULAWF[2]~output\, saida_ULAWF[2]~output, mips, 1
instance = comp, \saida_ULAWF[3]~output\, saida_ULAWF[3]~output, mips, 1
instance = comp, \saida_ULAWF[4]~output\, saida_ULAWF[4]~output, mips, 1
instance = comp, \saida_ULAWF[5]~output\, saida_ULAWF[5]~output, mips, 1
instance = comp, \saida_ULAWF[6]~output\, saida_ULAWF[6]~output, mips, 1
instance = comp, \saida_ULAWF[7]~output\, saida_ULAWF[7]~output, mips, 1
instance = comp, \saida_ULAWF[8]~output\, saida_ULAWF[8]~output, mips, 1
instance = comp, \saida_ULAWF[9]~output\, saida_ULAWF[9]~output, mips, 1
instance = comp, \saida_ULAWF[10]~output\, saida_ULAWF[10]~output, mips, 1
instance = comp, \saida_ULAWF[11]~output\, saida_ULAWF[11]~output, mips, 1
instance = comp, \saida_ULAWF[12]~output\, saida_ULAWF[12]~output, mips, 1
instance = comp, \saida_ULAWF[13]~output\, saida_ULAWF[13]~output, mips, 1
instance = comp, \saida_ULAWF[14]~output\, saida_ULAWF[14]~output, mips, 1
instance = comp, \saida_ULAWF[15]~output\, saida_ULAWF[15]~output, mips, 1
instance = comp, \saida_ULAWF[16]~output\, saida_ULAWF[16]~output, mips, 1
instance = comp, \saida_ULAWF[17]~output\, saida_ULAWF[17]~output, mips, 1
instance = comp, \saida_ULAWF[18]~output\, saida_ULAWF[18]~output, mips, 1
instance = comp, \saida_ULAWF[19]~output\, saida_ULAWF[19]~output, mips, 1
instance = comp, \saida_ULAWF[20]~output\, saida_ULAWF[20]~output, mips, 1
instance = comp, \saida_ULAWF[21]~output\, saida_ULAWF[21]~output, mips, 1
instance = comp, \saida_ULAWF[22]~output\, saida_ULAWF[22]~output, mips, 1
instance = comp, \saida_ULAWF[23]~output\, saida_ULAWF[23]~output, mips, 1
instance = comp, \saida_ULAWF[24]~output\, saida_ULAWF[24]~output, mips, 1
instance = comp, \saida_ULAWF[25]~output\, saida_ULAWF[25]~output, mips, 1
instance = comp, \saida_ULAWF[26]~output\, saida_ULAWF[26]~output, mips, 1
instance = comp, \saida_ULAWF[27]~output\, saida_ULAWF[27]~output, mips, 1
instance = comp, \saida_ULAWF[28]~output\, saida_ULAWF[28]~output, mips, 1
instance = comp, \saida_ULAWF[29]~output\, saida_ULAWF[29]~output, mips, 1
instance = comp, \saida_ULAWF[30]~output\, saida_ULAWF[30]~output, mips, 1
instance = comp, \saida_ULAWF[31]~output\, saida_ULAWF[31]~output, mips, 1
instance = comp, \pcWF[0]~output\, pcWF[0]~output, mips, 1
instance = comp, \pcWF[1]~output\, pcWF[1]~output, mips, 1
instance = comp, \pcWF[2]~output\, pcWF[2]~output, mips, 1
instance = comp, \pcWF[3]~output\, pcWF[3]~output, mips, 1
instance = comp, \pcWF[4]~output\, pcWF[4]~output, mips, 1
instance = comp, \pcWF[5]~output\, pcWF[5]~output, mips, 1
instance = comp, \pcWF[6]~output\, pcWF[6]~output, mips, 1
instance = comp, \pcWF[7]~output\, pcWF[7]~output, mips, 1
instance = comp, \pcWF[8]~output\, pcWF[8]~output, mips, 1
instance = comp, \pcWF[9]~output\, pcWF[9]~output, mips, 1
instance = comp, \pcWF[10]~output\, pcWF[10]~output, mips, 1
instance = comp, \pcWF[11]~output\, pcWF[11]~output, mips, 1
instance = comp, \pcWF[12]~output\, pcWF[12]~output, mips, 1
instance = comp, \pcWF[13]~output\, pcWF[13]~output, mips, 1
instance = comp, \pcWF[14]~output\, pcWF[14]~output, mips, 1
instance = comp, \pcWF[15]~output\, pcWF[15]~output, mips, 1
instance = comp, \pcWF[16]~output\, pcWF[16]~output, mips, 1
instance = comp, \pcWF[17]~output\, pcWF[17]~output, mips, 1
instance = comp, \pcWF[18]~output\, pcWF[18]~output, mips, 1
instance = comp, \pcWF[19]~output\, pcWF[19]~output, mips, 1
instance = comp, \pcWF[20]~output\, pcWF[20]~output, mips, 1
instance = comp, \pcWF[21]~output\, pcWF[21]~output, mips, 1
instance = comp, \pcWF[22]~output\, pcWF[22]~output, mips, 1
instance = comp, \pcWF[23]~output\, pcWF[23]~output, mips, 1
instance = comp, \pcWF[24]~output\, pcWF[24]~output, mips, 1
instance = comp, \pcWF[25]~output\, pcWF[25]~output, mips, 1
instance = comp, \pcWF[26]~output\, pcWF[26]~output, mips, 1
instance = comp, \pcWF[27]~output\, pcWF[27]~output, mips, 1
instance = comp, \pcWF[28]~output\, pcWF[28]~output, mips, 1
instance = comp, \pcWF[29]~output\, pcWF[29]~output, mips, 1
instance = comp, \pcWF[30]~output\, pcWF[30]~output, mips, 1
instance = comp, \pcWF[31]~output\, pcWF[31]~output, mips, 1
instance = comp, \ZWF~output\, ZWF~output, mips, 1
instance = comp, \dec_RBWF[0]~output\, dec_RBWF[0]~output, mips, 1
instance = comp, \dec_RBWF[1]~output\, dec_RBWF[1]~output, mips, 1
instance = comp, \dec_RBWF[2]~output\, dec_RBWF[2]~output, mips, 1
instance = comp, \dec_RBWF[3]~output\, dec_RBWF[3]~output, mips, 1
instance = comp, \dec_RBWF[4]~output\, dec_RBWF[4]~output, mips, 1
instance = comp, \dec_RBWF[5]~output\, dec_RBWF[5]~output, mips, 1
instance = comp, \dec_RBWF[6]~output\, dec_RBWF[6]~output, mips, 1
instance = comp, \dec_RBWF[7]~output\, dec_RBWF[7]~output, mips, 1
instance = comp, \dec_RBWF[8]~output\, dec_RBWF[8]~output, mips, 1
instance = comp, \dec_RBWF[9]~output\, dec_RBWF[9]~output, mips, 1
instance = comp, \dec_RBWF[10]~output\, dec_RBWF[10]~output, mips, 1
instance = comp, \dec_RBWF[11]~output\, dec_RBWF[11]~output, mips, 1
instance = comp, \dec_RBWF[12]~output\, dec_RBWF[12]~output, mips, 1
instance = comp, \dec_RBWF[13]~output\, dec_RBWF[13]~output, mips, 1
instance = comp, \dec_RBWF[14]~output\, dec_RBWF[14]~output, mips, 1
instance = comp, \dec_RBWF[15]~output\, dec_RBWF[15]~output, mips, 1
instance = comp, \dec_RBWF[16]~output\, dec_RBWF[16]~output, mips, 1
instance = comp, \dec_RBWF[17]~output\, dec_RBWF[17]~output, mips, 1
instance = comp, \dec_RBWF[18]~output\, dec_RBWF[18]~output, mips, 1
instance = comp, \dec_RBWF[19]~output\, dec_RBWF[19]~output, mips, 1
instance = comp, \dec_RBWF[20]~output\, dec_RBWF[20]~output, mips, 1
instance = comp, \dec_RBWF[21]~output\, dec_RBWF[21]~output, mips, 1
instance = comp, \dec_RBWF[22]~output\, dec_RBWF[22]~output, mips, 1
instance = comp, \dec_RBWF[23]~output\, dec_RBWF[23]~output, mips, 1
instance = comp, \dec_RBWF[24]~output\, dec_RBWF[24]~output, mips, 1
instance = comp, \dec_RBWF[25]~output\, dec_RBWF[25]~output, mips, 1
instance = comp, \dec_RBWF[26]~output\, dec_RBWF[26]~output, mips, 1
instance = comp, \dec_RBWF[27]~output\, dec_RBWF[27]~output, mips, 1
instance = comp, \dec_RBWF[28]~output\, dec_RBWF[28]~output, mips, 1
instance = comp, \dec_RBWF[29]~output\, dec_RBWF[29]~output, mips, 1
instance = comp, \dec_RBWF[30]~output\, dec_RBWF[30]~output, mips, 1
instance = comp, \dec_RBWF[31]~output\, dec_RBWF[31]~output, mips, 1
instance = comp, \dec_RAWF[0]~output\, dec_RAWF[0]~output, mips, 1
instance = comp, \dec_RAWF[1]~output\, dec_RAWF[1]~output, mips, 1
instance = comp, \dec_RAWF[2]~output\, dec_RAWF[2]~output, mips, 1
instance = comp, \dec_RAWF[3]~output\, dec_RAWF[3]~output, mips, 1
instance = comp, \dec_RAWF[4]~output\, dec_RAWF[4]~output, mips, 1
instance = comp, \dec_RAWF[5]~output\, dec_RAWF[5]~output, mips, 1
instance = comp, \dec_RAWF[6]~output\, dec_RAWF[6]~output, mips, 1
instance = comp, \dec_RAWF[7]~output\, dec_RAWF[7]~output, mips, 1
instance = comp, \dec_RAWF[8]~output\, dec_RAWF[8]~output, mips, 1
instance = comp, \dec_RAWF[9]~output\, dec_RAWF[9]~output, mips, 1
instance = comp, \dec_RAWF[10]~output\, dec_RAWF[10]~output, mips, 1
instance = comp, \dec_RAWF[11]~output\, dec_RAWF[11]~output, mips, 1
instance = comp, \dec_RAWF[12]~output\, dec_RAWF[12]~output, mips, 1
instance = comp, \dec_RAWF[13]~output\, dec_RAWF[13]~output, mips, 1
instance = comp, \dec_RAWF[14]~output\, dec_RAWF[14]~output, mips, 1
instance = comp, \dec_RAWF[15]~output\, dec_RAWF[15]~output, mips, 1
instance = comp, \dec_RAWF[16]~output\, dec_RAWF[16]~output, mips, 1
instance = comp, \dec_RAWF[17]~output\, dec_RAWF[17]~output, mips, 1
instance = comp, \dec_RAWF[18]~output\, dec_RAWF[18]~output, mips, 1
instance = comp, \dec_RAWF[19]~output\, dec_RAWF[19]~output, mips, 1
instance = comp, \dec_RAWF[20]~output\, dec_RAWF[20]~output, mips, 1
instance = comp, \dec_RAWF[21]~output\, dec_RAWF[21]~output, mips, 1
instance = comp, \dec_RAWF[22]~output\, dec_RAWF[22]~output, mips, 1
instance = comp, \dec_RAWF[23]~output\, dec_RAWF[23]~output, mips, 1
instance = comp, \dec_RAWF[24]~output\, dec_RAWF[24]~output, mips, 1
instance = comp, \dec_RAWF[25]~output\, dec_RAWF[25]~output, mips, 1
instance = comp, \dec_RAWF[26]~output\, dec_RAWF[26]~output, mips, 1
instance = comp, \dec_RAWF[27]~output\, dec_RAWF[27]~output, mips, 1
instance = comp, \dec_RAWF[28]~output\, dec_RAWF[28]~output, mips, 1
instance = comp, \dec_RAWF[29]~output\, dec_RAWF[29]~output, mips, 1
instance = comp, \dec_RAWF[30]~output\, dec_RAWF[30]~output, mips, 1
instance = comp, \dec_RAWF[31]~output\, dec_RAWF[31]~output, mips, 1
instance = comp, \sel_mux_jumpWF~output\, sel_mux_jumpWF~output, mips, 1
instance = comp, \sel_mux_beqWF~output\, sel_mux_beqWF~output, mips, 1
instance = comp, \ALUopWF[0]~output\, ALUopWF[0]~output, mips, 1
instance = comp, \ALUopWF[1]~output\, ALUopWF[1]~output, mips, 1
instance = comp, \ALUopWF[2]~output\, ALUopWF[2]~output, mips, 1
instance = comp, \ALUopWF[3]~output\, ALUopWF[3]~output, mips, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, mips, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, mips, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, mips, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, mips, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, mips, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, mips, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, mips, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, mips, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, mips, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, mips, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, mips, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, mips, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, mips, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, mips, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, mips, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, mips, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, mips, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, mips, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, mips, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, mips, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, mips, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, mips, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, mips, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, mips, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, mips, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, mips, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, mips, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, mips, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, mips, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, mips, 1
instance = comp, \FlipFlop|data_out~feeder\, FlipFlop|data_out~feeder, mips, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, mips, 1
instance = comp, \FlipFlop|data_out\, FlipFlop|data_out, mips, 1
instance = comp, \detector|saidaQ\, detector|saidaQ, mips, 1
instance = comp, \detector|saida\, detector|saida, mips, 1
instance = comp, \detector|saida~clkctrl\, detector|saida~clkctrl, mips, 1
instance = comp, \FD|Somador|saida[6]~8\, FD|Somador|saida[6]~8, mips, 1
instance = comp, \FD|Somador|saida[7]~10\, FD|Somador|saida[7]~10, mips, 1
instance = comp, \FD|ROM|memROM~24\, FD|ROM|memROM~24, mips, 1
instance = comp, \FD|ROM|memROM~30\, FD|ROM|memROM~30, mips, 1
instance = comp, \FD|FID|data_s[5]~feeder\, FD|FID|data_s[5]~feeder, mips, 1
instance = comp, \FD|FID|data_s[5]\, FD|FID|data_s[5], mips, 1
instance = comp, \FD|IDEX|data_s4[1]~feeder\, FD|IDEX|data_s4[1]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s4[1]\, FD|IDEX|data_s4[1], mips, 1
instance = comp, \FD|FID|data_s1[7]\, FD|FID|data_s1[7], mips, 1
instance = comp, \FD|IDEX|data_s[7]~feeder\, FD|IDEX|data_s[7]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[7]\, FD|IDEX|data_s[7], mips, 1
instance = comp, \FD|ROM|memROM~17\, FD|ROM|memROM~17, mips, 1
instance = comp, \FD|ROM|memROM~18\, FD|ROM|memROM~18, mips, 1
instance = comp, \FD|FID|data_s[28]\, FD|FID|data_s[28], mips, 1
instance = comp, \FD|IDEX|data_s3[4]\, FD|IDEX|data_s3[4], mips, 1
instance = comp, \FD|FID|data_s1[6]\, FD|FID|data_s1[6], mips, 1
instance = comp, \FD|IDEX|data_s[6]\, FD|IDEX|data_s[6], mips, 1
instance = comp, \FD|ROM|memROM~23\, FD|ROM|memROM~23, mips, 1
instance = comp, \FD|ROM|memROM~29\, FD|ROM|memROM~29, mips, 1
instance = comp, \FD|FID|data_s[3]\, FD|FID|data_s[3], mips, 1
instance = comp, \FD|IDEX|data_s3[3]\, FD|IDEX|data_s3[3], mips, 1
instance = comp, \FD|FID|data_s1[5]\, FD|FID|data_s1[5], mips, 1
instance = comp, \FD|IDEX|data_s[5]~feeder\, FD|IDEX|data_s[5]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[5]\, FD|IDEX|data_s[5], mips, 1
instance = comp, \FD|Somador|saida[2]~0\, FD|Somador|saida[2]~0, mips, 1
instance = comp, \FD|Somador|saida[3]~2\, FD|Somador|saida[3]~2, mips, 1
instance = comp, \FD|Somador|saida[4]~4\, FD|Somador|saida[4]~4, mips, 1
instance = comp, \FD|FID|data_s1[4]\, FD|FID|data_s1[4], mips, 1
instance = comp, \FD|IDEX|data_s[4]~feeder\, FD|IDEX|data_s[4]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[4]\, FD|IDEX|data_s[4], mips, 1
instance = comp, \FD|FID|data_s1[3]\, FD|FID|data_s1[3], mips, 1
instance = comp, \FD|IDEX|data_s[3]\, FD|IDEX|data_s[3], mips, 1
instance = comp, \FD|FID|data_s1[2]~feeder\, FD|FID|data_s1[2]~feeder, mips, 1
instance = comp, \FD|FID|data_s1[2]\, FD|FID|data_s1[2], mips, 1
instance = comp, \FD|IDEX|data_s[2]\, FD|IDEX|data_s[2], mips, 1
instance = comp, \FD|EXMEM|data_s6[2]~30\, FD|EXMEM|data_s6[2]~30, mips, 1
instance = comp, \FD|EXMEM|data_s6[3]~32\, FD|EXMEM|data_s6[3]~32, mips, 1
instance = comp, \FD|EXMEM|data_s6[4]~34\, FD|EXMEM|data_s6[4]~34, mips, 1
instance = comp, \FD|EXMEM|data_s6[5]~36\, FD|EXMEM|data_s6[5]~36, mips, 1
instance = comp, \FD|EXMEM|data_s6[6]~38\, FD|EXMEM|data_s6[6]~38, mips, 1
instance = comp, \FD|EXMEM|data_s6[7]~40\, FD|EXMEM|data_s6[7]~40, mips, 1
instance = comp, \FD|EXMEM|data_s6[7]\, FD|EXMEM|data_s6[7], mips, 1
instance = comp, \FD|PC|data_s[7]~5\, FD|PC|data_s[7]~5, mips, 1
instance = comp, \FD|ROM|memROM~16\, FD|ROM|memROM~16, mips, 1
instance = comp, \FD|FID|data_s[29]\, FD|FID|data_s[29], mips, 1
instance = comp, \FD|ROM|memROM~12\, FD|ROM|memROM~12, mips, 1
instance = comp, \FD|ROM|memROM~13\, FD|ROM|memROM~13, mips, 1
instance = comp, \FD|FID|data_s[27]\, FD|FID|data_s[27], mips, 1
instance = comp, \UC|pontosDeControle[0]~0\, UC|pontosDeControle[0]~0, mips, 1
instance = comp, \FD|PC|data_s[7]\, FD|PC|data_s[7], mips, 1
instance = comp, \FD|ROM|memROM~19\, FD|ROM|memROM~19, mips, 1
instance = comp, \FD|ROM|memROM~20\, FD|ROM|memROM~20, mips, 1
instance = comp, \FD|FID|data_s[0]\, FD|FID|data_s[0], mips, 1
instance = comp, \FD|IDEX|data_s3[0]\, FD|IDEX|data_s3[0], mips, 1
instance = comp, \FD|EXMEM|data_s6[2]\, FD|EXMEM|data_s6[2], mips, 1
instance = comp, \FD|PC|data_s[2]~0\, FD|PC|data_s[2]~0, mips, 1
instance = comp, \FD|PC|data_s[2]\, FD|PC|data_s[2], mips, 1
instance = comp, \FD|ROM|memROM~21\, FD|ROM|memROM~21, mips, 1
instance = comp, \FD|ROM|memROM~28\, FD|ROM|memROM~28, mips, 1
instance = comp, \FD|FID|data_s[1]\, FD|FID|data_s[1], mips, 1
instance = comp, \FD|IDEX|data_s3[1]\, FD|IDEX|data_s3[1], mips, 1
instance = comp, \FD|EXMEM|data_s6[3]\, FD|EXMEM|data_s6[3], mips, 1
instance = comp, \FD|PC|data_s[3]~1\, FD|PC|data_s[3]~1, mips, 1
instance = comp, \FD|PC|data_s[3]\, FD|PC|data_s[3], mips, 1
instance = comp, \FD|ROM|memROM~22\, FD|ROM|memROM~22, mips, 1
instance = comp, \FD|FID|data_s[2]\, FD|FID|data_s[2], mips, 1
instance = comp, \FD|IDEX|data_s3[2]\, FD|IDEX|data_s3[2], mips, 1
instance = comp, \FD|EXMEM|data_s6[4]\, FD|EXMEM|data_s6[4], mips, 1
instance = comp, \FD|PC|data_s[4]~2\, FD|PC|data_s[4]~2, mips, 1
instance = comp, \FD|PC|data_s[4]\, FD|PC|data_s[4], mips, 1
instance = comp, \FD|Somador|saida[5]~6\, FD|Somador|saida[5]~6, mips, 1
instance = comp, \FD|EXMEM|data_s6[5]\, FD|EXMEM|data_s6[5], mips, 1
instance = comp, \FD|PC|data_s[5]~3\, FD|PC|data_s[5]~3, mips, 1
instance = comp, \FD|PC|data_s[5]\, FD|PC|data_s[5], mips, 1
instance = comp, \FD|EXMEM|data_s6[6]\, FD|EXMEM|data_s6[6], mips, 1
instance = comp, \FD|PC|data_s[6]~4\, FD|PC|data_s[6]~4, mips, 1
instance = comp, \FD|PC|data_s[6]\, FD|PC|data_s[6], mips, 1
instance = comp, \FD|ROM|memROM~14\, FD|ROM|memROM~14, mips, 1
instance = comp, \FD|ROM|memROM~15\, FD|ROM|memROM~15, mips, 1
instance = comp, \FD|FID|data_s[31]\, FD|FID|data_s[31], mips, 1
instance = comp, \UC|pontosDeControle[1]~1\, UC|pontosDeControle[1]~1, mips, 1
instance = comp, \FD|IDEX|data_s7[0]\, FD|IDEX|data_s7[0], mips, 1
instance = comp, \FD|EXMEM|data_s5[0]\, FD|EXMEM|data_s5[0], mips, 1
instance = comp, \UC|Equal2~0\, UC|Equal2~0, mips, 1
instance = comp, \FD|IDEX|data_s8[0]\, FD|IDEX|data_s8[0], mips, 1
instance = comp, \FD|UCULA|ALUop_s~7\, FD|UCULA|ALUop_s~7, mips, 1
instance = comp, \FD|UCULA|ALUop_s~3\, FD|UCULA|ALUop_s~3, mips, 1
instance = comp, \FD|UCULA|ALUop_s~2\, FD|UCULA|ALUop_s~2, mips, 1
instance = comp, \FD|UCULA|ALUop_s~10\, FD|UCULA|ALUop_s~10, mips, 1
instance = comp, \FD|UCULA|ALUop_s~5\, FD|UCULA|ALUop_s~5, mips, 1
instance = comp, \FD|UCULA|ALUop_s~6\, FD|UCULA|ALUop_s~6, mips, 1
instance = comp, \FD|UCULA|ALUop_s~11\, FD|UCULA|ALUop_s~11, mips, 1
instance = comp, \FD|UCULA|ALUop_s[0]~12\, FD|UCULA|ALUop_s[0]~12, mips, 1
instance = comp, \FD|UCULA|ALUop_s~4\, FD|UCULA|ALUop_s~4, mips, 1
instance = comp, \FD|UCULA|ALUop_s[0]~9\, FD|UCULA|ALUop_s[0]~9, mips, 1
instance = comp, \FD|UCULA|ALUop_s~8\, FD|UCULA|ALUop_s~8, mips, 1
instance = comp, \FD|UCULA|ALUctr[1]~1\, FD|UCULA|ALUctr[1]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[69]\, FD|BR|bancoReg_rtl_0_bypass[69], mips, 1
instance = comp, \FD|ROM|memROM~27\, FD|ROM|memROM~27, mips, 1
instance = comp, \FD|ROM|memROM~33\, FD|ROM|memROM~33, mips, 1
instance = comp, \FD|FID|data_s[21]\, FD|FID|data_s[21], mips, 1
instance = comp, \FD|BR|Equal0~0\, FD|BR|Equal0~0, mips, 1
instance = comp, \FD|IDEX|data_s8[0]~0\, FD|IDEX|data_s8[0]~0, mips, 1
instance = comp, \FD|IDEX|data_s6[1]\, FD|IDEX|data_s6[1], mips, 1
instance = comp, \FD|EXMEM|data_s4[1]~feeder\, FD|EXMEM|data_s4[1]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s4[1]\, FD|EXMEM|data_s4[1], mips, 1
instance = comp, \FD|MEMWB|data_s3[1]~feeder\, FD|MEMWB|data_s3[1]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s3[1]\, FD|MEMWB|data_s3[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[11]\, FD|BR|bancoReg_rtl_0_bypass[11], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]~feeder\, FD|BR|bancoReg_rtl_0_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[12]\, FD|BR|bancoReg_rtl_0_bypass[12], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[2]~feeder\, FD|BR|bancoReg_rtl_0_bypass[2]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[2]\, FD|BR|bancoReg_rtl_0_bypass[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[8]~feeder\, FD|BR|bancoReg_rtl_0_bypass[8]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[8]\, FD|BR|bancoReg_rtl_0_bypass[8], mips, 1
instance = comp, \FD|ROM|memROM~25\, FD|ROM|memROM~25, mips, 1
instance = comp, \FD|ROM|memROM~31\, FD|ROM|memROM~31, mips, 1
instance = comp, \FD|FID|data_s[16]\, FD|FID|data_s[16], mips, 1
instance = comp, \FD|IDEX|data_s4[0]~feeder\, FD|IDEX|data_s4[0]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s4[0]\, FD|IDEX|data_s4[0], mips, 1
instance = comp, \UC|Equal4~0\, UC|Equal4~0, mips, 1
instance = comp, \FD|IDEX|data_s8[1]\, FD|IDEX|data_s8[1], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[0]~0\, FD|mux_Rd_Rt|saida[0]~0, mips, 1
instance = comp, \FD|EXMEM|data_s[0]\, FD|EXMEM|data_s[0], mips, 1
instance = comp, \FD|MEMWB|data_s2[0]~feeder\, FD|MEMWB|data_s2[0]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s2[0]\, FD|MEMWB|data_s2[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[1]\, FD|BR|bancoReg_rtl_0_bypass[1], mips, 1
instance = comp, \FD|ROM|memROM~26\, FD|ROM|memROM~26, mips, 1
instance = comp, \FD|ROM|memROM~32\, FD|ROM|memROM~32, mips, 1
instance = comp, \FD|FID|data_s[19]~feeder\, FD|FID|data_s[19]~feeder, mips, 1
instance = comp, \FD|FID|data_s[19]\, FD|FID|data_s[19], mips, 1
instance = comp, \FD|IDEX|data_s4[3]~feeder\, FD|IDEX|data_s4[3]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s4[3]\, FD|IDEX|data_s4[3], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[3]~3\, FD|mux_Rd_Rt|saida[3]~3, mips, 1
instance = comp, \FD|EXMEM|data_s[3]\, FD|EXMEM|data_s[3], mips, 1
instance = comp, \FD|MEMWB|data_s2[3]\, FD|MEMWB|data_s2[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[7]~feeder\, FD|BR|bancoReg_rtl_0_bypass[7]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[7]\, FD|BR|bancoReg_rtl_0_bypass[7], mips, 1
instance = comp, \FD|BR|bancoReg~40\, FD|BR|bancoReg~40, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[0]~feeder\, FD|BR|bancoReg_rtl_0_bypass[0]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[0]\, FD|BR|bancoReg_rtl_0_bypass[0], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[2]~2\, FD|mux_Rd_Rt|saida[2]~2, mips, 1
instance = comp, \FD|EXMEM|data_s[2]\, FD|EXMEM|data_s[2], mips, 1
instance = comp, \FD|MEMWB|data_s2[2]~feeder\, FD|MEMWB|data_s2[2]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s2[2]\, FD|MEMWB|data_s2[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[5]~feeder\, FD|BR|bancoReg_rtl_0_bypass[5]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[5]\, FD|BR|bancoReg_rtl_0_bypass[5], mips, 1
instance = comp, \FD|mux_Rd_Rt|saida[1]~1\, FD|mux_Rd_Rt|saida[1]~1, mips, 1
instance = comp, \FD|EXMEM|data_s[1]\, FD|EXMEM|data_s[1], mips, 1
instance = comp, \FD|MEMWB|data_s2[1]~feeder\, FD|MEMWB|data_s2[1]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s2[1]\, FD|MEMWB|data_s2[1], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[3]\, FD|BR|bancoReg_rtl_0_bypass[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[9]~feeder\, FD|BR|bancoReg_rtl_0_bypass[9]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[9]\, FD|BR|bancoReg_rtl_0_bypass[9], mips, 1
instance = comp, \FD|BR|bancoReg~41\, FD|BR|bancoReg~41, mips, 1
instance = comp, \FD|BR|saidaA[0]~62\, FD|BR|saidaA[0]~62, mips, 1
instance = comp, \~GND\, ~GND, mips, 1
instance = comp, \FD|BR|Equal1~0\, FD|BR|Equal1~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[13]~feeder\, FD|BR|bancoReg_rtl_1_bypass[13]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[13]\, FD|BR|bancoReg_rtl_1_bypass[13], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]~feeder\, FD|BR|bancoReg_rtl_1_bypass[8]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[8]\, FD|BR|bancoReg_rtl_1_bypass[8], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[0]~feeder\, FD|BR|bancoReg_rtl_1_bypass[0]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[0]\, FD|BR|bancoReg_rtl_1_bypass[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[7]\, FD|BR|bancoReg_rtl_1_bypass[7], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[5]~feeder\, FD|BR|bancoReg_rtl_1_bypass[5]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[5]\, FD|BR|bancoReg_rtl_1_bypass[5], mips, 1
instance = comp, \FD|BR|bancoReg~39\, FD|BR|bancoReg~39, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[9]\, FD|BR|bancoReg_rtl_1_bypass[9], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]~feeder\, FD|BR|bancoReg_rtl_1_bypass[4]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[4]\, FD|BR|bancoReg_rtl_1_bypass[4], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[3]~feeder\, FD|BR|bancoReg_rtl_1_bypass[3]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[3]\, FD|BR|bancoReg_rtl_1_bypass[3], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[2]\, FD|BR|bancoReg_rtl_1_bypass[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[1]~feeder\, FD|BR|bancoReg_rtl_1_bypass[1]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[1]\, FD|BR|bancoReg_rtl_1_bypass[1], mips, 1
instance = comp, \FD|BR|bancoReg~38\, FD|BR|bancoReg~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]~feeder\, FD|BR|bancoReg_rtl_1_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[14]\, FD|BR|bancoReg_rtl_1_bypass[14], mips, 1
instance = comp, \FD|BR|saidaB[1]~60\, FD|BR|saidaB[1]~60, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]~feeder\, FD|BR|bancoReg_rtl_1_bypass[15]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[15]\, FD|BR|bancoReg_rtl_1_bypass[15], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]~feeder\, FD|BR|bancoReg_rtl_1_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[16]\, FD|BR|bancoReg_rtl_1_bypass[16], mips, 1
instance = comp, \FD|BR|saidaB[2]~58\, FD|BR|saidaB[2]~58, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[17]\, FD|BR|bancoReg_rtl_0_bypass[17], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]~feeder\, FD|BR|bancoReg_rtl_0_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[18]\, FD|BR|bancoReg_rtl_0_bypass[18], mips, 1
instance = comp, \FD|BR|saidaA[3]~56\, FD|BR|saidaA[3]~56, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[19]\, FD|BR|bancoReg_rtl_0_bypass[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]~feeder\, FD|BR|bancoReg_rtl_0_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[20]\, FD|BR|bancoReg_rtl_0_bypass[20], mips, 1
instance = comp, \FD|BR|saidaA[4]~54\, FD|BR|saidaA[4]~54, mips, 1
instance = comp, \UC|Equal3~0\, UC|Equal3~0, mips, 1
instance = comp, \FD|IDEX|data_s6[0]\, FD|IDEX|data_s6[0], mips, 1
instance = comp, \FD|EXMEM|data_s4[0]~feeder\, FD|EXMEM|data_s4[0]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s4[0]\, FD|EXMEM|data_s4[0], mips, 1
instance = comp, \FD|MEMWB|data_s3[0]~feeder\, FD|MEMWB|data_s3[0]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s3[0]\, FD|MEMWB|data_s3[0], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[21]~feeder\, FD|BR|bancoReg_rtl_1_bypass[21]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[21]\, FD|BR|bancoReg_rtl_1_bypass[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[23]\, FD|BR|bancoReg_rtl_0_bypass[23], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]~feeder\, FD|BR|bancoReg_rtl_0_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[24]\, FD|BR|bancoReg_rtl_0_bypass[24], mips, 1
instance = comp, \FD|BR|saidaA[6]~50\, FD|BR|saidaA[6]~50, mips, 1
instance = comp, \UC|Equal2~1\, UC|Equal2~1, mips, 1
instance = comp, \FD|IDEX|data_s7[2]\, FD|IDEX|data_s7[2], mips, 1
instance = comp, \FD|EXMEM|data_s5[2]~feeder\, FD|EXMEM|data_s5[2]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s5[2]\, FD|EXMEM|data_s5[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[11]~feeder\, FD|BR|bancoReg_rtl_1_bypass[11]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[11]\, FD|BR|bancoReg_rtl_1_bypass[11], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]~feeder\, FD|BR|bancoReg_rtl_1_bypass[12]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[12]\, FD|BR|bancoReg_rtl_1_bypass[12], mips, 1
instance = comp, \FD|BR|saidaB[0]~62\, FD|BR|saidaB[0]~62, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[27]\, FD|BR|bancoReg_rtl_0_bypass[27], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]~feeder\, FD|BR|bancoReg_rtl_0_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[28]\, FD|BR|bancoReg_rtl_0_bypass[28], mips, 1
instance = comp, \FD|BR|saidaA[8]~46\, FD|BR|saidaA[8]~46, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]~feeder\, FD|BR|bancoReg_rtl_0_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[30]\, FD|BR|bancoReg_rtl_0_bypass[30], mips, 1
instance = comp, \FD|BR|saidaA[9]~44\, FD|BR|saidaA[9]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[29]~feeder\, FD|BR|bancoReg_rtl_0_bypass[29]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[29]\, FD|BR|bancoReg_rtl_0_bypass[29], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]~feeder\, FD|BR|bancoReg_rtl_1_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[32]\, FD|BR|bancoReg_rtl_1_bypass[32], mips, 1
instance = comp, \FD|BR|saidaB[10]~42\, FD|BR|saidaB[10]~42, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[31]\, FD|BR|bancoReg_rtl_1_bypass[31], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[33]~feeder\, FD|BR|bancoReg_rtl_0_bypass[33]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[33]\, FD|BR|bancoReg_rtl_0_bypass[33], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[35]\, FD|BR|bancoReg_rtl_0_bypass[35], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]~feeder\, FD|BR|bancoReg_rtl_0_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[36]\, FD|BR|bancoReg_rtl_0_bypass[36], mips, 1
instance = comp, \FD|BR|saidaA[12]~38\, FD|BR|saidaA[12]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[37]\, FD|BR|bancoReg_rtl_0_bypass[37], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]~feeder\, FD|BR|bancoReg_rtl_0_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[38]\, FD|BR|bancoReg_rtl_0_bypass[38], mips, 1
instance = comp, \FD|BR|saidaA[13]~36\, FD|BR|saidaA[13]~36, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]~feeder\, FD|BR|bancoReg_rtl_0_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[26]\, FD|BR|bancoReg_rtl_0_bypass[26], mips, 1
instance = comp, \FD|BR|saidaA[7]~48\, FD|BR|saidaA[7]~48, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[25]\, FD|BR|bancoReg_rtl_0_bypass[25], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]~feeder\, FD|BR|bancoReg_rtl_0_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[42]\, FD|BR|bancoReg_rtl_0_bypass[42], mips, 1
instance = comp, \FD|BR|saidaA[15]~32\, FD|BR|saidaA[15]~32, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[41]\, FD|BR|bancoReg_rtl_0_bypass[41], mips, 1
instance = comp, \FD|EXMEM|data_s3[1]\, FD|EXMEM|data_s3[1], mips, 1
instance = comp, \FD|EXMEM|data_s3[2]\, FD|EXMEM|data_s3[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]~feeder\, FD|BR|bancoReg_rtl_1_bypass[17]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[17]\, FD|BR|bancoReg_rtl_1_bypass[17], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[45]\, FD|BR|bancoReg_rtl_0_bypass[45], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]~feeder\, FD|BR|bancoReg_rtl_1_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[48]\, FD|BR|bancoReg_rtl_1_bypass[48], mips, 1
instance = comp, \FD|BR|saidaB[18]~26\, FD|BR|saidaB[18]~26, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[47]\, FD|BR|bancoReg_rtl_1_bypass[47], mips, 1
instance = comp, \FD|EXMEM|data_s3[18]\, FD|EXMEM|data_s3[18], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]~feeder\, FD|BR|bancoReg_rtl_1_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[50]\, FD|BR|bancoReg_rtl_1_bypass[50], mips, 1
instance = comp, \FD|BR|saidaB[19]~24\, FD|BR|saidaB[19]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[49]~feeder\, FD|BR|bancoReg_rtl_1_bypass[49]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[49]\, FD|BR|bancoReg_rtl_1_bypass[49], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[51]~feeder\, FD|BR|bancoReg_rtl_0_bypass[51]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[51]\, FD|BR|bancoReg_rtl_0_bypass[51], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[53]~feeder\, FD|BR|bancoReg_rtl_0_bypass[53]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[53]\, FD|BR|bancoReg_rtl_0_bypass[53], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]~feeder\, FD|BR|bancoReg_rtl_1_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[56]\, FD|BR|bancoReg_rtl_1_bypass[56], mips, 1
instance = comp, \FD|BR|saidaB[22]~18\, FD|BR|saidaB[22]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[55]\, FD|BR|bancoReg_rtl_1_bypass[55], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[57]\, FD|BR|bancoReg_rtl_0_bypass[57], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]~feeder\, FD|BR|bancoReg_rtl_0_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[58]\, FD|BR|bancoReg_rtl_0_bypass[58], mips, 1
instance = comp, \FD|BR|saidaA[23]~16\, FD|BR|saidaA[23]~16, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[59]\, FD|BR|bancoReg_rtl_1_bypass[59], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[61]\, FD|BR|bancoReg_rtl_0_bypass[61], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]~feeder\, FD|BR|bancoReg_rtl_0_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[62]\, FD|BR|bancoReg_rtl_0_bypass[62], mips, 1
instance = comp, \FD|BR|saidaA[25]~12\, FD|BR|saidaA[25]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]~feeder\, FD|BR|bancoReg_rtl_1_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[52]\, FD|BR|bancoReg_rtl_1_bypass[52], mips, 1
instance = comp, \FD|BR|saidaB[20]~22\, FD|BR|saidaB[20]~22, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[51]\, FD|BR|bancoReg_rtl_1_bypass[51], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]~feeder\, FD|BR|bancoReg_rtl_1_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[54]\, FD|BR|bancoReg_rtl_1_bypass[54], mips, 1
instance = comp, \FD|BR|saidaB[21]~20\, FD|BR|saidaB[21]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[53]\, FD|BR|bancoReg_rtl_1_bypass[53], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[67]\, FD|BR|bancoReg_rtl_1_bypass[67], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[71]\, FD|BR|bancoReg_rtl_0_bypass[71], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]~feeder\, FD|BR|bancoReg_rtl_0_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[72]\, FD|BR|bancoReg_rtl_0_bypass[72], mips, 1
instance = comp, \FD|BR|saidaA[30]~2\, FD|BR|saidaA[30]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]~feeder\, FD|BR|bancoReg_rtl_0_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[74]\, FD|BR|bancoReg_rtl_0_bypass[74], mips, 1
instance = comp, \FD|BR|saidaA[31]~0\, FD|BR|saidaA[31]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[73]\, FD|BR|bancoReg_rtl_0_bypass[73], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|saidaA[31]~1\, FD|BR|saidaA[31]~1, mips, 1
instance = comp, \FD|IDEX|data_s1[31]\, FD|IDEX|data_s1[31], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[73]~feeder\, FD|BR|bancoReg_rtl_1_bypass[73]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[73]\, FD|BR|bancoReg_rtl_1_bypass[73], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]~feeder\, FD|BR|bancoReg_rtl_1_bypass[74]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[74]\, FD|BR|bancoReg_rtl_1_bypass[74], mips, 1
instance = comp, \FD|BR|saidaB[31]~0\, FD|BR|saidaB[31]~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0\, FD|BR|bancoReg_rtl_1|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|BR|saidaB[31]~1\, FD|BR|saidaB[31]~1, mips, 1
instance = comp, \FD|IDEX|data_s2[31]\, FD|IDEX|data_s2[31], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[31]~0\, FD|mux_Banco_Ula|saida[31]~0, mips, 1
instance = comp, \FD|ULA|Mux24~1\, FD|ULA|Mux24~1, mips, 1
instance = comp, \FD|ULA|Mux24~0\, FD|ULA|Mux24~0, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[71]~feeder\, FD|BR|bancoReg_rtl_1_bypass[71]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[71]\, FD|BR|bancoReg_rtl_1_bypass[71], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]~feeder\, FD|BR|bancoReg_rtl_1_bypass[72]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[72]\, FD|BR|bancoReg_rtl_1_bypass[72], mips, 1
instance = comp, \FD|BR|saidaB[30]~2\, FD|BR|saidaB[30]~2, mips, 1
instance = comp, \FD|BR|saidaB[30]~3\, FD|BR|saidaB[30]~3, mips, 1
instance = comp, \FD|IDEX|data_s2[30]\, FD|IDEX|data_s2[30], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[30]~1\, FD|mux_Banco_Ula|saida[30]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]~feeder\, FD|BR|bancoReg_rtl_0_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[68]\, FD|BR|bancoReg_rtl_0_bypass[68], mips, 1
instance = comp, \FD|BR|saidaA[28]~6\, FD|BR|saidaA[28]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[67]~feeder\, FD|BR|bancoReg_rtl_0_bypass[67]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[67]\, FD|BR|bancoReg_rtl_0_bypass[67], mips, 1
instance = comp, \FD|BR|saidaA[28]~7\, FD|BR|saidaA[28]~7, mips, 1
instance = comp, \FD|IDEX|data_s1[28]\, FD|IDEX|data_s1[28], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]~feeder\, FD|BR|bancoReg_rtl_0_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[66]\, FD|BR|bancoReg_rtl_0_bypass[66], mips, 1
instance = comp, \FD|BR|saidaA[27]~8\, FD|BR|saidaA[27]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[65]~feeder\, FD|BR|bancoReg_rtl_0_bypass[65]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[65]\, FD|BR|bancoReg_rtl_0_bypass[65], mips, 1
instance = comp, \FD|BR|saidaA[27]~9\, FD|BR|saidaA[27]~9, mips, 1
instance = comp, \FD|IDEX|data_s1[27]\, FD|IDEX|data_s1[27], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[65]\, FD|BR|bancoReg_rtl_1_bypass[65], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]~feeder\, FD|BR|bancoReg_rtl_1_bypass[66]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[66]\, FD|BR|bancoReg_rtl_1_bypass[66], mips, 1
instance = comp, \FD|BR|saidaB[27]~8\, FD|BR|saidaB[27]~8, mips, 1
instance = comp, \FD|BR|saidaB[27]~9\, FD|BR|saidaB[27]~9, mips, 1
instance = comp, \FD|IDEX|data_s2[27]\, FD|IDEX|data_s2[27], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[27]~4\, FD|mux_Banco_Ula|saida[27]~4, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[63]\, FD|BR|bancoReg_rtl_0_bypass[63], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]~feeder\, FD|BR|bancoReg_rtl_0_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[64]\, FD|BR|bancoReg_rtl_0_bypass[64], mips, 1
instance = comp, \FD|BR|saidaA[26]~10\, FD|BR|saidaA[26]~10, mips, 1
instance = comp, \FD|BR|saidaA[26]~11\, FD|BR|saidaA[26]~11, mips, 1
instance = comp, \FD|IDEX|data_s1[26]\, FD|IDEX|data_s1[26], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[63]\, FD|BR|bancoReg_rtl_1_bypass[63], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]~feeder\, FD|BR|bancoReg_rtl_1_bypass[64]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[64]\, FD|BR|bancoReg_rtl_1_bypass[64], mips, 1
instance = comp, \FD|BR|saidaB[26]~10\, FD|BR|saidaB[26]~10, mips, 1
instance = comp, \FD|BR|saidaB[26]~11\, FD|BR|saidaB[26]~11, mips, 1
instance = comp, \FD|IDEX|data_s2[26]\, FD|IDEX|data_s2[26], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[26]~5\, FD|mux_Banco_Ula|saida[26]~5, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[61]~feeder\, FD|BR|bancoReg_rtl_1_bypass[61]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[61]\, FD|BR|bancoReg_rtl_1_bypass[61], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]~feeder\, FD|BR|bancoReg_rtl_1_bypass[62]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[62]\, FD|BR|bancoReg_rtl_1_bypass[62], mips, 1
instance = comp, \FD|BR|saidaB[25]~12\, FD|BR|saidaB[25]~12, mips, 1
instance = comp, \FD|BR|saidaB[25]~13\, FD|BR|saidaB[25]~13, mips, 1
instance = comp, \FD|IDEX|data_s2[25]\, FD|IDEX|data_s2[25], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[25]~6\, FD|mux_Banco_Ula|saida[25]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[59]~feeder\, FD|BR|bancoReg_rtl_0_bypass[59]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[59]\, FD|BR|bancoReg_rtl_0_bypass[59], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]~feeder\, FD|BR|bancoReg_rtl_0_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[60]\, FD|BR|bancoReg_rtl_0_bypass[60], mips, 1
instance = comp, \FD|BR|saidaA[24]~14\, FD|BR|saidaA[24]~14, mips, 1
instance = comp, \FD|BR|saidaA[24]~15\, FD|BR|saidaA[24]~15, mips, 1
instance = comp, \FD|IDEX|data_s1[24]\, FD|IDEX|data_s1[24], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[57]\, FD|BR|bancoReg_rtl_1_bypass[57], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]~feeder\, FD|BR|bancoReg_rtl_1_bypass[58]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[58]\, FD|BR|bancoReg_rtl_1_bypass[58], mips, 1
instance = comp, \FD|BR|saidaB[23]~16\, FD|BR|saidaB[23]~16, mips, 1
instance = comp, \FD|BR|saidaB[23]~17\, FD|BR|saidaB[23]~17, mips, 1
instance = comp, \FD|IDEX|data_s2[23]\, FD|IDEX|data_s2[23], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[23]~8\, FD|mux_Banco_Ula|saida[23]~8, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]~feeder\, FD|BR|bancoReg_rtl_0_bypass[56]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[56]\, FD|BR|bancoReg_rtl_0_bypass[56], mips, 1
instance = comp, \FD|BR|saidaA[22]~18\, FD|BR|saidaA[22]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[55]\, FD|BR|bancoReg_rtl_0_bypass[55], mips, 1
instance = comp, \FD|BR|saidaA[22]~19\, FD|BR|saidaA[22]~19, mips, 1
instance = comp, \FD|IDEX|data_s1[22]\, FD|IDEX|data_s1[22], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[21]~10\, FD|mux_Banco_Ula|saida[21]~10, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[20]~11\, FD|mux_Banco_Ula|saida[20]~11, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[19]~12\, FD|mux_Banco_Ula|saida[19]~12, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[49]\, FD|BR|bancoReg_rtl_0_bypass[49], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]~feeder\, FD|BR|bancoReg_rtl_0_bypass[50]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[50]\, FD|BR|bancoReg_rtl_0_bypass[50], mips, 1
instance = comp, \FD|BR|saidaA[19]~24\, FD|BR|saidaA[19]~24, mips, 1
instance = comp, \FD|BR|saidaA[19]~25\, FD|BR|saidaA[19]~25, mips, 1
instance = comp, \FD|IDEX|data_s1[19]\, FD|IDEX|data_s1[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[47]~feeder\, FD|BR|bancoReg_rtl_0_bypass[47]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[47]\, FD|BR|bancoReg_rtl_0_bypass[47], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]~feeder\, FD|BR|bancoReg_rtl_0_bypass[48]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[48]\, FD|BR|bancoReg_rtl_0_bypass[48], mips, 1
instance = comp, \FD|BR|saidaA[18]~26\, FD|BR|saidaA[18]~26, mips, 1
instance = comp, \FD|BR|saidaA[18]~27\, FD|BR|saidaA[18]~27, mips, 1
instance = comp, \FD|IDEX|data_s1[18]\, FD|IDEX|data_s1[18], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]~feeder\, FD|BR|bancoReg_rtl_1_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[46]\, FD|BR|bancoReg_rtl_1_bypass[46], mips, 1
instance = comp, \FD|BR|saidaB[17]~28\, FD|BR|saidaB[17]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[45]\, FD|BR|bancoReg_rtl_1_bypass[45], mips, 1
instance = comp, \FD|BR|saidaB[17]~29\, FD|BR|saidaB[17]~29, mips, 1
instance = comp, \FD|IDEX|data_s2[17]\, FD|IDEX|data_s2[17], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[17]~14\, FD|mux_Banco_Ula|saida[17]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]~feeder\, FD|BR|bancoReg_rtl_1_bypass[43]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[43]\, FD|BR|bancoReg_rtl_1_bypass[43], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]~feeder\, FD|BR|bancoReg_rtl_1_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[44]\, FD|BR|bancoReg_rtl_1_bypass[44], mips, 1
instance = comp, \FD|BR|saidaB[16]~30\, FD|BR|saidaB[16]~30, mips, 1
instance = comp, \FD|BR|saidaB[16]~31\, FD|BR|saidaB[16]~31, mips, 1
instance = comp, \FD|IDEX|data_s2[16]\, FD|IDEX|data_s2[16], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[16]~15\, FD|mux_Banco_Ula|saida[16]~15, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[43]\, FD|BR|bancoReg_rtl_0_bypass[43], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]~feeder\, FD|BR|bancoReg_rtl_0_bypass[44]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[44]\, FD|BR|bancoReg_rtl_0_bypass[44], mips, 1
instance = comp, \FD|BR|saidaA[16]~30\, FD|BR|saidaA[16]~30, mips, 1
instance = comp, \FD|BR|saidaA[16]~31\, FD|BR|saidaA[16]~31, mips, 1
instance = comp, \FD|IDEX|data_s1[16]\, FD|IDEX|data_s1[16], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]~feeder\, FD|BR|bancoReg_rtl_1_bypass[42]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[42]\, FD|BR|bancoReg_rtl_1_bypass[42], mips, 1
instance = comp, \FD|BR|saidaB[15]~32\, FD|BR|saidaB[15]~32, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[41]~feeder\, FD|BR|bancoReg_rtl_1_bypass[41]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[41]\, FD|BR|bancoReg_rtl_1_bypass[41], mips, 1
instance = comp, \FD|BR|saidaB[15]~33\, FD|BR|saidaB[15]~33, mips, 1
instance = comp, \FD|IDEX|data_s2[15]\, FD|IDEX|data_s2[15], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[15]~16\, FD|mux_Banco_Ula|saida[15]~16, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[39]~feeder\, FD|BR|bancoReg_rtl_0_bypass[39]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[39]\, FD|BR|bancoReg_rtl_0_bypass[39], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]~feeder\, FD|BR|bancoReg_rtl_0_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[40]\, FD|BR|bancoReg_rtl_0_bypass[40], mips, 1
instance = comp, \FD|BR|saidaA[14]~34\, FD|BR|saidaA[14]~34, mips, 1
instance = comp, \FD|BR|saidaA[14]~35\, FD|BR|saidaA[14]~35, mips, 1
instance = comp, \FD|IDEX|data_s1[14]\, FD|IDEX|data_s1[14], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[39]\, FD|BR|bancoReg_rtl_1_bypass[39], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]~feeder\, FD|BR|bancoReg_rtl_1_bypass[40]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[40]\, FD|BR|bancoReg_rtl_1_bypass[40], mips, 1
instance = comp, \FD|BR|saidaB[14]~34\, FD|BR|saidaB[14]~34, mips, 1
instance = comp, \FD|BR|saidaB[14]~35\, FD|BR|saidaB[14]~35, mips, 1
instance = comp, \FD|IDEX|data_s2[14]\, FD|IDEX|data_s2[14], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[14]~17\, FD|mux_Banco_Ula|saida[14]~17, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[37]~feeder\, FD|BR|bancoReg_rtl_1_bypass[37]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[37]\, FD|BR|bancoReg_rtl_1_bypass[37], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]~feeder\, FD|BR|bancoReg_rtl_1_bypass[38]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[38]\, FD|BR|bancoReg_rtl_1_bypass[38], mips, 1
instance = comp, \FD|BR|saidaB[13]~36\, FD|BR|saidaB[13]~36, mips, 1
instance = comp, \FD|BR|saidaB[13]~37\, FD|BR|saidaB[13]~37, mips, 1
instance = comp, \FD|IDEX|data_s2[13]\, FD|IDEX|data_s2[13], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[13]~18\, FD|mux_Banco_Ula|saida[13]~18, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]~feeder\, FD|BR|bancoReg_rtl_1_bypass[36]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[36]\, FD|BR|bancoReg_rtl_1_bypass[36], mips, 1
instance = comp, \FD|BR|saidaB[12]~38\, FD|BR|saidaB[12]~38, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[35]\, FD|BR|bancoReg_rtl_1_bypass[35], mips, 1
instance = comp, \FD|BR|saidaB[12]~39\, FD|BR|saidaB[12]~39, mips, 1
instance = comp, \FD|IDEX|data_s2[12]\, FD|IDEX|data_s2[12], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[12]~19\, FD|mux_Banco_Ula|saida[12]~19, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]~feeder\, FD|BR|bancoReg_rtl_1_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[34]\, FD|BR|bancoReg_rtl_1_bypass[34], mips, 1
instance = comp, \FD|BR|saidaB[11]~40\, FD|BR|saidaB[11]~40, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[33]\, FD|BR|bancoReg_rtl_1_bypass[33], mips, 1
instance = comp, \FD|BR|saidaB[11]~41\, FD|BR|saidaB[11]~41, mips, 1
instance = comp, \FD|IDEX|data_s2[11]\, FD|IDEX|data_s2[11], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[11]~20\, FD|mux_Banco_Ula|saida[11]~20, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[31]~feeder\, FD|BR|bancoReg_rtl_0_bypass[31]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[31]\, FD|BR|bancoReg_rtl_0_bypass[31], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]~feeder\, FD|BR|bancoReg_rtl_0_bypass[32]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[32]\, FD|BR|bancoReg_rtl_0_bypass[32], mips, 1
instance = comp, \FD|BR|saidaA[10]~42\, FD|BR|saidaA[10]~42, mips, 1
instance = comp, \FD|BR|saidaA[10]~43\, FD|BR|saidaA[10]~43, mips, 1
instance = comp, \FD|IDEX|data_s1[10]\, FD|IDEX|data_s1[10], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]~feeder\, FD|BR|bancoReg_rtl_1_bypass[30]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[30]\, FD|BR|bancoReg_rtl_1_bypass[30], mips, 1
instance = comp, \FD|BR|saidaB[9]~44\, FD|BR|saidaB[9]~44, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[29]\, FD|BR|bancoReg_rtl_1_bypass[29], mips, 1
instance = comp, \FD|BR|saidaB[9]~45\, FD|BR|saidaB[9]~45, mips, 1
instance = comp, \FD|IDEX|data_s2[9]\, FD|IDEX|data_s2[9], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[9]~22\, FD|mux_Banco_Ula|saida[9]~22, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[27]~feeder\, FD|BR|bancoReg_rtl_1_bypass[27]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[27]\, FD|BR|bancoReg_rtl_1_bypass[27], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]~feeder\, FD|BR|bancoReg_rtl_1_bypass[28]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[28]\, FD|BR|bancoReg_rtl_1_bypass[28], mips, 1
instance = comp, \FD|BR|saidaB[8]~46\, FD|BR|saidaB[8]~46, mips, 1
instance = comp, \FD|BR|saidaB[8]~47\, FD|BR|saidaB[8]~47, mips, 1
instance = comp, \FD|IDEX|data_s2[8]\, FD|IDEX|data_s2[8], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[8]~23\, FD|mux_Banco_Ula|saida[8]~23, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[25]\, FD|BR|bancoReg_rtl_1_bypass[25], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]~feeder\, FD|BR|bancoReg_rtl_1_bypass[26]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[26]\, FD|BR|bancoReg_rtl_1_bypass[26], mips, 1
instance = comp, \FD|BR|saidaB[7]~48\, FD|BR|saidaB[7]~48, mips, 1
instance = comp, \FD|BR|saidaB[7]~49\, FD|BR|saidaB[7]~49, mips, 1
instance = comp, \FD|IDEX|data_s2[7]\, FD|IDEX|data_s2[7], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[7]~24\, FD|mux_Banco_Ula|saida[7]~24, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[23]~feeder\, FD|BR|bancoReg_rtl_1_bypass[23]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[23]\, FD|BR|bancoReg_rtl_1_bypass[23], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]~feeder\, FD|BR|bancoReg_rtl_1_bypass[24]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[24]\, FD|BR|bancoReg_rtl_1_bypass[24], mips, 1
instance = comp, \FD|BR|saidaB[6]~50\, FD|BR|saidaB[6]~50, mips, 1
instance = comp, \FD|BR|saidaB[6]~51\, FD|BR|saidaB[6]~51, mips, 1
instance = comp, \FD|IDEX|data_s2[6]\, FD|IDEX|data_s2[6], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[6]~25\, FD|mux_Banco_Ula|saida[6]~25, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[21]\, FD|BR|bancoReg_rtl_0_bypass[21], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]~feeder\, FD|BR|bancoReg_rtl_0_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[22]\, FD|BR|bancoReg_rtl_0_bypass[22], mips, 1
instance = comp, \FD|BR|saidaA[5]~52\, FD|BR|saidaA[5]~52, mips, 1
instance = comp, \FD|BR|saidaA[5]~53\, FD|BR|saidaA[5]~53, mips, 1
instance = comp, \FD|IDEX|data_s1[5]\, FD|IDEX|data_s1[5], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[19]\, FD|BR|bancoReg_rtl_1_bypass[19], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]~feeder\, FD|BR|bancoReg_rtl_1_bypass[20]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[20]\, FD|BR|bancoReg_rtl_1_bypass[20], mips, 1
instance = comp, \FD|BR|saidaB[4]~54\, FD|BR|saidaB[4]~54, mips, 1
instance = comp, \FD|BR|saidaB[4]~55\, FD|BR|saidaB[4]~55, mips, 1
instance = comp, \FD|IDEX|data_s2[4]\, FD|IDEX|data_s2[4], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[4]~27\, FD|mux_Banco_Ula|saida[4]~27, mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[3]~28\, FD|mux_Banco_Ula|saida[3]~28, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]~feeder\, FD|BR|bancoReg_rtl_0_bypass[16]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[16]\, FD|BR|bancoReg_rtl_0_bypass[16], mips, 1
instance = comp, \FD|BR|saidaA[2]~58\, FD|BR|saidaA[2]~58, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[15]\, FD|BR|bancoReg_rtl_0_bypass[15], mips, 1
instance = comp, \FD|BR|saidaA[2]~59\, FD|BR|saidaA[2]~59, mips, 1
instance = comp, \FD|IDEX|data_s1[2]\, FD|IDEX|data_s1[2], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]~feeder\, FD|BR|bancoReg_rtl_0_bypass[14]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[14]\, FD|BR|bancoReg_rtl_0_bypass[14], mips, 1
instance = comp, \FD|BR|saidaA[1]~60\, FD|BR|saidaA[1]~60, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[13]\, FD|BR|bancoReg_rtl_0_bypass[13], mips, 1
instance = comp, \FD|BR|saidaA[1]~61\, FD|BR|saidaA[1]~61, mips, 1
instance = comp, \FD|IDEX|data_s1[1]\, FD|IDEX|data_s1[1], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[0]~31\, FD|mux_Banco_Ula|saida[0]~31, mips, 1
instance = comp, \FD|ULA|Add1~0\, FD|ULA|Add1~0, mips, 1
instance = comp, \FD|ULA|Add1~2\, FD|ULA|Add1~2, mips, 1
instance = comp, \FD|ULA|Add1~4\, FD|ULA|Add1~4, mips, 1
instance = comp, \FD|ULA|Add1~6\, FD|ULA|Add1~6, mips, 1
instance = comp, \FD|ULA|Add1~8\, FD|ULA|Add1~8, mips, 1
instance = comp, \FD|ULA|Add1~10\, FD|ULA|Add1~10, mips, 1
instance = comp, \FD|ULA|Add1~12\, FD|ULA|Add1~12, mips, 1
instance = comp, \FD|ULA|Add1~14\, FD|ULA|Add1~14, mips, 1
instance = comp, \FD|ULA|Add1~16\, FD|ULA|Add1~16, mips, 1
instance = comp, \FD|ULA|Add1~18\, FD|ULA|Add1~18, mips, 1
instance = comp, \FD|ULA|Add1~20\, FD|ULA|Add1~20, mips, 1
instance = comp, \FD|ULA|Add1~22\, FD|ULA|Add1~22, mips, 1
instance = comp, \FD|ULA|Add1~24\, FD|ULA|Add1~24, mips, 1
instance = comp, \FD|ULA|Add1~26\, FD|ULA|Add1~26, mips, 1
instance = comp, \FD|ULA|Add1~28\, FD|ULA|Add1~28, mips, 1
instance = comp, \FD|ULA|Add1~30\, FD|ULA|Add1~30, mips, 1
instance = comp, \FD|ULA|Add1~32\, FD|ULA|Add1~32, mips, 1
instance = comp, \FD|ULA|Add1~34\, FD|ULA|Add1~34, mips, 1
instance = comp, \FD|ULA|Add1~36\, FD|ULA|Add1~36, mips, 1
instance = comp, \FD|ULA|Add1~38\, FD|ULA|Add1~38, mips, 1
instance = comp, \FD|ULA|Add1~40\, FD|ULA|Add1~40, mips, 1
instance = comp, \FD|ULA|Add1~42\, FD|ULA|Add1~42, mips, 1
instance = comp, \FD|ULA|Add1~44\, FD|ULA|Add1~44, mips, 1
instance = comp, \FD|ULA|Add1~46\, FD|ULA|Add1~46, mips, 1
instance = comp, \FD|ULA|Add1~48\, FD|ULA|Add1~48, mips, 1
instance = comp, \FD|ULA|Add1~50\, FD|ULA|Add1~50, mips, 1
instance = comp, \FD|ULA|Add1~52\, FD|ULA|Add1~52, mips, 1
instance = comp, \FD|ULA|Add1~54\, FD|ULA|Add1~54, mips, 1
instance = comp, \FD|ULA|Add1~56\, FD|ULA|Add1~56, mips, 1
instance = comp, \FD|ULA|Add1~58\, FD|ULA|Add1~58, mips, 1
instance = comp, \FD|ULA|Add1~60\, FD|ULA|Add1~60, mips, 1
instance = comp, \FD|ULA|Add1~62\, FD|ULA|Add1~62, mips, 1
instance = comp, \FD|ULA|soma[0]~0\, FD|ULA|soma[0]~0, mips, 1
instance = comp, \FD|ULA|soma[1]~2\, FD|ULA|soma[1]~2, mips, 1
instance = comp, \FD|ULA|soma[2]~4\, FD|ULA|soma[2]~4, mips, 1
instance = comp, \FD|ULA|soma[3]~6\, FD|ULA|soma[3]~6, mips, 1
instance = comp, \FD|ULA|soma[4]~8\, FD|ULA|soma[4]~8, mips, 1
instance = comp, \FD|ULA|soma[5]~10\, FD|ULA|soma[5]~10, mips, 1
instance = comp, \FD|ULA|soma[6]~12\, FD|ULA|soma[6]~12, mips, 1
instance = comp, \FD|ULA|soma[7]~14\, FD|ULA|soma[7]~14, mips, 1
instance = comp, \FD|ULA|soma[8]~16\, FD|ULA|soma[8]~16, mips, 1
instance = comp, \FD|ULA|soma[9]~18\, FD|ULA|soma[9]~18, mips, 1
instance = comp, \FD|ULA|soma[10]~20\, FD|ULA|soma[10]~20, mips, 1
instance = comp, \FD|ULA|soma[11]~22\, FD|ULA|soma[11]~22, mips, 1
instance = comp, \FD|ULA|soma[12]~24\, FD|ULA|soma[12]~24, mips, 1
instance = comp, \FD|ULA|soma[13]~26\, FD|ULA|soma[13]~26, mips, 1
instance = comp, \FD|ULA|soma[14]~28\, FD|ULA|soma[14]~28, mips, 1
instance = comp, \FD|ULA|soma[15]~30\, FD|ULA|soma[15]~30, mips, 1
instance = comp, \FD|ULA|soma[16]~32\, FD|ULA|soma[16]~32, mips, 1
instance = comp, \FD|ULA|soma[17]~34\, FD|ULA|soma[17]~34, mips, 1
instance = comp, \FD|ULA|soma[18]~36\, FD|ULA|soma[18]~36, mips, 1
instance = comp, \FD|ULA|soma[19]~38\, FD|ULA|soma[19]~38, mips, 1
instance = comp, \FD|ULA|soma[20]~40\, FD|ULA|soma[20]~40, mips, 1
instance = comp, \FD|ULA|soma[21]~42\, FD|ULA|soma[21]~42, mips, 1
instance = comp, \FD|ULA|soma[22]~44\, FD|ULA|soma[22]~44, mips, 1
instance = comp, \FD|ULA|soma[23]~46\, FD|ULA|soma[23]~46, mips, 1
instance = comp, \FD|ULA|soma[24]~48\, FD|ULA|soma[24]~48, mips, 1
instance = comp, \FD|ULA|soma[25]~50\, FD|ULA|soma[25]~50, mips, 1
instance = comp, \FD|ULA|soma[26]~52\, FD|ULA|soma[26]~52, mips, 1
instance = comp, \FD|ULA|soma[27]~54\, FD|ULA|soma[27]~54, mips, 1
instance = comp, \FD|ULA|soma[28]~56\, FD|ULA|soma[28]~56, mips, 1
instance = comp, \FD|ULA|soma[29]~58\, FD|ULA|soma[29]~58, mips, 1
instance = comp, \FD|ULA|soma[30]~60\, FD|ULA|soma[30]~60, mips, 1
instance = comp, \FD|ULA|soma[31]~62\, FD|ULA|soma[31]~62, mips, 1
instance = comp, \FD|ULA|Mux0~0\, FD|ULA|Mux0~0, mips, 1
instance = comp, \FD|ULA|Mux0~1\, FD|ULA|Mux0~1, mips, 1
instance = comp, \FD|ULA|Mux0~2\, FD|ULA|Mux0~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[31]\, FD|EXMEM|data_s1[31], mips, 1
instance = comp, \FD|MEMWB|data_s1[31]\, FD|MEMWB|data_s1[31], mips, 1
instance = comp, \FD|EXMEM|data_s3[22]\, FD|EXMEM|data_s3[22], mips, 1
instance = comp, \FD|EXMEM|data_s3[23]\, FD|EXMEM|data_s3[23], mips, 1
instance = comp, \FD|EXMEM|data_s3[24]\, FD|EXMEM|data_s3[24], mips, 1
instance = comp, \FD|EXMEM|data_s3[25]\, FD|EXMEM|data_s3[25], mips, 1
instance = comp, \FD|EXMEM|data_s3[26]~feeder\, FD|EXMEM|data_s3[26]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[26]\, FD|EXMEM|data_s3[26], mips, 1
instance = comp, \FD|EXMEM|data_s3[27]~feeder\, FD|EXMEM|data_s3[27]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[27]\, FD|EXMEM|data_s3[27], mips, 1
instance = comp, \FD|EXMEM|data_s3[28]\, FD|EXMEM|data_s3[28], mips, 1
instance = comp, \FD|EXMEM|data_s3[29]\, FD|EXMEM|data_s3[29], mips, 1
instance = comp, \FD|EXMEM|data_s3[30]~feeder\, FD|EXMEM|data_s3[30]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[30]\, FD|EXMEM|data_s3[30], mips, 1
instance = comp, \FD|EXMEM|data_s3[31]\, FD|EXMEM|data_s3[31], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a18\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a18, mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[31]~0\, FD|mux_Ula_Memoria|saida[31]~0, mips, 1
instance = comp, \FD|BR|saidaA[30]~3\, FD|BR|saidaA[30]~3, mips, 1
instance = comp, \FD|IDEX|data_s1[30]\, FD|IDEX|data_s1[30], mips, 1
instance = comp, \FD|ULA|Mux1~4\, FD|ULA|Mux1~4, mips, 1
instance = comp, \FD|ULA|Mux1~2\, FD|ULA|Mux1~2, mips, 1
instance = comp, \FD|ULA|Mux1~3\, FD|ULA|Mux1~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[30]\, FD|EXMEM|data_s1[30], mips, 1
instance = comp, \FD|MEMWB|data_s1[30]\, FD|MEMWB|data_s1[30], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[30]~1\, FD|mux_Ula_Memoria|saida[30]~1, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]~feeder\, FD|BR|bancoReg_rtl_1_bypass[68]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[68]\, FD|BR|bancoReg_rtl_1_bypass[68], mips, 1
instance = comp, \FD|BR|saidaB[28]~6\, FD|BR|saidaB[28]~6, mips, 1
instance = comp, \FD|BR|saidaB[28]~7\, FD|BR|saidaB[28]~7, mips, 1
instance = comp, \FD|IDEX|data_s2[28]\, FD|IDEX|data_s2[28], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[28]~3\, FD|mux_Banco_Ula|saida[28]~3, mips, 1
instance = comp, \FD|ULA|Mux3~4\, FD|ULA|Mux3~4, mips, 1
instance = comp, \FD|ULA|Mux3~2\, FD|ULA|Mux3~2, mips, 1
instance = comp, \FD|ULA|Mux3~3\, FD|ULA|Mux3~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[28]\, FD|EXMEM|data_s1[28], mips, 1
instance = comp, \FD|MEMWB|data_s1[28]~feeder\, FD|MEMWB|data_s1[28]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[28]\, FD|MEMWB|data_s1[28], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[28]~3\, FD|mux_Ula_Memoria|saida[28]~3, mips, 1
instance = comp, \FD|BR|saidaB[21]~21\, FD|BR|saidaB[21]~21, mips, 1
instance = comp, \FD|IDEX|data_s2[21]\, FD|IDEX|data_s2[21], mips, 1
instance = comp, \FD|EXMEM|data_s3[21]\, FD|EXMEM|data_s3[21], mips, 1
instance = comp, \FD|ULA|Mux4~4\, FD|ULA|Mux4~4, mips, 1
instance = comp, \FD|ULA|Mux4~2\, FD|ULA|Mux4~2, mips, 1
instance = comp, \FD|ULA|Mux4~3\, FD|ULA|Mux4~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[27]\, FD|EXMEM|data_s1[27], mips, 1
instance = comp, \FD|MEMWB|data_s1[27]~feeder\, FD|MEMWB|data_s1[27]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[27]\, FD|MEMWB|data_s1[27], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[27]~4\, FD|mux_Ula_Memoria|saida[27]~4, mips, 1
instance = comp, \FD|BR|saidaB[20]~23\, FD|BR|saidaB[20]~23, mips, 1
instance = comp, \FD|IDEX|data_s2[20]\, FD|IDEX|data_s2[20], mips, 1
instance = comp, \FD|EXMEM|data_s3[20]\, FD|EXMEM|data_s3[20], mips, 1
instance = comp, \FD|ULA|Mux5~4\, FD|ULA|Mux5~4, mips, 1
instance = comp, \FD|ULA|Mux5~2\, FD|ULA|Mux5~2, mips, 1
instance = comp, \FD|ULA|Mux5~3\, FD|ULA|Mux5~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[26]\, FD|EXMEM|data_s1[26], mips, 1
instance = comp, \FD|MEMWB|data_s1[26]\, FD|MEMWB|data_s1[26], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[26]~5\, FD|mux_Ula_Memoria|saida[26]~5, mips, 1
instance = comp, \FD|BR|saidaA[25]~13\, FD|BR|saidaA[25]~13, mips, 1
instance = comp, \FD|IDEX|data_s1[25]\, FD|IDEX|data_s1[25], mips, 1
instance = comp, \FD|ULA|Mux6~4\, FD|ULA|Mux6~4, mips, 1
instance = comp, \FD|ULA|Mux6~2\, FD|ULA|Mux6~2, mips, 1
instance = comp, \FD|ULA|Mux6~3\, FD|ULA|Mux6~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[25]\, FD|EXMEM|data_s1[25], mips, 1
instance = comp, \FD|MEMWB|data_s1[25]~feeder\, FD|MEMWB|data_s1[25]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[25]\, FD|MEMWB|data_s1[25], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[25]~6\, FD|mux_Ula_Memoria|saida[25]~6, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]~feeder\, FD|BR|bancoReg_rtl_1_bypass[60]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[60]\, FD|BR|bancoReg_rtl_1_bypass[60], mips, 1
instance = comp, \FD|BR|saidaB[24]~14\, FD|BR|saidaB[24]~14, mips, 1
instance = comp, \FD|BR|saidaB[24]~15\, FD|BR|saidaB[24]~15, mips, 1
instance = comp, \FD|IDEX|data_s2[24]\, FD|IDEX|data_s2[24], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[24]~7\, FD|mux_Banco_Ula|saida[24]~7, mips, 1
instance = comp, \FD|ULA|Mux7~4\, FD|ULA|Mux7~4, mips, 1
instance = comp, \FD|ULA|Mux7~2\, FD|ULA|Mux7~2, mips, 1
instance = comp, \FD|ULA|Mux7~3\, FD|ULA|Mux7~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[24]\, FD|EXMEM|data_s1[24], mips, 1
instance = comp, \FD|MEMWB|data_s1[24]\, FD|MEMWB|data_s1[24], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[24]~7\, FD|mux_Ula_Memoria|saida[24]~7, mips, 1
instance = comp, \FD|BR|saidaA[23]~17\, FD|BR|saidaA[23]~17, mips, 1
instance = comp, \FD|IDEX|data_s1[23]\, FD|IDEX|data_s1[23], mips, 1
instance = comp, \FD|ULA|Mux8~4\, FD|ULA|Mux8~4, mips, 1
instance = comp, \FD|ULA|Mux8~2\, FD|ULA|Mux8~2, mips, 1
instance = comp, \FD|ULA|Mux8~3\, FD|ULA|Mux8~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[23]\, FD|EXMEM|data_s1[23], mips, 1
instance = comp, \FD|MEMWB|data_s1[23]~feeder\, FD|MEMWB|data_s1[23]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[23]\, FD|MEMWB|data_s1[23], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[23]~8\, FD|mux_Ula_Memoria|saida[23]~8, mips, 1
instance = comp, \FD|BR|saidaB[22]~19\, FD|BR|saidaB[22]~19, mips, 1
instance = comp, \FD|IDEX|data_s2[22]\, FD|IDEX|data_s2[22], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[22]~9\, FD|mux_Banco_Ula|saida[22]~9, mips, 1
instance = comp, \FD|ULA|Mux9~4\, FD|ULA|Mux9~4, mips, 1
instance = comp, \FD|ULA|Mux9~2\, FD|ULA|Mux9~2, mips, 1
instance = comp, \FD|ULA|Mux9~3\, FD|ULA|Mux9~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[22]\, FD|EXMEM|data_s1[22], mips, 1
instance = comp, \FD|MEMWB|data_s1[22]\, FD|MEMWB|data_s1[22], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[22]~9\, FD|mux_Ula_Memoria|saida[22]~9, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]~feeder\, FD|BR|bancoReg_rtl_0_bypass[54]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[54]\, FD|BR|bancoReg_rtl_0_bypass[54], mips, 1
instance = comp, \FD|BR|saidaA[21]~20\, FD|BR|saidaA[21]~20, mips, 1
instance = comp, \FD|BR|saidaA[21]~21\, FD|BR|saidaA[21]~21, mips, 1
instance = comp, \FD|IDEX|data_s1[21]\, FD|IDEX|data_s1[21], mips, 1
instance = comp, \FD|ULA|Mux10~4\, FD|ULA|Mux10~4, mips, 1
instance = comp, \FD|ULA|Mux10~2\, FD|ULA|Mux10~2, mips, 1
instance = comp, \FD|ULA|Mux10~3\, FD|ULA|Mux10~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[21]\, FD|EXMEM|data_s1[21], mips, 1
instance = comp, \FD|MEMWB|data_s1[21]~feeder\, FD|MEMWB|data_s1[21]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[21]\, FD|MEMWB|data_s1[21], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[21]~10\, FD|mux_Ula_Memoria|saida[21]~10, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]~feeder\, FD|BR|bancoReg_rtl_0_bypass[52]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[52]\, FD|BR|bancoReg_rtl_0_bypass[52], mips, 1
instance = comp, \FD|BR|saidaA[20]~22\, FD|BR|saidaA[20]~22, mips, 1
instance = comp, \FD|BR|saidaA[20]~23\, FD|BR|saidaA[20]~23, mips, 1
instance = comp, \FD|IDEX|data_s1[20]\, FD|IDEX|data_s1[20], mips, 1
instance = comp, \FD|ULA|Mux11~4\, FD|ULA|Mux11~4, mips, 1
instance = comp, \FD|ULA|Mux11~2\, FD|ULA|Mux11~2, mips, 1
instance = comp, \FD|ULA|Mux11~3\, FD|ULA|Mux11~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[20]\, FD|EXMEM|data_s1[20], mips, 1
instance = comp, \FD|MEMWB|data_s1[20]~feeder\, FD|MEMWB|data_s1[20]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[20]\, FD|MEMWB|data_s1[20], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[20]~11\, FD|mux_Ula_Memoria|saida[20]~11, mips, 1
instance = comp, \FD|BR|saidaB[19]~25\, FD|BR|saidaB[19]~25, mips, 1
instance = comp, \FD|IDEX|data_s2[19]\, FD|IDEX|data_s2[19], mips, 1
instance = comp, \FD|EXMEM|data_s3[19]\, FD|EXMEM|data_s3[19], mips, 1
instance = comp, \FD|ULA|Mux12~0\, FD|ULA|Mux12~0, mips, 1
instance = comp, \FD|ULA|Mux12~1\, FD|ULA|Mux12~1, mips, 1
instance = comp, \FD|ULA|Mux12~2\, FD|ULA|Mux12~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[19]\, FD|EXMEM|data_s1[19], mips, 1
instance = comp, \FD|MEMWB|data_s1[19]~feeder\, FD|MEMWB|data_s1[19]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[19]\, FD|MEMWB|data_s1[19], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[19]~12\, FD|mux_Ula_Memoria|saida[19]~12, mips, 1
instance = comp, \FD|BR|saidaB[18]~27\, FD|BR|saidaB[18]~27, mips, 1
instance = comp, \FD|IDEX|data_s2[18]\, FD|IDEX|data_s2[18], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[18]~13\, FD|mux_Banco_Ula|saida[18]~13, mips, 1
instance = comp, \FD|ULA|Mux13~0\, FD|ULA|Mux13~0, mips, 1
instance = comp, \FD|ULA|Mux13~1\, FD|ULA|Mux13~1, mips, 1
instance = comp, \FD|ULA|Mux13~2\, FD|ULA|Mux13~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[18]\, FD|EXMEM|data_s1[18], mips, 1
instance = comp, \FD|MEMWB|data_s1[18]~feeder\, FD|MEMWB|data_s1[18]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[18]\, FD|MEMWB|data_s1[18], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[18]~13\, FD|mux_Ula_Memoria|saida[18]~13, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]~feeder\, FD|BR|bancoReg_rtl_0_bypass[46]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[46]\, FD|BR|bancoReg_rtl_0_bypass[46], mips, 1
instance = comp, \FD|BR|saidaA[17]~28\, FD|BR|saidaA[17]~28, mips, 1
instance = comp, \FD|BR|saidaA[17]~29\, FD|BR|saidaA[17]~29, mips, 1
instance = comp, \FD|IDEX|data_s1[17]\, FD|IDEX|data_s1[17], mips, 1
instance = comp, \FD|ULA|Mux14~0\, FD|ULA|Mux14~0, mips, 1
instance = comp, \FD|ULA|Mux14~1\, FD|ULA|Mux14~1, mips, 1
instance = comp, \FD|ULA|Mux14~2\, FD|ULA|Mux14~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[17]\, FD|EXMEM|data_s1[17], mips, 1
instance = comp, \FD|MEMWB|data_s1[17]\, FD|MEMWB|data_s1[17], mips, 1
instance = comp, \FD|EXMEM|data_s3[4]\, FD|EXMEM|data_s3[4], mips, 1
instance = comp, \FD|EXMEM|data_s3[5]~feeder\, FD|EXMEM|data_s3[5]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[5]\, FD|EXMEM|data_s3[5], mips, 1
instance = comp, \FD|EXMEM|data_s3[6]\, FD|EXMEM|data_s3[6], mips, 1
instance = comp, \FD|EXMEM|data_s3[7]~feeder\, FD|EXMEM|data_s3[7]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[7]\, FD|EXMEM|data_s3[7], mips, 1
instance = comp, \FD|EXMEM|data_s3[8]~feeder\, FD|EXMEM|data_s3[8]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[8]\, FD|EXMEM|data_s3[8], mips, 1
instance = comp, \FD|EXMEM|data_s3[9]~feeder\, FD|EXMEM|data_s3[9]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[9]\, FD|EXMEM|data_s3[9], mips, 1
instance = comp, \FD|EXMEM|data_s3[10]\, FD|EXMEM|data_s3[10], mips, 1
instance = comp, \FD|EXMEM|data_s3[11]\, FD|EXMEM|data_s3[11], mips, 1
instance = comp, \FD|EXMEM|data_s3[12]\, FD|EXMEM|data_s3[12], mips, 1
instance = comp, \FD|EXMEM|data_s3[13]\, FD|EXMEM|data_s3[13], mips, 1
instance = comp, \FD|EXMEM|data_s3[14]\, FD|EXMEM|data_s3[14], mips, 1
instance = comp, \FD|EXMEM|data_s3[15]\, FD|EXMEM|data_s3[15], mips, 1
instance = comp, \FD|EXMEM|data_s3[16]\, FD|EXMEM|data_s3[16], mips, 1
instance = comp, \FD|EXMEM|data_s3[17]\, FD|EXMEM|data_s3[17], mips, 1
instance = comp, \FD|RAM|ram_rtl_0|auto_generated|ram_block1a0\, FD|RAM|ram_rtl_0|auto_generated|ram_block1a0, mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[17]~14\, FD|mux_Ula_Memoria|saida[17]~14, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]~feeder\, FD|BR|bancoReg_rtl_1_bypass[18]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[18]\, FD|BR|bancoReg_rtl_1_bypass[18], mips, 1
instance = comp, \FD|BR|saidaB[3]~56\, FD|BR|saidaB[3]~56, mips, 1
instance = comp, \FD|BR|saidaB[3]~57\, FD|BR|saidaB[3]~57, mips, 1
instance = comp, \FD|IDEX|data_s2[3]\, FD|IDEX|data_s2[3], mips, 1
instance = comp, \FD|EXMEM|data_s3[3]~feeder\, FD|EXMEM|data_s3[3]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s3[3]\, FD|EXMEM|data_s3[3], mips, 1
instance = comp, \FD|ULA|Mux15~0\, FD|ULA|Mux15~0, mips, 1
instance = comp, \FD|ULA|Mux15~1\, FD|ULA|Mux15~1, mips, 1
instance = comp, \FD|ULA|Mux15~2\, FD|ULA|Mux15~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[16]\, FD|EXMEM|data_s1[16], mips, 1
instance = comp, \FD|MEMWB|data_s1[16]~feeder\, FD|MEMWB|data_s1[16]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[16]\, FD|MEMWB|data_s1[16], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[16]~15\, FD|mux_Ula_Memoria|saida[16]~15, mips, 1
instance = comp, \FD|BR|saidaA[15]~33\, FD|BR|saidaA[15]~33, mips, 1
instance = comp, \FD|IDEX|data_s1[15]\, FD|IDEX|data_s1[15], mips, 1
instance = comp, \FD|ULA|Mux16~0\, FD|ULA|Mux16~0, mips, 1
instance = comp, \FD|ULA|Mux16~1\, FD|ULA|Mux16~1, mips, 1
instance = comp, \FD|ULA|Mux16~2\, FD|ULA|Mux16~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[15]\, FD|EXMEM|data_s1[15], mips, 1
instance = comp, \FD|MEMWB|data_s1[15]\, FD|MEMWB|data_s1[15], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[15]~16\, FD|mux_Ula_Memoria|saida[15]~16, mips, 1
instance = comp, \FD|BR|saidaA[7]~49\, FD|BR|saidaA[7]~49, mips, 1
instance = comp, \FD|IDEX|data_s1[7]\, FD|IDEX|data_s1[7], mips, 1
instance = comp, \FD|ULA|Mux24~2\, FD|ULA|Mux24~2, mips, 1
instance = comp, \FD|ULA|Mux24~3\, FD|ULA|Mux24~3, mips, 1
instance = comp, \FD|ULA|Mux24~4\, FD|ULA|Mux24~4, mips, 1
instance = comp, \FD|EXMEM|data_s1[7]\, FD|EXMEM|data_s1[7], mips, 1
instance = comp, \FD|ULA|Mux17~0\, FD|ULA|Mux17~0, mips, 1
instance = comp, \FD|ULA|Mux17~1\, FD|ULA|Mux17~1, mips, 1
instance = comp, \FD|ULA|Mux17~2\, FD|ULA|Mux17~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[14]\, FD|EXMEM|data_s1[14], mips, 1
instance = comp, \FD|MEMWB|data_s1[14]~feeder\, FD|MEMWB|data_s1[14]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[14]\, FD|MEMWB|data_s1[14], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[14]~17\, FD|mux_Ula_Memoria|saida[14]~17, mips, 1
instance = comp, \FD|BR|saidaA[13]~37\, FD|BR|saidaA[13]~37, mips, 1
instance = comp, \FD|IDEX|data_s1[13]\, FD|IDEX|data_s1[13], mips, 1
instance = comp, \FD|ULA|Mux18~0\, FD|ULA|Mux18~0, mips, 1
instance = comp, \FD|ULA|Mux18~1\, FD|ULA|Mux18~1, mips, 1
instance = comp, \FD|ULA|Mux18~2\, FD|ULA|Mux18~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[13]\, FD|EXMEM|data_s1[13], mips, 1
instance = comp, \FD|MEMWB|data_s1[13]~feeder\, FD|MEMWB|data_s1[13]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[13]\, FD|MEMWB|data_s1[13], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[13]~18\, FD|mux_Ula_Memoria|saida[13]~18, mips, 1
instance = comp, \FD|BR|saidaA[12]~39\, FD|BR|saidaA[12]~39, mips, 1
instance = comp, \FD|IDEX|data_s1[12]\, FD|IDEX|data_s1[12], mips, 1
instance = comp, \FD|ULA|Mux19~0\, FD|ULA|Mux19~0, mips, 1
instance = comp, \FD|ULA|Mux19~1\, FD|ULA|Mux19~1, mips, 1
instance = comp, \FD|ULA|Mux19~2\, FD|ULA|Mux19~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[12]\, FD|EXMEM|data_s1[12], mips, 1
instance = comp, \FD|MEMWB|data_s1[12]\, FD|MEMWB|data_s1[12], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[12]~19\, FD|mux_Ula_Memoria|saida[12]~19, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]~feeder\, FD|BR|bancoReg_rtl_0_bypass[34]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[34]\, FD|BR|bancoReg_rtl_0_bypass[34], mips, 1
instance = comp, \FD|BR|saidaA[11]~40\, FD|BR|saidaA[11]~40, mips, 1
instance = comp, \FD|BR|saidaA[11]~41\, FD|BR|saidaA[11]~41, mips, 1
instance = comp, \FD|IDEX|data_s1[11]\, FD|IDEX|data_s1[11], mips, 1
instance = comp, \FD|ULA|Mux20~0\, FD|ULA|Mux20~0, mips, 1
instance = comp, \FD|ULA|Mux20~1\, FD|ULA|Mux20~1, mips, 1
instance = comp, \FD|ULA|Mux20~2\, FD|ULA|Mux20~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[11]\, FD|EXMEM|data_s1[11], mips, 1
instance = comp, \FD|MEMWB|data_s1[11]\, FD|MEMWB|data_s1[11], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[11]~20\, FD|mux_Ula_Memoria|saida[11]~20, mips, 1
instance = comp, \FD|BR|saidaB[10]~43\, FD|BR|saidaB[10]~43, mips, 1
instance = comp, \FD|IDEX|data_s2[10]\, FD|IDEX|data_s2[10], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[10]~21\, FD|mux_Banco_Ula|saida[10]~21, mips, 1
instance = comp, \FD|ULA|Mux21~0\, FD|ULA|Mux21~0, mips, 1
instance = comp, \FD|ULA|Mux21~1\, FD|ULA|Mux21~1, mips, 1
instance = comp, \FD|ULA|Mux21~2\, FD|ULA|Mux21~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[10]\, FD|EXMEM|data_s1[10], mips, 1
instance = comp, \FD|MEMWB|data_s1[10]~feeder\, FD|MEMWB|data_s1[10]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[10]\, FD|MEMWB|data_s1[10], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[10]~21\, FD|mux_Ula_Memoria|saida[10]~21, mips, 1
instance = comp, \FD|BR|saidaA[9]~45\, FD|BR|saidaA[9]~45, mips, 1
instance = comp, \FD|IDEX|data_s1[9]\, FD|IDEX|data_s1[9], mips, 1
instance = comp, \FD|ULA|Mux22~0\, FD|ULA|Mux22~0, mips, 1
instance = comp, \FD|ULA|Mux22~1\, FD|ULA|Mux22~1, mips, 1
instance = comp, \FD|ULA|Mux22~2\, FD|ULA|Mux22~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[9]\, FD|EXMEM|data_s1[9], mips, 1
instance = comp, \FD|MEMWB|data_s1[9]\, FD|MEMWB|data_s1[9], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[9]~22\, FD|mux_Ula_Memoria|saida[9]~22, mips, 1
instance = comp, \FD|BR|saidaA[8]~47\, FD|BR|saidaA[8]~47, mips, 1
instance = comp, \FD|IDEX|data_s1[8]\, FD|IDEX|data_s1[8], mips, 1
instance = comp, \FD|ULA|Mux23~0\, FD|ULA|Mux23~0, mips, 1
instance = comp, \FD|ULA|Mux23~1\, FD|ULA|Mux23~1, mips, 1
instance = comp, \FD|ULA|Mux23~2\, FD|ULA|Mux23~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[8]\, FD|EXMEM|data_s1[8], mips, 1
instance = comp, \FD|MEMWB|data_s1[8]\, FD|MEMWB|data_s1[8], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[8]~23\, FD|mux_Ula_Memoria|saida[8]~23, mips, 1
instance = comp, \FD|BR|saidaB[0]~63\, FD|BR|saidaB[0]~63, mips, 1
instance = comp, \FD|IDEX|data_s2[0]\, FD|IDEX|data_s2[0], mips, 1
instance = comp, \FD|EXMEM|data_s3[0]\, FD|EXMEM|data_s3[0], mips, 1
instance = comp, \FD|MEMWB|data_s1[7]~feeder\, FD|MEMWB|data_s1[7]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[7]\, FD|MEMWB|data_s1[7], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[7]~24\, FD|mux_Ula_Memoria|saida[7]~24, mips, 1
instance = comp, \FD|BR|saidaA[6]~51\, FD|BR|saidaA[6]~51, mips, 1
instance = comp, \FD|IDEX|data_s1[6]\, FD|IDEX|data_s1[6], mips, 1
instance = comp, \FD|ULA|Mux25~0\, FD|ULA|Mux25~0, mips, 1
instance = comp, \FD|ULA|Mux25~1\, FD|ULA|Mux25~1, mips, 1
instance = comp, \FD|ULA|Mux25~2\, FD|ULA|Mux25~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[6]\, FD|EXMEM|data_s1[6], mips, 1
instance = comp, \FD|MEMWB|data_s1[6]\, FD|MEMWB|data_s1[6], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[6]~25\, FD|mux_Ula_Memoria|saida[6]~25, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]~feeder\, FD|BR|bancoReg_rtl_1_bypass[22]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[22]\, FD|BR|bancoReg_rtl_1_bypass[22], mips, 1
instance = comp, \FD|BR|saidaB[5]~52\, FD|BR|saidaB[5]~52, mips, 1
instance = comp, \FD|BR|saidaB[5]~53\, FD|BR|saidaB[5]~53, mips, 1
instance = comp, \FD|IDEX|data_s2[5]\, FD|IDEX|data_s2[5], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[5]~26\, FD|mux_Banco_Ula|saida[5]~26, mips, 1
instance = comp, \FD|ULA|Mux26~0\, FD|ULA|Mux26~0, mips, 1
instance = comp, \FD|ULA|Mux26~1\, FD|ULA|Mux26~1, mips, 1
instance = comp, \FD|ULA|Mux26~2\, FD|ULA|Mux26~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[5]\, FD|EXMEM|data_s1[5], mips, 1
instance = comp, \FD|MEMWB|data_s1[5]\, FD|MEMWB|data_s1[5], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[5]~26\, FD|mux_Ula_Memoria|saida[5]~26, mips, 1
instance = comp, \FD|BR|saidaA[4]~55\, FD|BR|saidaA[4]~55, mips, 1
instance = comp, \FD|IDEX|data_s1[4]\, FD|IDEX|data_s1[4], mips, 1
instance = comp, \FD|ULA|Mux27~0\, FD|ULA|Mux27~0, mips, 1
instance = comp, \FD|ULA|Mux27~1\, FD|ULA|Mux27~1, mips, 1
instance = comp, \FD|ULA|Mux27~2\, FD|ULA|Mux27~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[4]\, FD|EXMEM|data_s1[4], mips, 1
instance = comp, \FD|MEMWB|data_s1[4]\, FD|MEMWB|data_s1[4], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[4]~27\, FD|mux_Ula_Memoria|saida[4]~27, mips, 1
instance = comp, \FD|BR|saidaA[3]~57\, FD|BR|saidaA[3]~57, mips, 1
instance = comp, \FD|IDEX|data_s1[3]\, FD|IDEX|data_s1[3], mips, 1
instance = comp, \FD|ULA|Mux28~0\, FD|ULA|Mux28~0, mips, 1
instance = comp, \FD|ULA|Mux28~1\, FD|ULA|Mux28~1, mips, 1
instance = comp, \FD|ULA|Mux28~2\, FD|ULA|Mux28~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[3]\, FD|EXMEM|data_s1[3], mips, 1
instance = comp, \FD|MEMWB|data_s1[3]~feeder\, FD|MEMWB|data_s1[3]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[3]\, FD|MEMWB|data_s1[3], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[3]~28\, FD|mux_Ula_Memoria|saida[3]~28, mips, 1
instance = comp, \FD|BR|saidaB[2]~59\, FD|BR|saidaB[2]~59, mips, 1
instance = comp, \FD|IDEX|data_s2[2]\, FD|IDEX|data_s2[2], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[2]~29\, FD|mux_Banco_Ula|saida[2]~29, mips, 1
instance = comp, \FD|ULA|Mux29~0\, FD|ULA|Mux29~0, mips, 1
instance = comp, \FD|ULA|Mux29~1\, FD|ULA|Mux29~1, mips, 1
instance = comp, \FD|ULA|Mux29~2\, FD|ULA|Mux29~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[2]\, FD|EXMEM|data_s1[2], mips, 1
instance = comp, \FD|MEMWB|data_s1[2]~feeder\, FD|MEMWB|data_s1[2]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[2]\, FD|MEMWB|data_s1[2], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[2]~29\, FD|mux_Ula_Memoria|saida[2]~29, mips, 1
instance = comp, \FD|BR|saidaB[1]~61\, FD|BR|saidaB[1]~61, mips, 1
instance = comp, \FD|IDEX|data_s2[1]\, FD|IDEX|data_s2[1], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[1]~30\, FD|mux_Banco_Ula|saida[1]~30, mips, 1
instance = comp, \FD|ULA|Mux30~0\, FD|ULA|Mux30~0, mips, 1
instance = comp, \FD|ULA|Mux30~1\, FD|ULA|Mux30~1, mips, 1
instance = comp, \FD|ULA|Mux30~2\, FD|ULA|Mux30~2, mips, 1
instance = comp, \FD|EXMEM|data_s1[1]\, FD|EXMEM|data_s1[1], mips, 1
instance = comp, \FD|MEMWB|data_s1[1]~feeder\, FD|MEMWB|data_s1[1]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[1]\, FD|MEMWB|data_s1[1], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[1]~30\, FD|mux_Ula_Memoria|saida[1]~30, mips, 1
instance = comp, \FD|BR|saidaA[0]~63\, FD|BR|saidaA[0]~63, mips, 1
instance = comp, \FD|IDEX|data_s1[0]\, FD|IDEX|data_s1[0], mips, 1
instance = comp, \FD|UCULA|ALUctr[0]~2\, FD|UCULA|ALUctr[0]~2, mips, 1
instance = comp, \FD|UCULA|Equal10~0\, FD|UCULA|Equal10~0, mips, 1
instance = comp, \FD|ULA|Mux31~3\, FD|ULA|Mux31~3, mips, 1
instance = comp, \FD|UCULA|ALUctr~0\, FD|UCULA|ALUctr~0, mips, 1
instance = comp, \FD|ULA|Mux31~4\, FD|ULA|Mux31~4, mips, 1
instance = comp, \FD|ULA|Mux31~0\, FD|ULA|Mux31~0, mips, 1
instance = comp, \FD|ULA|Mux31~1\, FD|ULA|Mux31~1, mips, 1
instance = comp, \FD|ULA|Mux31~2\, FD|ULA|Mux31~2, mips, 1
instance = comp, \FD|ULA|Mux31~5\, FD|ULA|Mux31~5, mips, 1
instance = comp, \FD|EXMEM|data_s1[0]\, FD|EXMEM|data_s1[0], mips, 1
instance = comp, \FD|MEMWB|data_s1[0]\, FD|MEMWB|data_s1[0], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[0]~31\, FD|mux_Ula_Memoria|saida[0]~31, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]~feeder\, FD|BR|bancoReg_rtl_0_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_0_bypass[70]\, FD|BR|bancoReg_rtl_0_bypass[70], mips, 1
instance = comp, \FD|BR|saidaA[29]~4\, FD|BR|saidaA[29]~4, mips, 1
instance = comp, \FD|BR|saidaA[29]~5\, FD|BR|saidaA[29]~5, mips, 1
instance = comp, \FD|IDEX|data_s1[29]\, FD|IDEX|data_s1[29], mips, 1
instance = comp, \FD|ULA|Mux2~4\, FD|ULA|Mux2~4, mips, 1
instance = comp, \FD|ULA|Mux2~2\, FD|ULA|Mux2~2, mips, 1
instance = comp, \FD|ULA|Mux2~3\, FD|ULA|Mux2~3, mips, 1
instance = comp, \FD|EXMEM|data_s1[29]\, FD|EXMEM|data_s1[29], mips, 1
instance = comp, \FD|MEMWB|data_s1[29]~feeder\, FD|MEMWB|data_s1[29]~feeder, mips, 1
instance = comp, \FD|MEMWB|data_s1[29]\, FD|MEMWB|data_s1[29], mips, 1
instance = comp, \FD|mux_Ula_Memoria|saida[29]~2\, FD|mux_Ula_Memoria|saida[29]~2, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]~feeder\, FD|BR|bancoReg_rtl_1_bypass[69]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[69]\, FD|BR|bancoReg_rtl_1_bypass[69], mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]~feeder\, FD|BR|bancoReg_rtl_1_bypass[70]~feeder, mips, 1
instance = comp, \FD|BR|bancoReg_rtl_1_bypass[70]\, FD|BR|bancoReg_rtl_1_bypass[70], mips, 1
instance = comp, \FD|BR|saidaB[29]~4\, FD|BR|saidaB[29]~4, mips, 1
instance = comp, \FD|BR|saidaB[29]~5\, FD|BR|saidaB[29]~5, mips, 1
instance = comp, \FD|IDEX|data_s2[29]\, FD|IDEX|data_s2[29], mips, 1
instance = comp, \FD|mux_Banco_Ula|saida[29]~2\, FD|mux_Banco_Ula|saida[29]~2, mips, 1
instance = comp, \FD|ULA|Equal0~0\, FD|ULA|Equal0~0, mips, 1
instance = comp, \FD|ULA|Equal0~1\, FD|ULA|Equal0~1, mips, 1
instance = comp, \FD|ULA|Equal0~2\, FD|ULA|Equal0~2, mips, 1
instance = comp, \FD|ULA|Equal0~3\, FD|ULA|Equal0~3, mips, 1
instance = comp, \FD|ULA|Equal0~4\, FD|ULA|Equal0~4, mips, 1
instance = comp, \FD|ULA|Equal0~6\, FD|ULA|Equal0~6, mips, 1
instance = comp, \FD|ULA|Equal0~7\, FD|ULA|Equal0~7, mips, 1
instance = comp, \FD|ULA|Equal0~5\, FD|ULA|Equal0~5, mips, 1
instance = comp, \FD|ULA|Equal0~8\, FD|ULA|Equal0~8, mips, 1
instance = comp, \FD|ULA|Equal0~9\, FD|ULA|Equal0~9, mips, 1
instance = comp, \FD|ULA|Equal0~10\, FD|ULA|Equal0~10, mips, 1
instance = comp, \FD|EXMEM|data_s2\, FD|EXMEM|data_s2, mips, 1
instance = comp, \FD|sel_mux_beq\, FD|sel_mux_beq, mips, 1
instance = comp, \FD|FID|data_s1[0]~feeder\, FD|FID|data_s1[0]~feeder, mips, 1
instance = comp, \FD|FID|data_s1[0]\, FD|FID|data_s1[0], mips, 1
instance = comp, \FD|IDEX|data_s[0]~feeder\, FD|IDEX|data_s[0]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[0]\, FD|IDEX|data_s[0], mips, 1
instance = comp, \FD|EXMEM|data_s6[0]~feeder\, FD|EXMEM|data_s6[0]~feeder, mips, 1
instance = comp, \FD|EXMEM|data_s6[0]\, FD|EXMEM|data_s6[0], mips, 1
instance = comp, \FD|mux_jump|saida[0]~0\, FD|mux_jump|saida[0]~0, mips, 1
instance = comp, \FD|PC|data_s[0]\, FD|PC|data_s[0], mips, 1
instance = comp, \FD|Somador|saida[8]~12\, FD|Somador|saida[8]~12, mips, 1
instance = comp, \FD|FID|data_s1[8]\, FD|FID|data_s1[8], mips, 1
instance = comp, \FD|IDEX|data_s[8]~feeder\, FD|IDEX|data_s[8]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[8]\, FD|IDEX|data_s[8], mips, 1
instance = comp, \FD|EXMEM|data_s6[8]~42\, FD|EXMEM|data_s6[8]~42, mips, 1
instance = comp, \FD|EXMEM|data_s6[8]\, FD|EXMEM|data_s6[8], mips, 1
instance = comp, \FD|PC|data_s[8]~6\, FD|PC|data_s[8]~6, mips, 1
instance = comp, \FD|PC|data_s[8]\, FD|PC|data_s[8], mips, 1
instance = comp, \FD|Somador|saida[9]~14\, FD|Somador|saida[9]~14, mips, 1
instance = comp, \FD|FID|data_s1[9]\, FD|FID|data_s1[9], mips, 1
instance = comp, \FD|IDEX|data_s[9]~feeder\, FD|IDEX|data_s[9]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[9]\, FD|IDEX|data_s[9], mips, 1
instance = comp, \FD|EXMEM|data_s6[9]~44\, FD|EXMEM|data_s6[9]~44, mips, 1
instance = comp, \FD|EXMEM|data_s6[9]\, FD|EXMEM|data_s6[9], mips, 1
instance = comp, \FD|PC|data_s[9]~7\, FD|PC|data_s[9]~7, mips, 1
instance = comp, \FD|PC|data_s[9]\, FD|PC|data_s[9], mips, 1
instance = comp, \FD|Somador|saida[10]~16\, FD|Somador|saida[10]~16, mips, 1
instance = comp, \FD|FID|data_s1[10]\, FD|FID|data_s1[10], mips, 1
instance = comp, \FD|IDEX|data_s[10]~feeder\, FD|IDEX|data_s[10]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[10]\, FD|IDEX|data_s[10], mips, 1
instance = comp, \FD|EXMEM|data_s6[10]~46\, FD|EXMEM|data_s6[10]~46, mips, 1
instance = comp, \FD|EXMEM|data_s6[10]\, FD|EXMEM|data_s6[10], mips, 1
instance = comp, \FD|PC|data_s[10]~8\, FD|PC|data_s[10]~8, mips, 1
instance = comp, \FD|PC|data_s[10]\, FD|PC|data_s[10], mips, 1
instance = comp, \FD|Somador|saida[11]~18\, FD|Somador|saida[11]~18, mips, 1
instance = comp, \FD|FID|data_s1[11]\, FD|FID|data_s1[11], mips, 1
instance = comp, \FD|IDEX|data_s[11]~feeder\, FD|IDEX|data_s[11]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[11]\, FD|IDEX|data_s[11], mips, 1
instance = comp, \FD|EXMEM|data_s6[11]~48\, FD|EXMEM|data_s6[11]~48, mips, 1
instance = comp, \FD|EXMEM|data_s6[11]\, FD|EXMEM|data_s6[11], mips, 1
instance = comp, \FD|PC|data_s[11]~9\, FD|PC|data_s[11]~9, mips, 1
instance = comp, \FD|PC|data_s[11]\, FD|PC|data_s[11], mips, 1
instance = comp, \FD|Somador|saida[12]~20\, FD|Somador|saida[12]~20, mips, 1
instance = comp, \FD|FID|data_s1[12]\, FD|FID|data_s1[12], mips, 1
instance = comp, \FD|IDEX|data_s[12]~feeder\, FD|IDEX|data_s[12]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[12]\, FD|IDEX|data_s[12], mips, 1
instance = comp, \FD|EXMEM|data_s6[12]~50\, FD|EXMEM|data_s6[12]~50, mips, 1
instance = comp, \FD|EXMEM|data_s6[12]\, FD|EXMEM|data_s6[12], mips, 1
instance = comp, \FD|PC|data_s[12]~10\, FD|PC|data_s[12]~10, mips, 1
instance = comp, \FD|PC|data_s[12]\, FD|PC|data_s[12], mips, 1
instance = comp, \FD|Somador|saida[13]~22\, FD|Somador|saida[13]~22, mips, 1
instance = comp, \FD|FID|data_s1[13]\, FD|FID|data_s1[13], mips, 1
instance = comp, \FD|IDEX|data_s[13]~feeder\, FD|IDEX|data_s[13]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[13]\, FD|IDEX|data_s[13], mips, 1
instance = comp, \FD|EXMEM|data_s6[13]~52\, FD|EXMEM|data_s6[13]~52, mips, 1
instance = comp, \FD|EXMEM|data_s6[13]\, FD|EXMEM|data_s6[13], mips, 1
instance = comp, \FD|PC|data_s[13]~11\, FD|PC|data_s[13]~11, mips, 1
instance = comp, \FD|PC|data_s[13]\, FD|PC|data_s[13], mips, 1
instance = comp, \FD|Somador|saida[14]~24\, FD|Somador|saida[14]~24, mips, 1
instance = comp, \FD|FID|data_s1[14]\, FD|FID|data_s1[14], mips, 1
instance = comp, \FD|IDEX|data_s[14]~feeder\, FD|IDEX|data_s[14]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[14]\, FD|IDEX|data_s[14], mips, 1
instance = comp, \FD|EXMEM|data_s6[14]~54\, FD|EXMEM|data_s6[14]~54, mips, 1
instance = comp, \FD|EXMEM|data_s6[14]\, FD|EXMEM|data_s6[14], mips, 1
instance = comp, \FD|PC|data_s[14]~12\, FD|PC|data_s[14]~12, mips, 1
instance = comp, \FD|PC|data_s[14]\, FD|PC|data_s[14], mips, 1
instance = comp, \FD|Somador|saida[15]~26\, FD|Somador|saida[15]~26, mips, 1
instance = comp, \FD|FID|data_s1[15]\, FD|FID|data_s1[15], mips, 1
instance = comp, \FD|IDEX|data_s[15]~feeder\, FD|IDEX|data_s[15]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[15]\, FD|IDEX|data_s[15], mips, 1
instance = comp, \FD|EXMEM|data_s6[15]~56\, FD|EXMEM|data_s6[15]~56, mips, 1
instance = comp, \FD|EXMEM|data_s6[15]\, FD|EXMEM|data_s6[15], mips, 1
instance = comp, \FD|PC|data_s[15]~13\, FD|PC|data_s[15]~13, mips, 1
instance = comp, \FD|PC|data_s[15]\, FD|PC|data_s[15], mips, 1
instance = comp, \FD|Somador|saida[16]~28\, FD|Somador|saida[16]~28, mips, 1
instance = comp, \FD|FID|data_s1[16]\, FD|FID|data_s1[16], mips, 1
instance = comp, \FD|IDEX|data_s[16]~feeder\, FD|IDEX|data_s[16]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[16]\, FD|IDEX|data_s[16], mips, 1
instance = comp, \FD|EXMEM|data_s6[16]~58\, FD|EXMEM|data_s6[16]~58, mips, 1
instance = comp, \FD|EXMEM|data_s6[16]\, FD|EXMEM|data_s6[16], mips, 1
instance = comp, \FD|PC|data_s[16]~14\, FD|PC|data_s[16]~14, mips, 1
instance = comp, \FD|PC|data_s[16]\, FD|PC|data_s[16], mips, 1
instance = comp, \FD|Somador|saida[17]~30\, FD|Somador|saida[17]~30, mips, 1
instance = comp, \FD|FID|data_s1[17]\, FD|FID|data_s1[17], mips, 1
instance = comp, \FD|IDEX|data_s[17]~feeder\, FD|IDEX|data_s[17]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[17]\, FD|IDEX|data_s[17], mips, 1
instance = comp, \FD|EXMEM|data_s6[17]~60\, FD|EXMEM|data_s6[17]~60, mips, 1
instance = comp, \FD|EXMEM|data_s6[17]\, FD|EXMEM|data_s6[17], mips, 1
instance = comp, \FD|PC|data_s[17]~15\, FD|PC|data_s[17]~15, mips, 1
instance = comp, \FD|PC|data_s[17]\, FD|PC|data_s[17], mips, 1
instance = comp, \FD|Somador|saida[18]~32\, FD|Somador|saida[18]~32, mips, 1
instance = comp, \FD|FID|data_s1[18]\, FD|FID|data_s1[18], mips, 1
instance = comp, \FD|IDEX|data_s[18]~feeder\, FD|IDEX|data_s[18]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[18]\, FD|IDEX|data_s[18], mips, 1
instance = comp, \FD|EXMEM|data_s6[18]~62\, FD|EXMEM|data_s6[18]~62, mips, 1
instance = comp, \FD|EXMEM|data_s6[18]\, FD|EXMEM|data_s6[18], mips, 1
instance = comp, \FD|PC|data_s[18]~16\, FD|PC|data_s[18]~16, mips, 1
instance = comp, \FD|PC|data_s[18]\, FD|PC|data_s[18], mips, 1
instance = comp, \FD|Somador|saida[19]~34\, FD|Somador|saida[19]~34, mips, 1
instance = comp, \FD|FID|data_s1[19]\, FD|FID|data_s1[19], mips, 1
instance = comp, \FD|IDEX|data_s[19]~feeder\, FD|IDEX|data_s[19]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[19]\, FD|IDEX|data_s[19], mips, 1
instance = comp, \FD|EXMEM|data_s6[19]~64\, FD|EXMEM|data_s6[19]~64, mips, 1
instance = comp, \FD|EXMEM|data_s6[19]\, FD|EXMEM|data_s6[19], mips, 1
instance = comp, \FD|PC|data_s[19]~17\, FD|PC|data_s[19]~17, mips, 1
instance = comp, \FD|PC|data_s[19]\, FD|PC|data_s[19], mips, 1
instance = comp, \FD|Somador|saida[20]~36\, FD|Somador|saida[20]~36, mips, 1
instance = comp, \FD|FID|data_s1[20]\, FD|FID|data_s1[20], mips, 1
instance = comp, \FD|IDEX|data_s[20]~feeder\, FD|IDEX|data_s[20]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[20]\, FD|IDEX|data_s[20], mips, 1
instance = comp, \FD|EXMEM|data_s6[20]~66\, FD|EXMEM|data_s6[20]~66, mips, 1
instance = comp, \FD|EXMEM|data_s6[20]\, FD|EXMEM|data_s6[20], mips, 1
instance = comp, \FD|mux_jump|saida[20]~1\, FD|mux_jump|saida[20]~1, mips, 1
instance = comp, \FD|PC|data_s[20]\, FD|PC|data_s[20], mips, 1
instance = comp, \FD|Somador|saida[21]~38\, FD|Somador|saida[21]~38, mips, 1
instance = comp, \FD|FID|data_s1[21]\, FD|FID|data_s1[21], mips, 1
instance = comp, \FD|IDEX|data_s[21]~feeder\, FD|IDEX|data_s[21]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[21]\, FD|IDEX|data_s[21], mips, 1
instance = comp, \FD|EXMEM|data_s6[21]~68\, FD|EXMEM|data_s6[21]~68, mips, 1
instance = comp, \FD|EXMEM|data_s6[21]\, FD|EXMEM|data_s6[21], mips, 1
instance = comp, \FD|PC|data_s[21]~18\, FD|PC|data_s[21]~18, mips, 1
instance = comp, \FD|PC|data_s[21]\, FD|PC|data_s[21], mips, 1
instance = comp, \FD|Somador|saida[22]~40\, FD|Somador|saida[22]~40, mips, 1
instance = comp, \FD|FID|data_s1[22]\, FD|FID|data_s1[22], mips, 1
instance = comp, \FD|IDEX|data_s[22]~feeder\, FD|IDEX|data_s[22]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[22]\, FD|IDEX|data_s[22], mips, 1
instance = comp, \FD|EXMEM|data_s6[22]~70\, FD|EXMEM|data_s6[22]~70, mips, 1
instance = comp, \FD|EXMEM|data_s6[22]\, FD|EXMEM|data_s6[22], mips, 1
instance = comp, \FD|mux_jump|saida[22]~2\, FD|mux_jump|saida[22]~2, mips, 1
instance = comp, \FD|PC|data_s[22]\, FD|PC|data_s[22], mips, 1
instance = comp, \FD|Somador|saida[23]~42\, FD|Somador|saida[23]~42, mips, 1
instance = comp, \FD|FID|data_s1[23]\, FD|FID|data_s1[23], mips, 1
instance = comp, \FD|IDEX|data_s[23]~feeder\, FD|IDEX|data_s[23]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[23]\, FD|IDEX|data_s[23], mips, 1
instance = comp, \FD|EXMEM|data_s6[23]~72\, FD|EXMEM|data_s6[23]~72, mips, 1
instance = comp, \FD|EXMEM|data_s6[23]\, FD|EXMEM|data_s6[23], mips, 1
instance = comp, \FD|PC|data_s[23]~19\, FD|PC|data_s[23]~19, mips, 1
instance = comp, \FD|PC|data_s[23]\, FD|PC|data_s[23], mips, 1
instance = comp, \FD|Somador|saida[24]~44\, FD|Somador|saida[24]~44, mips, 1
instance = comp, \FD|FID|data_s1[24]\, FD|FID|data_s1[24], mips, 1
instance = comp, \FD|IDEX|data_s[24]~feeder\, FD|IDEX|data_s[24]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[24]\, FD|IDEX|data_s[24], mips, 1
instance = comp, \FD|EXMEM|data_s6[24]~74\, FD|EXMEM|data_s6[24]~74, mips, 1
instance = comp, \FD|EXMEM|data_s6[24]\, FD|EXMEM|data_s6[24], mips, 1
instance = comp, \FD|mux_jump|saida[24]~3\, FD|mux_jump|saida[24]~3, mips, 1
instance = comp, \FD|PC|data_s[24]\, FD|PC|data_s[24], mips, 1
instance = comp, \FD|Somador|saida[25]~46\, FD|Somador|saida[25]~46, mips, 1
instance = comp, \FD|FID|data_s1[25]\, FD|FID|data_s1[25], mips, 1
instance = comp, \FD|IDEX|data_s[25]~feeder\, FD|IDEX|data_s[25]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[25]\, FD|IDEX|data_s[25], mips, 1
instance = comp, \FD|EXMEM|data_s6[25]~76\, FD|EXMEM|data_s6[25]~76, mips, 1
instance = comp, \FD|EXMEM|data_s6[25]\, FD|EXMEM|data_s6[25], mips, 1
instance = comp, \FD|mux_jump|saida[25]~4\, FD|mux_jump|saida[25]~4, mips, 1
instance = comp, \FD|PC|data_s[25]\, FD|PC|data_s[25], mips, 1
instance = comp, \FD|Somador|saida[26]~48\, FD|Somador|saida[26]~48, mips, 1
instance = comp, \FD|FID|data_s1[26]\, FD|FID|data_s1[26], mips, 1
instance = comp, \FD|IDEX|data_s[26]~feeder\, FD|IDEX|data_s[26]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[26]\, FD|IDEX|data_s[26], mips, 1
instance = comp, \FD|EXMEM|data_s6[26]~78\, FD|EXMEM|data_s6[26]~78, mips, 1
instance = comp, \FD|EXMEM|data_s6[26]\, FD|EXMEM|data_s6[26], mips, 1
instance = comp, \FD|PC|data_s[26]~20\, FD|PC|data_s[26]~20, mips, 1
instance = comp, \FD|PC|data_s[26]\, FD|PC|data_s[26], mips, 1
instance = comp, \FD|Somador|saida[27]~50\, FD|Somador|saida[27]~50, mips, 1
instance = comp, \FD|FID|data_s1[27]\, FD|FID|data_s1[27], mips, 1
instance = comp, \FD|IDEX|data_s[27]~feeder\, FD|IDEX|data_s[27]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[27]\, FD|IDEX|data_s[27], mips, 1
instance = comp, \FD|EXMEM|data_s6[27]~80\, FD|EXMEM|data_s6[27]~80, mips, 1
instance = comp, \FD|EXMEM|data_s6[27]\, FD|EXMEM|data_s6[27], mips, 1
instance = comp, \FD|mux_jump|saida[27]~5\, FD|mux_jump|saida[27]~5, mips, 1
instance = comp, \FD|PC|data_s[27]\, FD|PC|data_s[27], mips, 1
instance = comp, \FD|Somador|saida[28]~52\, FD|Somador|saida[28]~52, mips, 1
instance = comp, \FD|FID|data_s1[28]\, FD|FID|data_s1[28], mips, 1
instance = comp, \FD|IDEX|data_s[28]~feeder\, FD|IDEX|data_s[28]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[28]\, FD|IDEX|data_s[28], mips, 1
instance = comp, \FD|EXMEM|data_s6[28]~82\, FD|EXMEM|data_s6[28]~82, mips, 1
instance = comp, \FD|EXMEM|data_s6[28]\, FD|EXMEM|data_s6[28], mips, 1
instance = comp, \FD|PC|data_s[28]~21\, FD|PC|data_s[28]~21, mips, 1
instance = comp, \FD|PC|data_s[28]\, FD|PC|data_s[28], mips, 1
instance = comp, \FD|Somador|saida[29]~54\, FD|Somador|saida[29]~54, mips, 1
instance = comp, \FD|FID|data_s1[29]\, FD|FID|data_s1[29], mips, 1
instance = comp, \FD|IDEX|data_s[29]~feeder\, FD|IDEX|data_s[29]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[29]\, FD|IDEX|data_s[29], mips, 1
instance = comp, \FD|EXMEM|data_s6[29]~84\, FD|EXMEM|data_s6[29]~84, mips, 1
instance = comp, \FD|EXMEM|data_s6[29]\, FD|EXMEM|data_s6[29], mips, 1
instance = comp, \FD|PC|data_s[29]~22\, FD|PC|data_s[29]~22, mips, 1
instance = comp, \FD|PC|data_s[29]\, FD|PC|data_s[29], mips, 1
instance = comp, \FD|Somador|saida[30]~56\, FD|Somador|saida[30]~56, mips, 1
instance = comp, \FD|FID|data_s1[30]\, FD|FID|data_s1[30], mips, 1
instance = comp, \FD|IDEX|data_s[30]~feeder\, FD|IDEX|data_s[30]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[30]\, FD|IDEX|data_s[30], mips, 1
instance = comp, \FD|EXMEM|data_s6[30]~86\, FD|EXMEM|data_s6[30]~86, mips, 1
instance = comp, \FD|EXMEM|data_s6[30]\, FD|EXMEM|data_s6[30], mips, 1
instance = comp, \FD|PC|data_s[30]~23\, FD|PC|data_s[30]~23, mips, 1
instance = comp, \FD|PC|data_s[30]\, FD|PC|data_s[30], mips, 1
instance = comp, \FD|Somador|saida[31]~58\, FD|Somador|saida[31]~58, mips, 1
instance = comp, \FD|FID|data_s1[31]\, FD|FID|data_s1[31], mips, 1
instance = comp, \FD|IDEX|data_s[31]~feeder\, FD|IDEX|data_s[31]~feeder, mips, 1
instance = comp, \FD|IDEX|data_s[31]\, FD|IDEX|data_s[31], mips, 1
instance = comp, \FD|EXMEM|data_s6[31]~88\, FD|EXMEM|data_s6[31]~88, mips, 1
instance = comp, \FD|EXMEM|data_s6[31]\, FD|EXMEM|data_s6[31], mips, 1
instance = comp, \FD|PC|data_s[31]~24\, FD|PC|data_s[31]~24, mips, 1
instance = comp, \FD|PC|data_s[31]\, FD|PC|data_s[31], mips, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, mips, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, mips, 1
