
Nap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800ae38  0800ae38  0001ae38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b440  0800b440  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b440  0800b440  0001b440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b448  0800b448  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b448  0800b448  0001b448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b44c  0800b44c  0001b44c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800b450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  200001f0  0800b640  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000594  0800b640  00020594  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017f9d  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f6d  00000000  00000000  000381bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001318  00000000  00000000  0003b130  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011d8  00000000  00000000  0003c448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018e6a  00000000  00000000  0003d620  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010183  00000000  00000000  0005648a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009450a  00000000  00000000  0006660d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fab17  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e38  00000000  00000000  000fab94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ae1c 	.word	0x0800ae1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	0800ae1c 	.word	0x0800ae1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <Menu_system_control>:
uint8_t Run_flag = 0;
uint8_t line = 1;
extern uint16_t Left, Right;
extern uint16_t Sensor_Threshold[6];
extern uint16_t Sensor_ADC_Value[6];
void Menu_system_control(uint8_t Menu_type, uint8_t line) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	71fb      	strb	r3, [r7, #7]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	71bb      	strb	r3, [r7, #6]
	switch (Menu_type) {
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b05      	cmp	r3, #5
 8000fac:	d826      	bhi.n	8000ffc <Menu_system_control+0x64>
 8000fae:	a201      	add	r2, pc, #4	; (adr r2, 8000fb4 <Menu_system_control+0x1c>)
 8000fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fb4:	08000fcd 	.word	0x08000fcd
 8000fb8:	08000fd3 	.word	0x08000fd3
 8000fbc:	08000fdd 	.word	0x08000fdd
 8000fc0:	08000fe3 	.word	0x08000fe3
 8000fc4:	08000fed 	.word	0x08000fed
 8000fc8:	08000ff7 	.word	0x08000ff7
	case 0:
		Running();
 8000fcc:	f000 fbb6 	bl	800173c <Running>
		break;
 8000fd0:	e014      	b.n	8000ffc <Menu_system_control+0x64>
	case 1:
		Mainmenu(line);
 8000fd2:	79bb      	ldrb	r3, [r7, #6]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 f815 	bl	8001004 <Mainmenu>
		break;
 8000fda:	e00f      	b.n	8000ffc <Menu_system_control+0x64>
	case 2:
		Color_Studying_process();
 8000fdc:	f000 fa9e 	bl	800151c <Color_Studying_process>
		break;
 8000fe0:	e00c      	b.n	8000ffc <Menu_system_control+0x64>
	case 3:
		PID_menu(line);
 8000fe2:	79bb      	ldrb	r3, [r7, #6]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 f8db 	bl	80011a0 <PID_menu>
		break;
 8000fea:	e007      	b.n	8000ffc <Menu_system_control+0x64>
	case 4:
		Speed_menu(line);
 8000fec:	79bb      	ldrb	r3, [r7, #6]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 fa0c 	bl	800140c <Speed_menu>
		break;
 8000ff4:	e002      	b.n	8000ffc <Menu_system_control+0x64>
	case 5:
		LineDetect_show();
 8000ff6:	f000 fadd 	bl	80015b4 <LineDetect_show>
		break;
 8000ffa:	bf00      	nop
	}
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}

08001004 <Mainmenu>:
void Mainmenu(uint8_t line) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	3b01      	subs	r3, #1
 8001012:	2b05      	cmp	r3, #5
 8001014:	f200 80a6 	bhi.w	8001164 <Mainmenu+0x160>
 8001018:	a201      	add	r2, pc, #4	; (adr r2, 8001020 <Mainmenu+0x1c>)
 800101a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101e:	bf00      	nop
 8001020:	08001039 	.word	0x08001039
 8001024:	0800106b 	.word	0x0800106b
 8001028:	0800109d 	.word	0x0800109d
 800102c:	080010cf 	.word	0x080010cf
 8001030:	08001101 	.word	0x08001101
 8001034:	08001133 	.word	0x08001133
	case 1:
		lcd_send_cmd(0x80 | 0x00);
 8001038:	2080      	movs	r0, #128	; 0x80
 800103a:	f000 fdeb 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Car Run            ");
 800103e:	484b      	ldr	r0, [pc, #300]	; (800116c <Mainmenu+0x168>)
 8001040:	f000 fe98 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 8001044:	20c0      	movs	r0, #192	; 0xc0
 8001046:	f000 fde5 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 800104a:	4849      	ldr	r0, [pc, #292]	; (8001170 <Mainmenu+0x16c>)
 800104c:	f000 fe92 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001050:	2094      	movs	r0, #148	; 0x94
 8001052:	f000 fddf 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 8001056:	4847      	ldr	r0, [pc, #284]	; (8001174 <Mainmenu+0x170>)
 8001058:	f000 fe8c 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800105c:	20d4      	movs	r0, #212	; 0xd4
 800105e:	f000 fdd9 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 8001062:	4845      	ldr	r0, [pc, #276]	; (8001178 <Mainmenu+0x174>)
 8001064:	f000 fe86 	bl	8001d74 <lcd_send_string>
		break;
 8001068:	e07c      	b.n	8001164 <Mainmenu+0x160>
	case 2:
		lcd_send_cmd(0x80 | 0x00);
 800106a:	2080      	movs	r0, #128	; 0x80
 800106c:	f000 fdd2 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 8001070:	4842      	ldr	r0, [pc, #264]	; (800117c <Mainmenu+0x178>)
 8001072:	f000 fe7f 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 8001076:	20c0      	movs	r0, #192	; 0xc0
 8001078:	f000 fdcc 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Color studying     ");
 800107c:	4840      	ldr	r0, [pc, #256]	; (8001180 <Mainmenu+0x17c>)
 800107e:	f000 fe79 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001082:	2094      	movs	r0, #148	; 0x94
 8001084:	f000 fdc6 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 8001088:	483a      	ldr	r0, [pc, #232]	; (8001174 <Mainmenu+0x170>)
 800108a:	f000 fe73 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800108e:	20d4      	movs	r0, #212	; 0xd4
 8001090:	f000 fdc0 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 8001094:	4838      	ldr	r0, [pc, #224]	; (8001178 <Mainmenu+0x174>)
 8001096:	f000 fe6d 	bl	8001d74 <lcd_send_string>
		break;
 800109a:	e063      	b.n	8001164 <Mainmenu+0x160>
	case 3:
		lcd_send_cmd(0x80 | 0x00);
 800109c:	2080      	movs	r0, #128	; 0x80
 800109e:	f000 fdb9 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 80010a2:	4836      	ldr	r0, [pc, #216]	; (800117c <Mainmenu+0x178>)
 80010a4:	f000 fe66 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 80010a8:	20c0      	movs	r0, #192	; 0xc0
 80010aa:	f000 fdb3 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 80010ae:	4830      	ldr	r0, [pc, #192]	; (8001170 <Mainmenu+0x16c>)
 80010b0:	f000 fe60 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80010b4:	2094      	movs	r0, #148	; 0x94
 80010b6:	f000 fdad 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">PID value modify   ");
 80010ba:	4832      	ldr	r0, [pc, #200]	; (8001184 <Mainmenu+0x180>)
 80010bc:	f000 fe5a 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80010c0:	20d4      	movs	r0, #212	; 0xd4
 80010c2:	f000 fda7 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Max speed config   ");
 80010c6:	482c      	ldr	r0, [pc, #176]	; (8001178 <Mainmenu+0x174>)
 80010c8:	f000 fe54 	bl	8001d74 <lcd_send_string>
		break;
 80010cc:	e04a      	b.n	8001164 <Mainmenu+0x160>
	case 4:
		lcd_send_cmd(0x80 | 0x00);
 80010ce:	2080      	movs	r0, #128	; 0x80
 80010d0:	f000 fda0 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Car Run            ");
 80010d4:	4829      	ldr	r0, [pc, #164]	; (800117c <Mainmenu+0x178>)
 80010d6:	f000 fe4d 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 80010da:	20c0      	movs	r0, #192	; 0xc0
 80010dc:	f000 fd9a 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Color studying     ");
 80010e0:	4823      	ldr	r0, [pc, #140]	; (8001170 <Mainmenu+0x16c>)
 80010e2:	f000 fe47 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80010e6:	2094      	movs	r0, #148	; 0x94
 80010e8:	f000 fd94 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" PID value modify   ");
 80010ec:	4821      	ldr	r0, [pc, #132]	; (8001174 <Mainmenu+0x170>)
 80010ee:	f000 fe41 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80010f2:	20d4      	movs	r0, #212	; 0xd4
 80010f4:	f000 fd8e 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Max speed config   ");
 80010f8:	4823      	ldr	r0, [pc, #140]	; (8001188 <Mainmenu+0x184>)
 80010fa:	f000 fe3b 	bl	8001d74 <lcd_send_string>
		break;
 80010fe:	e031      	b.n	8001164 <Mainmenu+0x160>
	case 5:
		lcd_send_cmd(0x80 | 0x00);
 8001100:	2080      	movs	r0, #128	; 0x80
 8001102:	f000 fd87 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Line Detect show   ");
 8001106:	4821      	ldr	r0, [pc, #132]	; (800118c <Mainmenu+0x188>)
 8001108:	f000 fe34 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800110c:	20c0      	movs	r0, #192	; 0xc0
 800110e:	f000 fd81 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Save system value  ");
 8001112:	481f      	ldr	r0, [pc, #124]	; (8001190 <Mainmenu+0x18c>)
 8001114:	f000 fe2e 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 8001118:	2094      	movs	r0, #148	; 0x94
 800111a:	f000 fd7b 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("                    ");
 800111e:	481d      	ldr	r0, [pc, #116]	; (8001194 <Mainmenu+0x190>)
 8001120:	f000 fe28 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001124:	20d4      	movs	r0, #212	; 0xd4
 8001126:	f000 fd75 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("                    ");
 800112a:	481a      	ldr	r0, [pc, #104]	; (8001194 <Mainmenu+0x190>)
 800112c:	f000 fe22 	bl	8001d74 <lcd_send_string>
		break;
 8001130:	e018      	b.n	8001164 <Mainmenu+0x160>
	case 6:
		lcd_send_cmd(0x80 | 0x00);
 8001132:	2080      	movs	r0, #128	; 0x80
 8001134:	f000 fd6e 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Line Detect show   ");
 8001138:	4817      	ldr	r0, [pc, #92]	; (8001198 <Mainmenu+0x194>)
 800113a:	f000 fe1b 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800113e:	20c0      	movs	r0, #192	; 0xc0
 8001140:	f000 fd68 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Save system value  ");
 8001144:	4815      	ldr	r0, [pc, #84]	; (800119c <Mainmenu+0x198>)
 8001146:	f000 fe15 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 800114a:	2094      	movs	r0, #148	; 0x94
 800114c:	f000 fd62 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("                    ");
 8001150:	4810      	ldr	r0, [pc, #64]	; (8001194 <Mainmenu+0x190>)
 8001152:	f000 fe0f 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 8001156:	20d4      	movs	r0, #212	; 0xd4
 8001158:	f000 fd5c 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("                    ");
 800115c:	480d      	ldr	r0, [pc, #52]	; (8001194 <Mainmenu+0x190>)
 800115e:	f000 fe09 	bl	8001d74 <lcd_send_string>
		break;
 8001162:	bf00      	nop
	}
}
 8001164:	bf00      	nop
 8001166:	3708      	adds	r7, #8
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	0800ae38 	.word	0x0800ae38
 8001170:	0800ae50 	.word	0x0800ae50
 8001174:	0800ae68 	.word	0x0800ae68
 8001178:	0800ae80 	.word	0x0800ae80
 800117c:	0800ae98 	.word	0x0800ae98
 8001180:	0800aeb0 	.word	0x0800aeb0
 8001184:	0800aec8 	.word	0x0800aec8
 8001188:	0800aee0 	.word	0x0800aee0
 800118c:	0800aef8 	.word	0x0800aef8
 8001190:	0800af10 	.word	0x0800af10
 8001194:	0800af28 	.word	0x0800af28
 8001198:	0800af40 	.word	0x0800af40
 800119c:	0800af58 	.word	0x0800af58

080011a0 <PID_menu>:
void PID_menu(uint8_t line) {
 80011a0:	b590      	push	{r4, r7, lr}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]

	switch (line) {
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	3b01      	subs	r3, #1
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	f200 810c 	bhi.w	80013cc <PID_menu+0x22c>
 80011b4:	a201      	add	r2, pc, #4	; (adr r2, 80011bc <PID_menu+0x1c>)
 80011b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011ba:	bf00      	nop
 80011bc:	080011cd 	.word	0x080011cd
 80011c0:	0800124d 	.word	0x0800124d
 80011c4:	080012cd 	.word	0x080012cd
 80011c8:	0800134d 	.word	0x0800134d
	case 1:
		sprintf(kp_str, ">Kp = %1.2f", Kp);
 80011cc:	4b81      	ldr	r3, [pc, #516]	; (80013d4 <PID_menu+0x234>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff f9c1 	bl	8000558 <__aeabi_f2d>
 80011d6:	4603      	mov	r3, r0
 80011d8:	460c      	mov	r4, r1
 80011da:	461a      	mov	r2, r3
 80011dc:	4623      	mov	r3, r4
 80011de:	497e      	ldr	r1, [pc, #504]	; (80013d8 <PID_menu+0x238>)
 80011e0:	487e      	ldr	r0, [pc, #504]	; (80013dc <PID_menu+0x23c>)
 80011e2:	f006 ff55 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 80011e6:	2080      	movs	r0, #128	; 0x80
 80011e8:	f000 fd14 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kp_str);
 80011ec:	487b      	ldr	r0, [pc, #492]	; (80013dc <PID_menu+0x23c>)
 80011ee:	f000 fdc1 	bl	8001d74 <lcd_send_string>
		sprintf(ki_str, " Ki = %1.2f", Ki);
 80011f2:	4b7b      	ldr	r3, [pc, #492]	; (80013e0 <PID_menu+0x240>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff f9ae 	bl	8000558 <__aeabi_f2d>
 80011fc:	4603      	mov	r3, r0
 80011fe:	460c      	mov	r4, r1
 8001200:	461a      	mov	r2, r3
 8001202:	4623      	mov	r3, r4
 8001204:	4977      	ldr	r1, [pc, #476]	; (80013e4 <PID_menu+0x244>)
 8001206:	4878      	ldr	r0, [pc, #480]	; (80013e8 <PID_menu+0x248>)
 8001208:	f006 ff42 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800120c:	20c0      	movs	r0, #192	; 0xc0
 800120e:	f000 fd01 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001212:	4875      	ldr	r0, [pc, #468]	; (80013e8 <PID_menu+0x248>)
 8001214:	f000 fdae 	bl	8001d74 <lcd_send_string>
		sprintf(kd_str, " Kd = %1.2f", Kd);
 8001218:	4b74      	ldr	r3, [pc, #464]	; (80013ec <PID_menu+0x24c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff f99b 	bl	8000558 <__aeabi_f2d>
 8001222:	4603      	mov	r3, r0
 8001224:	460c      	mov	r4, r1
 8001226:	461a      	mov	r2, r3
 8001228:	4623      	mov	r3, r4
 800122a:	4971      	ldr	r1, [pc, #452]	; (80013f0 <PID_menu+0x250>)
 800122c:	4871      	ldr	r0, [pc, #452]	; (80013f4 <PID_menu+0x254>)
 800122e:	f006 ff2f 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 8001232:	2094      	movs	r0, #148	; 0x94
 8001234:	f000 fcee 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001238:	486e      	ldr	r0, [pc, #440]	; (80013f4 <PID_menu+0x254>)
 800123a:	f000 fd9b 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800123e:	20d4      	movs	r0, #212	; 0xd4
 8001240:	f000 fce8 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 8001244:	486c      	ldr	r0, [pc, #432]	; (80013f8 <PID_menu+0x258>)
 8001246:	f000 fd95 	bl	8001d74 <lcd_send_string>
		break;
 800124a:	e0bf      	b.n	80013cc <PID_menu+0x22c>
	case 2:
		sprintf(kp_str, " Kp = %1.2f", Kp);
 800124c:	4b61      	ldr	r3, [pc, #388]	; (80013d4 <PID_menu+0x234>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f981 	bl	8000558 <__aeabi_f2d>
 8001256:	4603      	mov	r3, r0
 8001258:	460c      	mov	r4, r1
 800125a:	461a      	mov	r2, r3
 800125c:	4623      	mov	r3, r4
 800125e:	4967      	ldr	r1, [pc, #412]	; (80013fc <PID_menu+0x25c>)
 8001260:	485e      	ldr	r0, [pc, #376]	; (80013dc <PID_menu+0x23c>)
 8001262:	f006 ff15 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001266:	2080      	movs	r0, #128	; 0x80
 8001268:	f000 fcd4 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kp_str);
 800126c:	485b      	ldr	r0, [pc, #364]	; (80013dc <PID_menu+0x23c>)
 800126e:	f000 fd81 	bl	8001d74 <lcd_send_string>
		sprintf(ki_str, ">Ki = %1.2f", Ki);
 8001272:	4b5b      	ldr	r3, [pc, #364]	; (80013e0 <PID_menu+0x240>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff f96e 	bl	8000558 <__aeabi_f2d>
 800127c:	4603      	mov	r3, r0
 800127e:	460c      	mov	r4, r1
 8001280:	461a      	mov	r2, r3
 8001282:	4623      	mov	r3, r4
 8001284:	495e      	ldr	r1, [pc, #376]	; (8001400 <PID_menu+0x260>)
 8001286:	4858      	ldr	r0, [pc, #352]	; (80013e8 <PID_menu+0x248>)
 8001288:	f006 ff02 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800128c:	20c0      	movs	r0, #192	; 0xc0
 800128e:	f000 fcc1 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001292:	4855      	ldr	r0, [pc, #340]	; (80013e8 <PID_menu+0x248>)
 8001294:	f000 fd6e 	bl	8001d74 <lcd_send_string>
		sprintf(kd_str, " Kd = %1.2f", Kd);
 8001298:	4b54      	ldr	r3, [pc, #336]	; (80013ec <PID_menu+0x24c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f95b 	bl	8000558 <__aeabi_f2d>
 80012a2:	4603      	mov	r3, r0
 80012a4:	460c      	mov	r4, r1
 80012a6:	461a      	mov	r2, r3
 80012a8:	4623      	mov	r3, r4
 80012aa:	4951      	ldr	r1, [pc, #324]	; (80013f0 <PID_menu+0x250>)
 80012ac:	4851      	ldr	r0, [pc, #324]	; (80013f4 <PID_menu+0x254>)
 80012ae:	f006 feef 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 80012b2:	2094      	movs	r0, #148	; 0x94
 80012b4:	f000 fcae 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kd_str);
 80012b8:	484e      	ldr	r0, [pc, #312]	; (80013f4 <PID_menu+0x254>)
 80012ba:	f000 fd5b 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80012be:	20d4      	movs	r0, #212	; 0xd4
 80012c0:	f000 fca8 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 80012c4:	484c      	ldr	r0, [pc, #304]	; (80013f8 <PID_menu+0x258>)
 80012c6:	f000 fd55 	bl	8001d74 <lcd_send_string>
		break;
 80012ca:	e07f      	b.n	80013cc <PID_menu+0x22c>
	case 3:
		sprintf(kp_str, " Kp = %1.2f", Kp);
 80012cc:	4b41      	ldr	r3, [pc, #260]	; (80013d4 <PID_menu+0x234>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f941 	bl	8000558 <__aeabi_f2d>
 80012d6:	4603      	mov	r3, r0
 80012d8:	460c      	mov	r4, r1
 80012da:	461a      	mov	r2, r3
 80012dc:	4623      	mov	r3, r4
 80012de:	4947      	ldr	r1, [pc, #284]	; (80013fc <PID_menu+0x25c>)
 80012e0:	483e      	ldr	r0, [pc, #248]	; (80013dc <PID_menu+0x23c>)
 80012e2:	f006 fed5 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 80012e6:	2080      	movs	r0, #128	; 0x80
 80012e8:	f000 fc94 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kp_str);
 80012ec:	483b      	ldr	r0, [pc, #236]	; (80013dc <PID_menu+0x23c>)
 80012ee:	f000 fd41 	bl	8001d74 <lcd_send_string>
		sprintf(ki_str, " Ki = %1.2f", Ki);
 80012f2:	4b3b      	ldr	r3, [pc, #236]	; (80013e0 <PID_menu+0x240>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f92e 	bl	8000558 <__aeabi_f2d>
 80012fc:	4603      	mov	r3, r0
 80012fe:	460c      	mov	r4, r1
 8001300:	461a      	mov	r2, r3
 8001302:	4623      	mov	r3, r4
 8001304:	4937      	ldr	r1, [pc, #220]	; (80013e4 <PID_menu+0x244>)
 8001306:	4838      	ldr	r0, [pc, #224]	; (80013e8 <PID_menu+0x248>)
 8001308:	f006 fec2 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800130c:	20c0      	movs	r0, #192	; 0xc0
 800130e:	f000 fc81 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001312:	4835      	ldr	r0, [pc, #212]	; (80013e8 <PID_menu+0x248>)
 8001314:	f000 fd2e 	bl	8001d74 <lcd_send_string>
		sprintf(kd_str, ">Kd = %1.2f", Kd);
 8001318:	4b34      	ldr	r3, [pc, #208]	; (80013ec <PID_menu+0x24c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f91b 	bl	8000558 <__aeabi_f2d>
 8001322:	4603      	mov	r3, r0
 8001324:	460c      	mov	r4, r1
 8001326:	461a      	mov	r2, r3
 8001328:	4623      	mov	r3, r4
 800132a:	4936      	ldr	r1, [pc, #216]	; (8001404 <PID_menu+0x264>)
 800132c:	4831      	ldr	r0, [pc, #196]	; (80013f4 <PID_menu+0x254>)
 800132e:	f006 feaf 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 8001332:	2094      	movs	r0, #148	; 0x94
 8001334:	f000 fc6e 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kd_str);
 8001338:	482e      	ldr	r0, [pc, #184]	; (80013f4 <PID_menu+0x254>)
 800133a:	f000 fd1b 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 800133e:	20d4      	movs	r0, #212	; 0xd4
 8001340:	f000 fc68 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 8001344:	482c      	ldr	r0, [pc, #176]	; (80013f8 <PID_menu+0x258>)
 8001346:	f000 fd15 	bl	8001d74 <lcd_send_string>
		break;
 800134a:	e03f      	b.n	80013cc <PID_menu+0x22c>
	case 4:
		sprintf(kp_str, " Kp = %1.2f", Kp);
 800134c:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <PID_menu+0x234>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f901 	bl	8000558 <__aeabi_f2d>
 8001356:	4603      	mov	r3, r0
 8001358:	460c      	mov	r4, r1
 800135a:	461a      	mov	r2, r3
 800135c:	4623      	mov	r3, r4
 800135e:	4927      	ldr	r1, [pc, #156]	; (80013fc <PID_menu+0x25c>)
 8001360:	481e      	ldr	r0, [pc, #120]	; (80013dc <PID_menu+0x23c>)
 8001362:	f006 fe95 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001366:	2080      	movs	r0, #128	; 0x80
 8001368:	f000 fc54 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kp_str);
 800136c:	481b      	ldr	r0, [pc, #108]	; (80013dc <PID_menu+0x23c>)
 800136e:	f000 fd01 	bl	8001d74 <lcd_send_string>
		sprintf(ki_str, " Ki = %1.2f", Ki);
 8001372:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <PID_menu+0x240>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff f8ee 	bl	8000558 <__aeabi_f2d>
 800137c:	4603      	mov	r3, r0
 800137e:	460c      	mov	r4, r1
 8001380:	461a      	mov	r2, r3
 8001382:	4623      	mov	r3, r4
 8001384:	4917      	ldr	r1, [pc, #92]	; (80013e4 <PID_menu+0x244>)
 8001386:	4818      	ldr	r0, [pc, #96]	; (80013e8 <PID_menu+0x248>)
 8001388:	f006 fe82 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800138c:	20c0      	movs	r0, #192	; 0xc0
 800138e:	f000 fc41 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(ki_str);
 8001392:	4815      	ldr	r0, [pc, #84]	; (80013e8 <PID_menu+0x248>)
 8001394:	f000 fcee 	bl	8001d74 <lcd_send_string>
		sprintf(kd_str, " Kd = %1.2f", Kd);
 8001398:	4b14      	ldr	r3, [pc, #80]	; (80013ec <PID_menu+0x24c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff f8db 	bl	8000558 <__aeabi_f2d>
 80013a2:	4603      	mov	r3, r0
 80013a4:	460c      	mov	r4, r1
 80013a6:	461a      	mov	r2, r3
 80013a8:	4623      	mov	r3, r4
 80013aa:	4911      	ldr	r1, [pc, #68]	; (80013f0 <PID_menu+0x250>)
 80013ac:	4811      	ldr	r0, [pc, #68]	; (80013f4 <PID_menu+0x254>)
 80013ae:	f006 fe6f 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x14);
 80013b2:	2094      	movs	r0, #148	; 0x94
 80013b4:	f000 fc2e 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(kd_str);
 80013b8:	480e      	ldr	r0, [pc, #56]	; (80013f4 <PID_menu+0x254>)
 80013ba:	f000 fcdb 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x54);
 80013be:	20d4      	movs	r0, #212	; 0xd4
 80013c0:	f000 fc28 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Return to main menu");
 80013c4:	4810      	ldr	r0, [pc, #64]	; (8001408 <PID_menu+0x268>)
 80013c6:	f000 fcd5 	bl	8001d74 <lcd_send_string>
		break;
 80013ca:	bf00      	nop
	}
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd90      	pop	{r4, r7, pc}
 80013d4:	2000022c 	.word	0x2000022c
 80013d8:	0800af70 	.word	0x0800af70
 80013dc:	200002b8 	.word	0x200002b8
 80013e0:	20000230 	.word	0x20000230
 80013e4:	0800af7c 	.word	0x0800af7c
 80013e8:	2000026c 	.word	0x2000026c
 80013ec:	20000234 	.word	0x20000234
 80013f0:	0800af88 	.word	0x0800af88
 80013f4:	20000298 	.word	0x20000298
 80013f8:	0800af94 	.word	0x0800af94
 80013fc:	0800afac 	.word	0x0800afac
 8001400:	0800afb8 	.word	0x0800afb8
 8001404:	0800afc4 	.word	0x0800afc4
 8001408:	0800afd0 	.word	0x0800afd0

0800140c <Speed_menu>:
void Speed_menu(uint8_t line) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b02      	cmp	r3, #2
 800141a:	d025      	beq.n	8001468 <Speed_menu+0x5c>
 800141c:	2b03      	cmp	r3, #3
 800141e:	d044      	beq.n	80014aa <Speed_menu+0x9e>
 8001420:	2b01      	cmp	r3, #1
 8001422:	d000      	beq.n	8001426 <Speed_menu+0x1a>
		lcd_send_string(Right_str);
		lcd_send_cmd(0x80 | 0x14);
		lcd_send_string(">Return to main menu");
		break;
	}
}
 8001424:	e062      	b.n	80014ec <Speed_menu+0xe0>
		sprintf(Left_str, ">Left Engine = %u", Left);
 8001426:	4b33      	ldr	r3, [pc, #204]	; (80014f4 <Speed_menu+0xe8>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	4932      	ldr	r1, [pc, #200]	; (80014f8 <Speed_menu+0xec>)
 800142e:	4833      	ldr	r0, [pc, #204]	; (80014fc <Speed_menu+0xf0>)
 8001430:	f006 fe2e 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001434:	2080      	movs	r0, #128	; 0x80
 8001436:	f000 fbed 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Left_str);
 800143a:	4830      	ldr	r0, [pc, #192]	; (80014fc <Speed_menu+0xf0>)
 800143c:	f000 fc9a 	bl	8001d74 <lcd_send_string>
		sprintf(Right_str, " Right Engine = %u", Right);
 8001440:	4b2f      	ldr	r3, [pc, #188]	; (8001500 <Speed_menu+0xf4>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	461a      	mov	r2, r3
 8001446:	492f      	ldr	r1, [pc, #188]	; (8001504 <Speed_menu+0xf8>)
 8001448:	482f      	ldr	r0, [pc, #188]	; (8001508 <Speed_menu+0xfc>)
 800144a:	f006 fe21 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 800144e:	20c0      	movs	r0, #192	; 0xc0
 8001450:	f000 fbe0 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Right_str);
 8001454:	482c      	ldr	r0, [pc, #176]	; (8001508 <Speed_menu+0xfc>)
 8001456:	f000 fc8d 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 800145a:	2094      	movs	r0, #148	; 0x94
 800145c:	f000 fbda 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 8001460:	482a      	ldr	r0, [pc, #168]	; (800150c <Speed_menu+0x100>)
 8001462:	f000 fc87 	bl	8001d74 <lcd_send_string>
		break;
 8001466:	e041      	b.n	80014ec <Speed_menu+0xe0>
		sprintf(Left_str, " Left Engine = %u", Left);
 8001468:	4b22      	ldr	r3, [pc, #136]	; (80014f4 <Speed_menu+0xe8>)
 800146a:	881b      	ldrh	r3, [r3, #0]
 800146c:	461a      	mov	r2, r3
 800146e:	4928      	ldr	r1, [pc, #160]	; (8001510 <Speed_menu+0x104>)
 8001470:	4822      	ldr	r0, [pc, #136]	; (80014fc <Speed_menu+0xf0>)
 8001472:	f006 fe0d 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 8001476:	2080      	movs	r0, #128	; 0x80
 8001478:	f000 fbcc 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Left_str);
 800147c:	481f      	ldr	r0, [pc, #124]	; (80014fc <Speed_menu+0xf0>)
 800147e:	f000 fc79 	bl	8001d74 <lcd_send_string>
		sprintf(Right_str, ">Right Engine = %u", Right);
 8001482:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <Speed_menu+0xf4>)
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	4922      	ldr	r1, [pc, #136]	; (8001514 <Speed_menu+0x108>)
 800148a:	481f      	ldr	r0, [pc, #124]	; (8001508 <Speed_menu+0xfc>)
 800148c:	f006 fe00 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 8001490:	20c0      	movs	r0, #192	; 0xc0
 8001492:	f000 fbbf 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Right_str);
 8001496:	481c      	ldr	r0, [pc, #112]	; (8001508 <Speed_menu+0xfc>)
 8001498:	f000 fc6c 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 800149c:	2094      	movs	r0, #148	; 0x94
 800149e:	f000 fbb9 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(" Return to main menu");
 80014a2:	481a      	ldr	r0, [pc, #104]	; (800150c <Speed_menu+0x100>)
 80014a4:	f000 fc66 	bl	8001d74 <lcd_send_string>
		break;
 80014a8:	e020      	b.n	80014ec <Speed_menu+0xe0>
		sprintf(Left_str, " Left Engine = %u", Left);
 80014aa:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <Speed_menu+0xe8>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	4917      	ldr	r1, [pc, #92]	; (8001510 <Speed_menu+0x104>)
 80014b2:	4812      	ldr	r0, [pc, #72]	; (80014fc <Speed_menu+0xf0>)
 80014b4:	f006 fdec 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x00);
 80014b8:	2080      	movs	r0, #128	; 0x80
 80014ba:	f000 fbab 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Left_str);
 80014be:	480f      	ldr	r0, [pc, #60]	; (80014fc <Speed_menu+0xf0>)
 80014c0:	f000 fc58 	bl	8001d74 <lcd_send_string>
		sprintf(Right_str, " Right Engine = %u", Right);
 80014c4:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <Speed_menu+0xf4>)
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	461a      	mov	r2, r3
 80014ca:	490e      	ldr	r1, [pc, #56]	; (8001504 <Speed_menu+0xf8>)
 80014cc:	480e      	ldr	r0, [pc, #56]	; (8001508 <Speed_menu+0xfc>)
 80014ce:	f006 fddf 	bl	8008090 <siprintf>
		lcd_send_cmd(0x80 | 0x40);
 80014d2:	20c0      	movs	r0, #192	; 0xc0
 80014d4:	f000 fb9e 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(Right_str);
 80014d8:	480b      	ldr	r0, [pc, #44]	; (8001508 <Speed_menu+0xfc>)
 80014da:	f000 fc4b 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x14);
 80014de:	2094      	movs	r0, #148	; 0x94
 80014e0:	f000 fb98 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string(">Return to main menu");
 80014e4:	480c      	ldr	r0, [pc, #48]	; (8001518 <Speed_menu+0x10c>)
 80014e6:	f000 fc45 	bl	8001d74 <lcd_send_string>
		break;
 80014ea:	bf00      	nop
}
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	20000226 	.word	0x20000226
 80014f8:	0800afe8 	.word	0x0800afe8
 80014fc:	20000258 	.word	0x20000258
 8001500:	20000228 	.word	0x20000228
 8001504:	0800affc 	.word	0x0800affc
 8001508:	20000244 	.word	0x20000244
 800150c:	0800af94 	.word	0x0800af94
 8001510:	0800b010 	.word	0x0800b010
 8001514:	0800b024 	.word	0x0800b024
 8001518:	0800afd0 	.word	0x0800afd0

0800151c <Color_Studying_process>:
void Color_Studying_process(void) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; i++) {
 8001522:	2300      	movs	r3, #0
 8001524:	607b      	str	r3, [r7, #4]
 8001526:	e022      	b.n	800156e <Color_Studying_process+0x52>
		lcd_send_cmd(0x80 | 0x00);
 8001528:	2080      	movs	r0, #128	; 0x80
 800152a:	f000 fb73 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("Processing .       ");
 800152e:	481c      	ldr	r0, [pc, #112]	; (80015a0 <Color_Studying_process+0x84>)
 8001530:	f000 fc20 	bl	8001d74 <lcd_send_string>
		HAL_Delay(500);
 8001534:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001538:	f001 fea8 	bl	800328c <HAL_Delay>
		lcd_send_cmd(0x80 | 0x00);
 800153c:	2080      	movs	r0, #128	; 0x80
 800153e:	f000 fb69 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("Processing . .     ");
 8001542:	4818      	ldr	r0, [pc, #96]	; (80015a4 <Color_Studying_process+0x88>)
 8001544:	f000 fc16 	bl	8001d74 <lcd_send_string>
		HAL_Delay(500);
 8001548:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800154c:	f001 fe9e 	bl	800328c <HAL_Delay>
		lcd_send_cmd(0x80 | 0x00);
 8001550:	2080      	movs	r0, #128	; 0x80
 8001552:	f000 fb5f 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("Processing . . .   ");
 8001556:	4814      	ldr	r0, [pc, #80]	; (80015a8 <Color_Studying_process+0x8c>)
 8001558:	f000 fc0c 	bl	8001d74 <lcd_send_string>
		HAL_Delay(500);
 800155c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001560:	f001 fe94 	bl	800328c <HAL_Delay>
		lcd_clear();
 8001564:	f000 fbb6 	bl	8001cd4 <lcd_clear>
	for (int i = 0; i < 5; i++) {
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3301      	adds	r3, #1
 800156c:	607b      	str	r3, [r7, #4]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2b04      	cmp	r3, #4
 8001572:	ddd9      	ble.n	8001528 <Color_Studying_process+0xc>
	}
	HAL_Delay(100);
 8001574:	2064      	movs	r0, #100	; 0x64
 8001576:	f001 fe89 	bl	800328c <HAL_Delay>
	lcd_send_cmd(0x80 | 0x00);
 800157a:	2080      	movs	r0, #128	; 0x80
 800157c:	f000 fb4a 	bl	8001c14 <lcd_send_cmd>
	lcd_send_string("Done               ");
 8001580:	480a      	ldr	r0, [pc, #40]	; (80015ac <Color_Studying_process+0x90>)
 8001582:	f000 fbf7 	bl	8001d74 <lcd_send_string>
	HAL_Delay(500);
 8001586:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800158a:	f001 fe7f 	bl	800328c <HAL_Delay>
	Menu_type = Main_menu;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <Color_Studying_process+0x94>)
 8001590:	2201      	movs	r2, #1
 8001592:	701a      	strb	r2, [r3, #0]
	lcd_clear();
 8001594:	f000 fb9e 	bl	8001cd4 <lcd_clear>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	0800b038 	.word	0x0800b038
 80015a4:	0800b04c 	.word	0x0800b04c
 80015a8:	0800b060 	.word	0x0800b060
 80015ac:	0800b074 	.word	0x0800b074
 80015b0:	20000001 	.word	0x20000001

080015b4 <LineDetect_show>:
void LineDetect_show(void) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x00);
 80015ba:	2080      	movs	r0, #128	; 0x80
 80015bc:	f000 fb2a 	bl	8001c14 <lcd_send_cmd>
	lcd_send_string("Line Detect        ");
 80015c0:	4857      	ldr	r0, [pc, #348]	; (8001720 <LineDetect_show+0x16c>)
 80015c2:	f000 fbd7 	bl	8001d74 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x40);
 80015c6:	20c0      	movs	r0, #192	; 0xc0
 80015c8:	f000 fb24 	bl	8001c14 <lcd_send_cmd>
	lcd_send_string("Press C for cancer ");
 80015cc:	4855      	ldr	r0, [pc, #340]	; (8001724 <LineDetect_show+0x170>)
 80015ce:	f000 fbd1 	bl	8001d74 <lcd_send_string>
	while (cancer_menu) {
 80015d2:	e099      	b.n	8001708 <LineDetect_show+0x154>
		for (int i = 0; i < 6; i++) {
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	e092      	b.n	8001700 <LineDetect_show+0x14c>
			if (Sensor_ADC_Value[0] > Sensor_Threshold[0]) {
 80015da:	4b53      	ldr	r3, [pc, #332]	; (8001728 <LineDetect_show+0x174>)
 80015dc:	881a      	ldrh	r2, [r3, #0]
 80015de:	4b53      	ldr	r3, [pc, #332]	; (800172c <LineDetect_show+0x178>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d905      	bls.n	80015f2 <LineDetect_show+0x3e>
				lcd_send_cmd(0x80 | 0x16);
 80015e6:	2096      	movs	r0, #150	; 0x96
 80015e8:	f000 fb14 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 80015ec:	4850      	ldr	r0, [pc, #320]	; (8001730 <LineDetect_show+0x17c>)
 80015ee:	f000 fbc1 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[1] > Sensor_Threshold[1]) {
 80015f2:	4b4d      	ldr	r3, [pc, #308]	; (8001728 <LineDetect_show+0x174>)
 80015f4:	885a      	ldrh	r2, [r3, #2]
 80015f6:	4b4d      	ldr	r3, [pc, #308]	; (800172c <LineDetect_show+0x178>)
 80015f8:	885b      	ldrh	r3, [r3, #2]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d905      	bls.n	800160a <LineDetect_show+0x56>
				lcd_send_cmd(0x80 | 0x18);
 80015fe:	2098      	movs	r0, #152	; 0x98
 8001600:	f000 fb08 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 8001604:	484a      	ldr	r0, [pc, #296]	; (8001730 <LineDetect_show+0x17c>)
 8001606:	f000 fbb5 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[2] > Sensor_Threshold[2]) {
 800160a:	4b47      	ldr	r3, [pc, #284]	; (8001728 <LineDetect_show+0x174>)
 800160c:	889a      	ldrh	r2, [r3, #4]
 800160e:	4b47      	ldr	r3, [pc, #284]	; (800172c <LineDetect_show+0x178>)
 8001610:	889b      	ldrh	r3, [r3, #4]
 8001612:	429a      	cmp	r2, r3
 8001614:	d905      	bls.n	8001622 <LineDetect_show+0x6e>
				lcd_send_cmd(0x80 | 0x1A);
 8001616:	209a      	movs	r0, #154	; 0x9a
 8001618:	f000 fafc 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 800161c:	4844      	ldr	r0, [pc, #272]	; (8001730 <LineDetect_show+0x17c>)
 800161e:	f000 fba9 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[3] > Sensor_Threshold[3]) {
 8001622:	4b41      	ldr	r3, [pc, #260]	; (8001728 <LineDetect_show+0x174>)
 8001624:	88da      	ldrh	r2, [r3, #6]
 8001626:	4b41      	ldr	r3, [pc, #260]	; (800172c <LineDetect_show+0x178>)
 8001628:	88db      	ldrh	r3, [r3, #6]
 800162a:	429a      	cmp	r2, r3
 800162c:	d905      	bls.n	800163a <LineDetect_show+0x86>
				lcd_send_cmd(0x80 | 0x1C);
 800162e:	209c      	movs	r0, #156	; 0x9c
 8001630:	f000 faf0 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 8001634:	483e      	ldr	r0, [pc, #248]	; (8001730 <LineDetect_show+0x17c>)
 8001636:	f000 fb9d 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[4] > Sensor_Threshold[4]) {
 800163a:	4b3b      	ldr	r3, [pc, #236]	; (8001728 <LineDetect_show+0x174>)
 800163c:	891a      	ldrh	r2, [r3, #8]
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <LineDetect_show+0x178>)
 8001640:	891b      	ldrh	r3, [r3, #8]
 8001642:	429a      	cmp	r2, r3
 8001644:	d905      	bls.n	8001652 <LineDetect_show+0x9e>
				lcd_send_cmd(0x80 | 0x1E);
 8001646:	209e      	movs	r0, #158	; 0x9e
 8001648:	f000 fae4 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 800164c:	4838      	ldr	r0, [pc, #224]	; (8001730 <LineDetect_show+0x17c>)
 800164e:	f000 fb91 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[5] > Sensor_Threshold[5]) {
 8001652:	4b35      	ldr	r3, [pc, #212]	; (8001728 <LineDetect_show+0x174>)
 8001654:	895a      	ldrh	r2, [r3, #10]
 8001656:	4b35      	ldr	r3, [pc, #212]	; (800172c <LineDetect_show+0x178>)
 8001658:	895b      	ldrh	r3, [r3, #10]
 800165a:	429a      	cmp	r2, r3
 800165c:	d905      	bls.n	800166a <LineDetect_show+0xb6>
				lcd_send_cmd(0x80 | 0x20);
 800165e:	20a0      	movs	r0, #160	; 0xa0
 8001660:	f000 fad8 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string("1");
 8001664:	4832      	ldr	r0, [pc, #200]	; (8001730 <LineDetect_show+0x17c>)
 8001666:	f000 fb85 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[0] < Sensor_Threshold[0]) {
 800166a:	4b2f      	ldr	r3, [pc, #188]	; (8001728 <LineDetect_show+0x174>)
 800166c:	881a      	ldrh	r2, [r3, #0]
 800166e:	4b2f      	ldr	r3, [pc, #188]	; (800172c <LineDetect_show+0x178>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d205      	bcs.n	8001682 <LineDetect_show+0xce>
				lcd_send_cmd(0x80 | 0x16);
 8001676:	2096      	movs	r0, #150	; 0x96
 8001678:	f000 facc 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 800167c:	482d      	ldr	r0, [pc, #180]	; (8001734 <LineDetect_show+0x180>)
 800167e:	f000 fb79 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[1] < Sensor_Threshold[1]) {
 8001682:	4b29      	ldr	r3, [pc, #164]	; (8001728 <LineDetect_show+0x174>)
 8001684:	885a      	ldrh	r2, [r3, #2]
 8001686:	4b29      	ldr	r3, [pc, #164]	; (800172c <LineDetect_show+0x178>)
 8001688:	885b      	ldrh	r3, [r3, #2]
 800168a:	429a      	cmp	r2, r3
 800168c:	d205      	bcs.n	800169a <LineDetect_show+0xe6>
				lcd_send_cmd(0x80 | 0x18);
 800168e:	2098      	movs	r0, #152	; 0x98
 8001690:	f000 fac0 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 8001694:	4827      	ldr	r0, [pc, #156]	; (8001734 <LineDetect_show+0x180>)
 8001696:	f000 fb6d 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[2] < Sensor_Threshold[2]) {
 800169a:	4b23      	ldr	r3, [pc, #140]	; (8001728 <LineDetect_show+0x174>)
 800169c:	889a      	ldrh	r2, [r3, #4]
 800169e:	4b23      	ldr	r3, [pc, #140]	; (800172c <LineDetect_show+0x178>)
 80016a0:	889b      	ldrh	r3, [r3, #4]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d205      	bcs.n	80016b2 <LineDetect_show+0xfe>
				lcd_send_cmd(0x80 | 0x1A);
 80016a6:	209a      	movs	r0, #154	; 0x9a
 80016a8:	f000 fab4 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 80016ac:	4821      	ldr	r0, [pc, #132]	; (8001734 <LineDetect_show+0x180>)
 80016ae:	f000 fb61 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[3] < Sensor_Threshold[3]) {
 80016b2:	4b1d      	ldr	r3, [pc, #116]	; (8001728 <LineDetect_show+0x174>)
 80016b4:	88da      	ldrh	r2, [r3, #6]
 80016b6:	4b1d      	ldr	r3, [pc, #116]	; (800172c <LineDetect_show+0x178>)
 80016b8:	88db      	ldrh	r3, [r3, #6]
 80016ba:	429a      	cmp	r2, r3
 80016bc:	d205      	bcs.n	80016ca <LineDetect_show+0x116>
				lcd_send_cmd(0x80 | 0x1C);
 80016be:	209c      	movs	r0, #156	; 0x9c
 80016c0:	f000 faa8 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 80016c4:	481b      	ldr	r0, [pc, #108]	; (8001734 <LineDetect_show+0x180>)
 80016c6:	f000 fb55 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[4] < Sensor_Threshold[4]) {
 80016ca:	4b17      	ldr	r3, [pc, #92]	; (8001728 <LineDetect_show+0x174>)
 80016cc:	891a      	ldrh	r2, [r3, #8]
 80016ce:	4b17      	ldr	r3, [pc, #92]	; (800172c <LineDetect_show+0x178>)
 80016d0:	891b      	ldrh	r3, [r3, #8]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d205      	bcs.n	80016e2 <LineDetect_show+0x12e>
				lcd_send_cmd(0x80 | 0x1E);
 80016d6:	209e      	movs	r0, #158	; 0x9e
 80016d8:	f000 fa9c 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 80016dc:	4815      	ldr	r0, [pc, #84]	; (8001734 <LineDetect_show+0x180>)
 80016de:	f000 fb49 	bl	8001d74 <lcd_send_string>
			}
			if (Sensor_ADC_Value[5] < Sensor_Threshold[5]) {
 80016e2:	4b11      	ldr	r3, [pc, #68]	; (8001728 <LineDetect_show+0x174>)
 80016e4:	895a      	ldrh	r2, [r3, #10]
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <LineDetect_show+0x178>)
 80016e8:	895b      	ldrh	r3, [r3, #10]
 80016ea:	429a      	cmp	r2, r3
 80016ec:	d205      	bcs.n	80016fa <LineDetect_show+0x146>
				lcd_send_cmd(0x80 | 0x20);
 80016ee:	20a0      	movs	r0, #160	; 0xa0
 80016f0:	f000 fa90 	bl	8001c14 <lcd_send_cmd>
				lcd_send_string(" ");
 80016f4:	480f      	ldr	r0, [pc, #60]	; (8001734 <LineDetect_show+0x180>)
 80016f6:	f000 fb3d 	bl	8001d74 <lcd_send_string>
		for (int i = 0; i < 6; i++) {
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3301      	adds	r3, #1
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2b05      	cmp	r3, #5
 8001704:	f77f af69 	ble.w	80015da <LineDetect_show+0x26>
	while (cancer_menu) {
 8001708:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <LineDetect_show+0x184>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	f47f af61 	bne.w	80015d4 <LineDetect_show+0x20>
			}
		}
	}
	lcd_clear();
 8001712:	f000 fadf 	bl	8001cd4 <lcd_clear>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	0800b088 	.word	0x0800b088
 8001724:	0800b09c 	.word	0x0800b09c
 8001728:	20000380 	.word	0x20000380
 800172c:	20000008 	.word	0x20000008
 8001730:	0800b0b0 	.word	0x0800b0b0
 8001734:	0800b0b4 	.word	0x0800b0b4
 8001738:	20000004 	.word	0x20000004

0800173c <Running>:
void Running(void) // Activate the car for running
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	while (cancer_running) {
 8001740:	e00b      	b.n	800175a <Running+0x1e>
		lcd_send_cmd(0x80 | 0x00);
 8001742:	2080      	movs	r0, #128	; 0x80
 8001744:	f000 fa66 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("Car is Running!        ");
 8001748:	4808      	ldr	r0, [pc, #32]	; (800176c <Running+0x30>)
 800174a:	f000 fb13 	bl	8001d74 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x40);
 800174e:	20c0      	movs	r0, #192	; 0xc0
 8001750:	f000 fa60 	bl	8001c14 <lcd_send_cmd>
		lcd_send_string("Press C for cancer     ");
 8001754:	4806      	ldr	r0, [pc, #24]	; (8001770 <Running+0x34>)
 8001756:	f000 fb0d 	bl	8001d74 <lcd_send_string>
	while (cancer_running) {
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <Running+0x38>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1ef      	bne.n	8001742 <Running+0x6>
	}
	lcd_clear();
 8001762:	f000 fab7 	bl	8001cd4 <lcd_clear>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	0800b0b8 	.word	0x0800b0b8
 8001770:	0800b0d0 	.word	0x0800b0d0
 8001774:	20000005 	.word	0x20000005

08001778 <Saving_Process>:
void Saving_Process(void)
{
 8001778:	b598      	push	{r3, r4, r7, lr}
 800177a:	af00      	add	r7, sp, #0
		sprintf(kp_val,"%1.2f ",Kp);
 800177c:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <Saving_Process+0x7c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fee9 	bl	8000558 <__aeabi_f2d>
 8001786:	4603      	mov	r3, r0
 8001788:	460c      	mov	r4, r1
 800178a:	461a      	mov	r2, r3
 800178c:	4623      	mov	r3, r4
 800178e:	491a      	ldr	r1, [pc, #104]	; (80017f8 <Saving_Process+0x80>)
 8001790:	481a      	ldr	r0, [pc, #104]	; (80017fc <Saving_Process+0x84>)
 8001792:	f006 fc7d 	bl	8008090 <siprintf>
		strcat(string,kp_val);
 8001796:	4919      	ldr	r1, [pc, #100]	; (80017fc <Saving_Process+0x84>)
 8001798:	4819      	ldr	r0, [pc, #100]	; (8001800 <Saving_Process+0x88>)
 800179a:	f006 fc99 	bl	80080d0 <strcat>
		sprintf(ki_val,"%1.2f ",Ki);
 800179e:	4b19      	ldr	r3, [pc, #100]	; (8001804 <Saving_Process+0x8c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7fe fed8 	bl	8000558 <__aeabi_f2d>
 80017a8:	4603      	mov	r3, r0
 80017aa:	460c      	mov	r4, r1
 80017ac:	461a      	mov	r2, r3
 80017ae:	4623      	mov	r3, r4
 80017b0:	4911      	ldr	r1, [pc, #68]	; (80017f8 <Saving_Process+0x80>)
 80017b2:	4815      	ldr	r0, [pc, #84]	; (8001808 <Saving_Process+0x90>)
 80017b4:	f006 fc6c 	bl	8008090 <siprintf>
		strcat(string,ki_val);
 80017b8:	4913      	ldr	r1, [pc, #76]	; (8001808 <Saving_Process+0x90>)
 80017ba:	4811      	ldr	r0, [pc, #68]	; (8001800 <Saving_Process+0x88>)
 80017bc:	f006 fc88 	bl	80080d0 <strcat>
		sprintf(kd_val,"%1.2f ",Kd);
 80017c0:	4b12      	ldr	r3, [pc, #72]	; (800180c <Saving_Process+0x94>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fec7 	bl	8000558 <__aeabi_f2d>
 80017ca:	4603      	mov	r3, r0
 80017cc:	460c      	mov	r4, r1
 80017ce:	461a      	mov	r2, r3
 80017d0:	4623      	mov	r3, r4
 80017d2:	4909      	ldr	r1, [pc, #36]	; (80017f8 <Saving_Process+0x80>)
 80017d4:	480e      	ldr	r0, [pc, #56]	; (8001810 <Saving_Process+0x98>)
 80017d6:	f006 fc5b 	bl	8008090 <siprintf>
		strcat(string,kd_val);
 80017da:	490d      	ldr	r1, [pc, #52]	; (8001810 <Saving_Process+0x98>)
 80017dc:	4808      	ldr	r0, [pc, #32]	; (8001800 <Saving_Process+0x88>)
 80017de:	f006 fc77 	bl	80080d0 <strcat>
//		sprintf(Left_val, "%u ", Left);
//		strcat(string,Left_val);
//		sprintf(Right_val,"%u ",Right);
//		strcat(string,Right_val);
		Flash_Write_Data(0x08020000, string);
 80017e2:	4907      	ldr	r1, [pc, #28]	; (8001800 <Saving_Process+0x88>)
 80017e4:	480b      	ldr	r0, [pc, #44]	; (8001814 <Saving_Process+0x9c>)
 80017e6:	f000 f949 	bl	8001a7c <Flash_Write_Data>
		HAL_NVIC_SystemReset();
 80017ea:	f002 fbb4 	bl	8003f56 <HAL_NVIC_SystemReset>
}
 80017ee:	bf00      	nop
 80017f0:	bd98      	pop	{r3, r4, r7, pc}
 80017f2:	bf00      	nop
 80017f4:	2000022c 	.word	0x2000022c
 80017f8:	0800b0e8 	.word	0x0800b0e8
 80017fc:	2000038c 	.word	0x2000038c
 8001800:	20000284 	.word	0x20000284
 8001804:	20000230 	.word	0x20000230
 8001808:	20000474 	.word	0x20000474
 800180c:	20000234 	.word	0x20000234
 8001810:	2000036c 	.word	0x2000036c
 8001814:	08020000 	.word	0x08020000

08001818 <executeAction>:
void executeAction(uint8_t line) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
	switch (line) {
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	3b01      	subs	r3, #1
 8001826:	2b05      	cmp	r3, #5
 8001828:	f200 80b0 	bhi.w	800198c <executeAction+0x174>
 800182c:	a201      	add	r2, pc, #4	; (adr r2, 8001834 <executeAction+0x1c>)
 800182e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001832:	bf00      	nop
 8001834:	0800184d 	.word	0x0800184d
 8001838:	080018a9 	.word	0x080018a9
 800183c:	080018ff 	.word	0x080018ff
 8001840:	08001941 	.word	0x08001941
 8001844:	08001965 	.word	0x08001965
 8001848:	08001981 	.word	0x08001981
	case 1:
		switch (Menu_type) {
 800184c:	4b51      	ldr	r3, [pc, #324]	; (8001994 <executeAction+0x17c>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b03      	cmp	r3, #3
 8001852:	d00a      	beq.n	800186a <executeAction+0x52>
 8001854:	2b04      	cmp	r3, #4
 8001856:	d016      	beq.n	8001886 <executeAction+0x6e>
 8001858:	2b01      	cmp	r3, #1
 800185a:	d122      	bne.n	80018a2 <executeAction+0x8a>
		case Main_menu:
			cancer_running = 1;
 800185c:	4b4e      	ldr	r3, [pc, #312]	; (8001998 <executeAction+0x180>)
 800185e:	2201      	movs	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
			Menu_type = Running_Process;
 8001862:	4b4c      	ldr	r3, [pc, #304]	; (8001994 <executeAction+0x17c>)
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
			break;
 8001868:	e01b      	b.n	80018a2 <executeAction+0x8a>
		case PID_Menu:
			if (Kp_modify_flag == 0) {
 800186a:	4b4c      	ldr	r3, [pc, #304]	; (800199c <executeAction+0x184>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	d105      	bne.n	800187e <executeAction+0x66>
				Kp_modify_flag = 1;
 8001872:	4b4a      	ldr	r3, [pc, #296]	; (800199c <executeAction+0x184>)
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]
				line = 1;
 8001878:	2301      	movs	r3, #1
 800187a:	71fb      	strb	r3, [r7, #7]
			} else {
				Kp_modify_flag = 0;
			}
			break;
 800187c:	e011      	b.n	80018a2 <executeAction+0x8a>
				Kp_modify_flag = 0;
 800187e:	4b47      	ldr	r3, [pc, #284]	; (800199c <executeAction+0x184>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
			break;
 8001884:	e00d      	b.n	80018a2 <executeAction+0x8a>
		case Engine_menu:
			if (Left_modify_flag == 0) {
 8001886:	4b46      	ldr	r3, [pc, #280]	; (80019a0 <executeAction+0x188>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d105      	bne.n	800189a <executeAction+0x82>
				Left_modify_flag = 1;
 800188e:	4b44      	ldr	r3, [pc, #272]	; (80019a0 <executeAction+0x188>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
				line = 1;
 8001894:	2301      	movs	r3, #1
 8001896:	71fb      	strb	r3, [r7, #7]
			} else {
				Left_modify_flag = 0;
			}
			break;
 8001898:	e002      	b.n	80018a0 <executeAction+0x88>
				Left_modify_flag = 0;
 800189a:	4b41      	ldr	r3, [pc, #260]	; (80019a0 <executeAction+0x188>)
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
			break;
 80018a0:	bf00      	nop

		}
		lcd_clear();
 80018a2:	f000 fa17 	bl	8001cd4 <lcd_clear>
		break;
 80018a6:	e071      	b.n	800198c <executeAction+0x174>
	case 2:
		switch (Menu_type) {
 80018a8:	4b3a      	ldr	r3, [pc, #232]	; (8001994 <executeAction+0x17c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d007      	beq.n	80018c0 <executeAction+0xa8>
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d013      	beq.n	80018dc <executeAction+0xc4>
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d11f      	bne.n	80018f8 <executeAction+0xe0>
		case Main_menu:
			Menu_type = Color_Processing;
 80018b8:	4b36      	ldr	r3, [pc, #216]	; (8001994 <executeAction+0x17c>)
 80018ba:	2202      	movs	r2, #2
 80018bc:	701a      	strb	r2, [r3, #0]
			break;
 80018be:	e01b      	b.n	80018f8 <executeAction+0xe0>
		case PID_Menu:
			if (Ki_modify_flag == 0) {
 80018c0:	4b38      	ldr	r3, [pc, #224]	; (80019a4 <executeAction+0x18c>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d105      	bne.n	80018d4 <executeAction+0xbc>
				Ki_modify_flag = 1;
 80018c8:	4b36      	ldr	r3, [pc, #216]	; (80019a4 <executeAction+0x18c>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	701a      	strb	r2, [r3, #0]
				line = 2;
 80018ce:	2302      	movs	r3, #2
 80018d0:	71fb      	strb	r3, [r7, #7]
			} else {
				Ki_modify_flag = 0;
			}
			break;
 80018d2:	e011      	b.n	80018f8 <executeAction+0xe0>
				Ki_modify_flag = 0;
 80018d4:	4b33      	ldr	r3, [pc, #204]	; (80019a4 <executeAction+0x18c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
			break;
 80018da:	e00d      	b.n	80018f8 <executeAction+0xe0>
		case Engine_menu:
			if (Right_modify_flag == 0) {
 80018dc:	4b32      	ldr	r3, [pc, #200]	; (80019a8 <executeAction+0x190>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d105      	bne.n	80018f0 <executeAction+0xd8>
				Right_modify_flag = 1;
 80018e4:	4b30      	ldr	r3, [pc, #192]	; (80019a8 <executeAction+0x190>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	701a      	strb	r2, [r3, #0]
				line = 2;
 80018ea:	2302      	movs	r3, #2
 80018ec:	71fb      	strb	r3, [r7, #7]
			} else {
				Right_modify_flag = 0;
			}
			break;
 80018ee:	e002      	b.n	80018f6 <executeAction+0xde>
				Right_modify_flag = 0;
 80018f0:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <executeAction+0x190>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	701a      	strb	r2, [r3, #0]
			break;
 80018f6:	bf00      	nop
		}
		lcd_clear();
 80018f8:	f000 f9ec 	bl	8001cd4 <lcd_clear>
		break;
 80018fc:	e046      	b.n	800198c <executeAction+0x174>
	case 3:
		switch (Menu_type) {
 80018fe:	4b25      	ldr	r3, [pc, #148]	; (8001994 <executeAction+0x17c>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d007      	beq.n	8001916 <executeAction+0xfe>
 8001906:	2b04      	cmp	r3, #4
 8001908:	d013      	beq.n	8001932 <executeAction+0x11a>
 800190a:	2b01      	cmp	r3, #1
 800190c:	d115      	bne.n	800193a <executeAction+0x122>
		case Main_menu:
			Menu_type = PID_Menu;
 800190e:	4b21      	ldr	r3, [pc, #132]	; (8001994 <executeAction+0x17c>)
 8001910:	2203      	movs	r2, #3
 8001912:	701a      	strb	r2, [r3, #0]
			break;
 8001914:	e011      	b.n	800193a <executeAction+0x122>
		case PID_Menu:
			if (Kd_modify_flag == 0) {
 8001916:	4b25      	ldr	r3, [pc, #148]	; (80019ac <executeAction+0x194>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d105      	bne.n	800192a <executeAction+0x112>
				Kd_modify_flag = 1;
 800191e:	4b23      	ldr	r3, [pc, #140]	; (80019ac <executeAction+0x194>)
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
				line = 3;
 8001924:	2303      	movs	r3, #3
 8001926:	71fb      	strb	r3, [r7, #7]
			} else {
				Kd_modify_flag = 0;
			}
			break;
 8001928:	e007      	b.n	800193a <executeAction+0x122>
				Kd_modify_flag = 0;
 800192a:	4b20      	ldr	r3, [pc, #128]	; (80019ac <executeAction+0x194>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
			break;
 8001930:	e003      	b.n	800193a <executeAction+0x122>
		case Engine_menu:
			Menu_type = Main_menu;
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <executeAction+0x17c>)
 8001934:	2201      	movs	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
			break;
 8001938:	bf00      	nop

		}
		lcd_clear();
 800193a:	f000 f9cb 	bl	8001cd4 <lcd_clear>
		break;
 800193e:	e025      	b.n	800198c <executeAction+0x174>
	case 4:
		switch (Menu_type) {
 8001940:	4b14      	ldr	r3, [pc, #80]	; (8001994 <executeAction+0x17c>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d002      	beq.n	800194e <executeAction+0x136>
 8001948:	2b03      	cmp	r3, #3
 800194a:	d004      	beq.n	8001956 <executeAction+0x13e>
 800194c:	e007      	b.n	800195e <executeAction+0x146>
		case Main_menu:
			Menu_type = Engine_menu;
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <executeAction+0x17c>)
 8001950:	2204      	movs	r2, #4
 8001952:	701a      	strb	r2, [r3, #0]
			break;
 8001954:	e003      	b.n	800195e <executeAction+0x146>
		case PID_Menu:
			Menu_type = Main_menu;
 8001956:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <executeAction+0x17c>)
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
			break;
 800195c:	bf00      	nop
		}
		lcd_clear();
 800195e:	f000 f9b9 	bl	8001cd4 <lcd_clear>
		break;
 8001962:	e013      	b.n	800198c <executeAction+0x174>
	case 5:
		switch (Menu_type) {
 8001964:	4b0b      	ldr	r3, [pc, #44]	; (8001994 <executeAction+0x17c>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d106      	bne.n	800197a <executeAction+0x162>
		case Main_menu:
			cancer_menu = 1;
 800196c:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <executeAction+0x198>)
 800196e:	2201      	movs	r2, #1
 8001970:	701a      	strb	r2, [r3, #0]
			Menu_type = LineDetect_Show;
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <executeAction+0x17c>)
 8001974:	2205      	movs	r2, #5
 8001976:	701a      	strb	r2, [r3, #0]
			break;
 8001978:	bf00      	nop
		}
		lcd_clear();
 800197a:	f000 f9ab 	bl	8001cd4 <lcd_clear>
		break;
 800197e:	e005      	b.n	800198c <executeAction+0x174>
	case 6:
		Saving_Process();
 8001980:	f7ff fefa 	bl	8001778 <Saving_Process>
		Menu_type = Main_menu;
 8001984:	4b03      	ldr	r3, [pc, #12]	; (8001994 <executeAction+0x17c>)
 8001986:	2201      	movs	r2, #1
 8001988:	701a      	strb	r2, [r3, #0]
		break;
 800198a:	bf00      	nop
	}

}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000001 	.word	0x20000001
 8001998:	20000005 	.word	0x20000005
 800199c:	20000220 	.word	0x20000220
 80019a0:	20000223 	.word	0x20000223
 80019a4:	20000221 	.word	0x20000221
 80019a8:	20000224 	.word	0x20000224
 80019ac:	20000222 	.word	0x20000222
 80019b0:	20000004 	.word	0x20000004

080019b4 <GetSector>:
  * @brief  Gets the sector of a given address
  * @param  None
  * @retval The sector of a given address
  */
static uint32_t GetSector(uint32_t Address)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	60fb      	str	r3, [r7, #12]

  if((Address < 0x08003FFF) && (Address >= 0x08000000))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a23      	ldr	r2, [pc, #140]	; (8001a50 <GetSector+0x9c>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d806      	bhi.n	80019d6 <GetSector+0x22>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80019ce:	d302      	bcc.n	80019d6 <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
 80019d4:	e035      	b.n	8001a42 <GetSector+0x8e>
  }
  else if((Address < 0x08007FFF) && (Address >= 0x08004000))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a1e      	ldr	r2, [pc, #120]	; (8001a54 <GetSector+0xa0>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d806      	bhi.n	80019ec <GetSector+0x38>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a1d      	ldr	r2, [pc, #116]	; (8001a58 <GetSector+0xa4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d902      	bls.n	80019ec <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 80019e6:	2301      	movs	r3, #1
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	e02a      	b.n	8001a42 <GetSector+0x8e>
  }
  else if((Address < 0x0800BFFF) && (Address >= 0x08008000))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	4a1b      	ldr	r2, [pc, #108]	; (8001a5c <GetSector+0xa8>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d806      	bhi.n	8001a02 <GetSector+0x4e>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4a1a      	ldr	r2, [pc, #104]	; (8001a60 <GetSector+0xac>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d902      	bls.n	8001a02 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 80019fc:	2302      	movs	r3, #2
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	e01f      	b.n	8001a42 <GetSector+0x8e>
  }
  else if((Address < 0x0800FFFF) && (Address >= 0x0800C000))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <GetSector+0xb0>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d806      	bhi.n	8001a18 <GetSector+0x64>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a16      	ldr	r2, [pc, #88]	; (8001a68 <GetSector+0xb4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d902      	bls.n	8001a18 <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001a12:	2303      	movs	r3, #3
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	e014      	b.n	8001a42 <GetSector+0x8e>
  }
  else if((Address < 0x0801FFFF) && (Address >= 0x08010000))
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4a14      	ldr	r2, [pc, #80]	; (8001a6c <GetSector+0xb8>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d806      	bhi.n	8001a2e <GetSector+0x7a>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4a13      	ldr	r2, [pc, #76]	; (8001a70 <GetSector+0xbc>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d902      	bls.n	8001a2e <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 8001a28:	2304      	movs	r3, #4
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	e009      	b.n	8001a42 <GetSector+0x8e>
  }
  else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a10      	ldr	r2, [pc, #64]	; (8001a74 <GetSector+0xc0>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d805      	bhi.n	8001a42 <GetSector+0x8e>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a0f      	ldr	r2, [pc, #60]	; (8001a78 <GetSector+0xc4>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d901      	bls.n	8001a42 <GetSector+0x8e>
  {
    sector = FLASH_SECTOR_5;
 8001a3e:	2305      	movs	r3, #5
 8001a40:	60fb      	str	r3, [r7, #12]
  }
  else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
  {
    sector = FLASH_SECTOR_23;
  }*/
  return sector;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	08003ffe 	.word	0x08003ffe
 8001a54:	08007ffe 	.word	0x08007ffe
 8001a58:	08003fff 	.word	0x08003fff
 8001a5c:	0800bffe 	.word	0x0800bffe
 8001a60:	08007fff 	.word	0x08007fff
 8001a64:	0800fffe 	.word	0x0800fffe
 8001a68:	0800bfff 	.word	0x0800bfff
 8001a6c:	0801fffe 	.word	0x0801fffe
 8001a70:	0800ffff 	.word	0x0800ffff
 8001a74:	0803fffe 	.word	0x0803fffe
 8001a78:	0801ffff 	.word	0x0801ffff

08001a7c <Flash_Write_Data>:
}*/



uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t * DATA_32)
{
 8001a7c:	b590      	push	{r4, r7, lr}
 8001a7e:	b089      	sub	sp, #36	; 0x24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]

	int numberofwords = (strlen(DATA_32)/4) + ((strlen(DATA_32) % 4) != 0);
 8001a8a:	6838      	ldr	r0, [r7, #0]
 8001a8c:	f7fe fba8 	bl	80001e0 <strlen>
 8001a90:	4603      	mov	r3, r0
 8001a92:	089c      	lsrs	r4, r3, #2
 8001a94:	6838      	ldr	r0, [r7, #0]
 8001a96:	f7fe fba3 	bl	80001e0 <strlen>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f003 0303 	and.w	r3, r3, #3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	bf14      	ite	ne
 8001aa4:	2301      	movne	r3, #1
 8001aa6:	2300      	moveq	r3, #0
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	4423      	add	r3, r4
 8001aac:	61bb      	str	r3, [r7, #24]


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8001aae:	f002 fe25 	bl	80046fc <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ff7e 	bl	80019b4 <GetSector>
 8001ab8:	6178      	str	r0, [r7, #20]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	461a      	mov	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	613b      	str	r3, [r7, #16]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 8001ac6:	6938      	ldr	r0, [r7, #16]
 8001ac8:	f7ff ff74 	bl	80019b4 <GetSector>
 8001acc:	60f8      	str	r0, [r7, #12]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001ace:	4b21      	ldr	r3, [pc, #132]	; (8001b54 <Flash_Write_Data+0xd8>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001ad4:	4b1f      	ldr	r3, [pc, #124]	; (8001b54 <Flash_Write_Data+0xd8>)
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	611a      	str	r2, [r3, #16]
	  EraseInitStruct.Sector        = StartSector;
 8001ada:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <Flash_Write_Data+0xd8>)
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	6093      	str	r3, [r2, #8]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	4a1a      	ldr	r2, [pc, #104]	; (8001b54 <Flash_Write_Data+0xd8>)
 8001aea:	60d3      	str	r3, [r2, #12]

	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */
	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	4619      	mov	r1, r3
 8001af2:	4818      	ldr	r0, [pc, #96]	; (8001b54 <Flash_Write_Data+0xd8>)
 8001af4:	f002 ff7e 	bl	80049f4 <HAL_FLASHEx_Erase>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d01e      	beq.n	8001b3c <Flash_Write_Data+0xc0>
	  {
		  return HAL_FLASH_GetError ();
 8001afe:	f002 fe2f 	bl	8004760 <HAL_FLASH_GetError>
 8001b02:	4603      	mov	r3, r0
 8001b04:	e021      	b.n	8001b4a <Flash_Write_Data+0xce>
	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, DATA_32[sofar]) == HAL_OK)
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f04f 0400 	mov.w	r4, #0
 8001b14:	461a      	mov	r2, r3
 8001b16:	4623      	mov	r3, r4
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	2002      	movs	r0, #2
 8001b1c:	f002 fd9a 	bl	8004654 <HAL_FLASH_Program>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d106      	bne.n	8001b34 <Flash_Write_Data+0xb8>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	607b      	str	r3, [r7, #4]
	    	 sofar++;
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	61fb      	str	r3, [r7, #28]
 8001b32:	e003      	b.n	8001b3c <Flash_Write_Data+0xc0>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001b34:	f002 fe14 	bl	8004760 <HAL_FLASH_GetError>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	e006      	b.n	8001b4a <Flash_Write_Data+0xce>
	   while (sofar<numberofwords)
 8001b3c:	69fa      	ldr	r2, [r7, #28]
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	dbe0      	blt.n	8001b06 <Flash_Write_Data+0x8a>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 8001b44:	f002 fdfc 	bl	8004740 <HAL_FLASH_Lock>

	   return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	; 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2000020c 	.word	0x2000020c

08001b58 <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartSectorAddress, __IO uint32_t * DATA_32)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	6039      	str	r1, [r7, #0]
	while (1)
	{

		*DATA_32 = *(__IO uint32_t *)StartSectorAddress;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b72:	d103      	bne.n	8001b7c <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
			break;
 8001b7a:	e006      	b.n	8001b8a <Flash_Read_Data+0x32>
		}
		StartSectorAddress += 4;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3304      	adds	r3, #4
 8001b80:	607b      	str	r3, [r7, #4]
		DATA_32++;
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	3304      	adds	r3, #4
 8001b86:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartSectorAddress;
 8001b88:	e7eb      	b.n	8001b62 <Flash_Read_Data+0xa>
	}
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <Convert_To_Str>:

void Convert_To_Str (uint32_t *data, char *str)
{
 8001b96:	b590      	push	{r4, r7, lr}
 8001b98:	b085      	sub	sp, #20
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
 8001b9e:	6039      	str	r1, [r7, #0]
	int numberofbytes = ((strlen(data)/4) + ((strlen(data) % 4) != 0)) *4;
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7fe fb1d 	bl	80001e0 <strlen>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	089c      	lsrs	r4, r3, #2
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7fe fb18 	bl	80001e0 <strlen>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	bf14      	ite	ne
 8001bba:	2301      	movne	r3, #1
 8001bbc:	2300      	moveq	r3, #0
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	4423      	add	r3, r4
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numberofbytes; i++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60fb      	str	r3, [r7, #12]
 8001bca:	e01b      	b.n	8001c04 <Convert_To_Str+0x6e>
	{
		str[i] = data[i/4]>>(8*(i%4));
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	da00      	bge.n	8001bd4 <Convert_To_Str+0x3e>
 8001bd2:	3303      	adds	r3, #3
 8001bd4:	109b      	asrs	r3, r3, #2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	4413      	add	r3, r2
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	4259      	negs	r1, r3
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	f001 0103 	and.w	r1, r1, #3
 8001bea:	bf58      	it	pl
 8001bec:	424b      	negpl	r3, r1
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	fa22 f103 	lsr.w	r1, r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	683a      	ldr	r2, [r7, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	b2ca      	uxtb	r2, r1
 8001bfc:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<numberofbytes; i++)
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3301      	adds	r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fa      	ldr	r2, [r7, #12]
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	dbdf      	blt.n	8001bcc <Convert_To_Str+0x36>
	}
}
 8001c0c:	bf00      	nop
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd90      	pop	{r4, r7, pc}

08001c14 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c3;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f023 030f 	bic.w	r3, r3, #15
 8001c24:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	011b      	lsls	r3, r3, #4
 8001c2a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	f043 030c 	orr.w	r3, r3, #12
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001c40:	7bbb      	ldrb	r3, [r7, #14]
 8001c42:	f043 030c 	orr.w	r3, r3, #12
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001c4a:	7bbb      	ldrb	r3, [r7, #14]
 8001c4c:	f043 0308 	orr.w	r3, r3, #8
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001c54:	f107 0208 	add.w	r2, r7, #8
 8001c58:	2364      	movs	r3, #100	; 0x64
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	2304      	movs	r3, #4
 8001c5e:	214e      	movs	r1, #78	; 0x4e
 8001c60:	4803      	ldr	r0, [pc, #12]	; (8001c70 <lcd_send_cmd+0x5c>)
 8001c62:	f003 faed 	bl	8005240 <HAL_I2C_Master_Transmit>
}
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	200002d8 	.word	0x200002d8

08001c74 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	f023 030f 	bic.w	r3, r3, #15
 8001c84:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	f043 030d 	orr.w	r3, r3, #13
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	f043 0309 	orr.w	r3, r3, #9
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001ca0:	7bbb      	ldrb	r3, [r7, #14]
 8001ca2:	f043 030d 	orr.w	r3, r3, #13
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8001caa:	7bbb      	ldrb	r3, [r7, #14]
 8001cac:	f043 0309 	orr.w	r3, r3, #9
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c3, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001cb4:	f107 0208 	add.w	r2, r7, #8
 8001cb8:	2364      	movs	r3, #100	; 0x64
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	214e      	movs	r1, #78	; 0x4e
 8001cc0:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <lcd_send_data+0x5c>)
 8001cc2:	f003 fabd 	bl	8005240 <HAL_I2C_Master_Transmit>
}
 8001cc6:	bf00      	nop
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200002d8 	.word	0x200002d8

08001cd4 <lcd_clear>:

void lcd_clear (void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8001cda:	2000      	movs	r0, #0
 8001cdc:	f7ff ff9a 	bl	8001c14 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	607b      	str	r3, [r7, #4]
 8001ce4:	e005      	b.n	8001cf2 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001ce6:	2020      	movs	r0, #32
 8001ce8:	f7ff ffc4 	bl	8001c74 <lcd_send_data>
	for (int i=0; i<100; i++)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	607b      	str	r3, [r7, #4]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2b63      	cmp	r3, #99	; 0x63
 8001cf6:	ddf6      	ble.n	8001ce6 <lcd_clear+0x12>
	}
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <lcd_init>:

void lcd_init (void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001d04:	2032      	movs	r0, #50	; 0x32
 8001d06:	f001 fac1 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d0a:	2030      	movs	r0, #48	; 0x30
 8001d0c:	f7ff ff82 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001d10:	2005      	movs	r0, #5
 8001d12:	f001 fabb 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d16:	2030      	movs	r0, #48	; 0x30
 8001d18:	f7ff ff7c 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f001 fab5 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d22:	2030      	movs	r0, #48	; 0x30
 8001d24:	f7ff ff76 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(10);
 8001d28:	200a      	movs	r0, #10
 8001d2a:	f001 faaf 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001d2e:	2020      	movs	r0, #32
 8001d30:	f7ff ff70 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(10);
 8001d34:	200a      	movs	r0, #10
 8001d36:	f001 faa9 	bl	800328c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001d3a:	2028      	movs	r0, #40	; 0x28
 8001d3c:	f7ff ff6a 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(1);
 8001d40:	2001      	movs	r0, #1
 8001d42:	f001 faa3 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001d46:	2008      	movs	r0, #8
 8001d48:	f7ff ff64 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f001 fa9d 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001d52:	2001      	movs	r0, #1
 8001d54:	f7ff ff5e 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(1);
 8001d58:	2001      	movs	r0, #1
 8001d5a:	f001 fa97 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001d5e:	2006      	movs	r0, #6
 8001d60:	f7ff ff58 	bl	8001c14 <lcd_send_cmd>
	HAL_Delay(1);
 8001d64:	2001      	movs	r0, #1
 8001d66:	f001 fa91 	bl	800328c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001d6a:	200c      	movs	r0, #12
 8001d6c:	f7ff ff52 	bl	8001c14 <lcd_send_cmd>
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001d7c:	e006      	b.n	8001d8c <lcd_send_string+0x18>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff74 	bl	8001c74 <lcd_send_data>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f4      	bne.n	8001d7e <lcd_send_string+0xa>
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <MotorL_EnablePWM>:
 *  Created on: Apr 29, 2021
 *      Author: Duc Thang
 */
#include "HAL_MOTOR_CONTROL.h"
void MotorL_EnablePWM(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001da0:	2108      	movs	r1, #8
 8001da2:	4802      	ldr	r0, [pc, #8]	; (8001dac <MotorL_EnablePWM+0x10>)
 8001da4:	f004 fa5c 	bl	8006260 <HAL_TIM_PWM_Start>
}
 8001da8:	bf00      	nop
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	200003d8 	.word	0x200003d8

08001db0 <MotorR_EnablePWM>:
void MotorL_DisablePWM(void)
{
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
}
void MotorR_EnablePWM(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001db4:	210c      	movs	r1, #12
 8001db6:	4802      	ldr	r0, [pc, #8]	; (8001dc0 <MotorR_EnablePWM+0x10>)
 8001db8:	f004 fa52 	bl	8006260 <HAL_TIM_PWM_Start>
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	200003d8 	.word	0x200003d8

08001dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dc8:	f001 f9ee 	bl	80031a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dcc:	f000 f842 	bl	8001e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dd0:	f000 fb14 	bl	80023fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001dd4:	f000 faf2 	bl	80023bc <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001dd8:	f000 fac6 	bl	8002368 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8001ddc:	f000 f96a 	bl	80020b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001de0:	f000 f9bc 	bl	800215c <MX_TIM3_Init>
  MX_ADC1_Init();
 8001de4:	f000 f8a0 	bl	8001f28 <MX_ADC1_Init>
  MX_TIM4_Init();
 8001de8:	f000 fa1c 	bl	8002224 <MX_TIM4_Init>
  MX_I2C3_Init();
 8001dec:	f000 f934 	bl	8002058 <MX_I2C3_Init>
  MX_TIM5_Init();
 8001df0:	f000 fa6c 	bl	80022cc <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	lcd_init();
 8001df4:	f7ff ff84 	bl	8001d00 <lcd_init>
	MotorL_EnablePWM();
 8001df8:	f7ff ffd0 	bl	8001d9c <MotorL_EnablePWM>
	MotorR_EnablePWM();
 8001dfc:	f7ff ffd8 	bl	8001db0 <MotorR_EnablePWM>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &Sensor_ADC_Value, 6);
 8001e00:	2206      	movs	r2, #6
 8001e02:	490f      	ldr	r1, [pc, #60]	; (8001e40 <main+0x7c>)
 8001e04:	480f      	ldr	r0, [pc, #60]	; (8001e44 <main+0x80>)
 8001e06:	f001 fbe7 	bl	80035d8 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		ReadFlash();
 8001e0a:	f000 fe39 	bl	8002a80 <ReadFlash>
		lcd_clear();
 8001e0e:	f7ff ff61 	bl	8001cd4 <lcd_clear>
		HAL_Delay(500);
 8001e12:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e16:	f001 fa39 	bl	800328c <HAL_Delay>
		while (menu_display) {
 8001e1a:	e00b      	b.n	8001e34 <main+0x70>
			Menu_system_control(Menu_type, line);
 8001e1c:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <main+0x84>)
 8001e1e:	781a      	ldrb	r2, [r3, #0]
 8001e20:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <main+0x88>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	4619      	mov	r1, r3
 8001e26:	4610      	mov	r0, r2
 8001e28:	f7ff f8b6 	bl	8000f98 <Menu_system_control>
			ScrollUp();
 8001e2c:	f000 fb84 	bl	8002538 <ScrollUp>
			SelectItem();
 8001e30:	f000 fc70 	bl	8002714 <SelectItem>
		while (menu_display) {
 8001e34:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <main+0x8c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d1ef      	bne.n	8001e1c <main+0x58>
		ReadFlash();
 8001e3c:	e7e5      	b.n	8001e0a <main+0x46>
 8001e3e:	bf00      	nop
 8001e40:	20000380 	.word	0x20000380
 8001e44:	20000420 	.word	0x20000420
 8001e48:	20000001 	.word	0x20000001
 8001e4c:	20000002 	.word	0x20000002
 8001e50:	20000000 	.word	0x20000000

08001e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b094      	sub	sp, #80	; 0x50
 8001e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5a:	f107 0320 	add.w	r3, r7, #32
 8001e5e:	2230      	movs	r2, #48	; 0x30
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f005 fcb0 	bl	80077c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	60da      	str	r2, [r3, #12]
 8001e76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	4b28      	ldr	r3, [pc, #160]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e86:	6413      	str	r3, [r2, #64]	; 0x40
 8001e88:	4b25      	ldr	r3, [pc, #148]	; (8001f20 <SystemClock_Config+0xcc>)
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e94:	2300      	movs	r3, #0
 8001e96:	607b      	str	r3, [r7, #4]
 8001e98:	4b22      	ldr	r3, [pc, #136]	; (8001f24 <SystemClock_Config+0xd0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ea0:	4a20      	ldr	r2, [pc, #128]	; (8001f24 <SystemClock_Config+0xd0>)
 8001ea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea6:	6013      	str	r3, [r2, #0]
 8001ea8:	4b1e      	ldr	r3, [pc, #120]	; (8001f24 <SystemClock_Config+0xd0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ebc:	2310      	movs	r3, #16
 8001ebe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ec8:	2308      	movs	r3, #8
 8001eca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001ecc:	2348      	movs	r3, #72	; 0x48
 8001ece:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ed8:	f107 0320 	add.w	r3, r7, #32
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 fcb7 	bl	8005850 <HAL_RCC_OscConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001ee8:	f000 fe1e 	bl	8002b28 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001eec:	230f      	movs	r3, #15
 8001eee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	2102      	movs	r1, #2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f003 ff11 	bl	8005d30 <HAL_RCC_ClockConfig>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f14:	f000 fe08 	bl	8002b28 <Error_Handler>
  }
}
 8001f18:	bf00      	nop
 8001f1a:	3750      	adds	r7, #80	; 0x50
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40007000 	.word	0x40007000

08001f28 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f2e:	463b      	mov	r3, r7
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f3a:	4b44      	ldr	r3, [pc, #272]	; (800204c <MX_ADC1_Init+0x124>)
 8001f3c:	4a44      	ldr	r2, [pc, #272]	; (8002050 <MX_ADC1_Init+0x128>)
 8001f3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f40:	4b42      	ldr	r3, [pc, #264]	; (800204c <MX_ADC1_Init+0x124>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f46:	4b41      	ldr	r3, [pc, #260]	; (800204c <MX_ADC1_Init+0x124>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001f4c:	4b3f      	ldr	r3, [pc, #252]	; (800204c <MX_ADC1_Init+0x124>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f52:	4b3e      	ldr	r3, [pc, #248]	; (800204c <MX_ADC1_Init+0x124>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f58:	4b3c      	ldr	r3, [pc, #240]	; (800204c <MX_ADC1_Init+0x124>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f60:	4b3a      	ldr	r3, [pc, #232]	; (800204c <MX_ADC1_Init+0x124>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f66:	4b39      	ldr	r3, [pc, #228]	; (800204c <MX_ADC1_Init+0x124>)
 8001f68:	4a3a      	ldr	r2, [pc, #232]	; (8002054 <MX_ADC1_Init+0x12c>)
 8001f6a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f6c:	4b37      	ldr	r3, [pc, #220]	; (800204c <MX_ADC1_Init+0x124>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001f72:	4b36      	ldr	r3, [pc, #216]	; (800204c <MX_ADC1_Init+0x124>)
 8001f74:	2206      	movs	r2, #6
 8001f76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f78:	4b34      	ldr	r3, [pc, #208]	; (800204c <MX_ADC1_Init+0x124>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f80:	4b32      	ldr	r3, [pc, #200]	; (800204c <MX_ADC1_Init+0x124>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f86:	4831      	ldr	r0, [pc, #196]	; (800204c <MX_ADC1_Init+0x124>)
 8001f88:	f001 f9a2 	bl	80032d0 <HAL_ADC_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f92:	f000 fdc9 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001f96:	2302      	movs	r3, #2
 8001f98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa2:	463b      	mov	r3, r7
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4829      	ldr	r0, [pc, #164]	; (800204c <MX_ADC1_Init+0x124>)
 8001fa8:	f001 fc12 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001fb2:	f000 fdb9 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001fba:	2302      	movs	r3, #2
 8001fbc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fbe:	463b      	mov	r3, r7
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4822      	ldr	r0, [pc, #136]	; (800204c <MX_ADC1_Init+0x124>)
 8001fc4:	f001 fc04 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001fce:	f000 fdab 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fda:	463b      	mov	r3, r7
 8001fdc:	4619      	mov	r1, r3
 8001fde:	481b      	ldr	r0, [pc, #108]	; (800204c <MX_ADC1_Init+0x124>)
 8001fe0:	f001 fbf6 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001fea:	f000 fd9d 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001fee:	2305      	movs	r3, #5
 8001ff0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ff6:	463b      	mov	r3, r7
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4814      	ldr	r0, [pc, #80]	; (800204c <MX_ADC1_Init+0x124>)
 8001ffc:	f001 fbe8 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8002006:	f000 fd8f 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800200a:	2306      	movs	r3, #6
 800200c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800200e:	2305      	movs	r3, #5
 8002010:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002012:	463b      	mov	r3, r7
 8002014:	4619      	mov	r1, r3
 8002016:	480d      	ldr	r0, [pc, #52]	; (800204c <MX_ADC1_Init+0x124>)
 8002018:	f001 fbda 	bl	80037d0 <HAL_ADC_ConfigChannel>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8002022:	f000 fd81 	bl	8002b28 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002026:	2307      	movs	r3, #7
 8002028:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800202a:	2306      	movs	r3, #6
 800202c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800202e:	463b      	mov	r3, r7
 8002030:	4619      	mov	r1, r3
 8002032:	4806      	ldr	r0, [pc, #24]	; (800204c <MX_ADC1_Init+0x124>)
 8002034:	f001 fbcc 	bl	80037d0 <HAL_ADC_ConfigChannel>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800203e:	f000 fd73 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002042:	bf00      	nop
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000420 	.word	0x20000420
 8002050:	40012000 	.word	0x40012000
 8002054:	0f000001 	.word	0x0f000001

08002058 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800205c:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <MX_I2C3_Init+0x50>)
 800205e:	4a13      	ldr	r2, [pc, #76]	; (80020ac <MX_I2C3_Init+0x54>)
 8002060:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002062:	4b11      	ldr	r3, [pc, #68]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002064:	4a12      	ldr	r2, [pc, #72]	; (80020b0 <MX_I2C3_Init+0x58>)
 8002066:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002068:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <MX_I2C3_Init+0x50>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800206e:	4b0e      	ldr	r3, [pc, #56]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002070:	2200      	movs	r2, #0
 8002072:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002074:	4b0c      	ldr	r3, [pc, #48]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002076:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800207a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800207c:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <MX_I2C3_Init+0x50>)
 800207e:	2200      	movs	r2, #0
 8002080:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8002082:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002088:	4b07      	ldr	r3, [pc, #28]	; (80020a8 <MX_I2C3_Init+0x50>)
 800208a:	2200      	movs	r2, #0
 800208c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800208e:	4b06      	ldr	r3, [pc, #24]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002090:	2200      	movs	r2, #0
 8002092:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002094:	4804      	ldr	r0, [pc, #16]	; (80020a8 <MX_I2C3_Init+0x50>)
 8002096:	f002 ff9b 	bl	8004fd0 <HAL_I2C_Init>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80020a0:	f000 fd42 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80020a4:	bf00      	nop
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	200002d8 	.word	0x200002d8
 80020ac:	40005c00 	.word	0x40005c00
 80020b0:	000186a0 	.word	0x000186a0

080020b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08c      	sub	sp, #48	; 0x30
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	2224      	movs	r2, #36	; 0x24
 80020c0:	2100      	movs	r1, #0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f005 fb80 	bl	80077c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020d0:	4b21      	ldr	r3, [pc, #132]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020d8:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020da:	2200      	movs	r2, #0
 80020dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020de:	4b1e      	ldr	r3, [pc, #120]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ec:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <MX_TIM2_Init+0xa4>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020f8:	2301      	movs	r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002100:	2301      	movs	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002104:	2300      	movs	r3, #0
 8002106:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800210c:	2300      	movs	r3, #0
 800210e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002110:	2301      	movs	r3, #1
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002114:	2300      	movs	r3, #0
 8002116:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002118:	2300      	movs	r3, #0
 800211a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	4619      	mov	r1, r3
 8002122:	480d      	ldr	r0, [pc, #52]	; (8002158 <MX_TIM2_Init+0xa4>)
 8002124:	f004 f8ce 	bl	80062c4 <HAL_TIM_Encoder_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800212e:	f000 fcfb 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	4619      	mov	r1, r3
 800213e:	4806      	ldr	r0, [pc, #24]	; (8002158 <MX_TIM2_Init+0xa4>)
 8002140:	f004 fecc 	bl	8006edc <HAL_TIMEx_MasterConfigSynchronization>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800214a:	f000 fced 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	3730      	adds	r7, #48	; 0x30
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	20000528 	.word	0x20000528

0800215c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08a      	sub	sp, #40	; 0x28
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002162:	f107 0320 	add.w	r3, r7, #32
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]
 8002174:	609a      	str	r2, [r3, #8]
 8002176:	60da      	str	r2, [r3, #12]
 8002178:	611a      	str	r2, [r3, #16]
 800217a:	615a      	str	r2, [r3, #20]
 800217c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800217e:	4b27      	ldr	r3, [pc, #156]	; (800221c <MX_TIM3_Init+0xc0>)
 8002180:	4a27      	ldr	r2, [pc, #156]	; (8002220 <MX_TIM3_Init+0xc4>)
 8002182:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002184:	4b25      	ldr	r3, [pc, #148]	; (800221c <MX_TIM3_Init+0xc0>)
 8002186:	2200      	movs	r2, #0
 8002188:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800218a:	4b24      	ldr	r3, [pc, #144]	; (800221c <MX_TIM3_Init+0xc0>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 8002190:	4b22      	ldr	r3, [pc, #136]	; (800221c <MX_TIM3_Init+0xc0>)
 8002192:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002196:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002198:	4b20      	ldr	r3, [pc, #128]	; (800221c <MX_TIM3_Init+0xc0>)
 800219a:	2200      	movs	r2, #0
 800219c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800219e:	4b1f      	ldr	r3, [pc, #124]	; (800221c <MX_TIM3_Init+0xc0>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80021a4:	481d      	ldr	r0, [pc, #116]	; (800221c <MX_TIM3_Init+0xc0>)
 80021a6:	f004 f82f 	bl	8006208 <HAL_TIM_PWM_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80021b0:	f000 fcba 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b4:	2300      	movs	r3, #0
 80021b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021bc:	f107 0320 	add.w	r3, r7, #32
 80021c0:	4619      	mov	r1, r3
 80021c2:	4816      	ldr	r0, [pc, #88]	; (800221c <MX_TIM3_Init+0xc0>)
 80021c4:	f004 fe8a 	bl	8006edc <HAL_TIMEx_MasterConfigSynchronization>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021ce:	f000 fcab 	bl	8002b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d2:	2360      	movs	r3, #96	; 0x60
 80021d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021da:	2300      	movs	r3, #0
 80021dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021e2:	1d3b      	adds	r3, r7, #4
 80021e4:	2208      	movs	r2, #8
 80021e6:	4619      	mov	r1, r3
 80021e8:	480c      	ldr	r0, [pc, #48]	; (800221c <MX_TIM3_Init+0xc0>)
 80021ea:	f004 fa05 	bl	80065f8 <HAL_TIM_PWM_ConfigChannel>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80021f4:	f000 fc98 	bl	8002b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	220c      	movs	r2, #12
 80021fc:	4619      	mov	r1, r3
 80021fe:	4807      	ldr	r0, [pc, #28]	; (800221c <MX_TIM3_Init+0xc0>)
 8002200:	f004 f9fa 	bl	80065f8 <HAL_TIM_PWM_ConfigChannel>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800220a:	f000 fc8d 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800220e:	4803      	ldr	r0, [pc, #12]	; (800221c <MX_TIM3_Init+0xc0>)
 8002210:	f000 fe82 	bl	8002f18 <HAL_TIM_MspPostInit>

}
 8002214:	bf00      	nop
 8002216:	3728      	adds	r7, #40	; 0x28
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	200003d8 	.word	0x200003d8
 8002220:	40000400 	.word	0x40000400

08002224 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08c      	sub	sp, #48	; 0x30
 8002228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800222a:	f107 030c 	add.w	r3, r7, #12
 800222e:	2224      	movs	r2, #36	; 0x24
 8002230:	2100      	movs	r1, #0
 8002232:	4618      	mov	r0, r3
 8002234:	f005 fac8 	bl	80077c8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	2200      	movs	r2, #0
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002240:	4b20      	ldr	r3, [pc, #128]	; (80022c4 <MX_TIM4_Init+0xa0>)
 8002242:	4a21      	ldr	r2, [pc, #132]	; (80022c8 <MX_TIM4_Init+0xa4>)
 8002244:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002246:	4b1f      	ldr	r3, [pc, #124]	; (80022c4 <MX_TIM4_Init+0xa0>)
 8002248:	2200      	movs	r2, #0
 800224a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800224c:	4b1d      	ldr	r3, [pc, #116]	; (80022c4 <MX_TIM4_Init+0xa0>)
 800224e:	2200      	movs	r2, #0
 8002250:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002252:	4b1c      	ldr	r3, [pc, #112]	; (80022c4 <MX_TIM4_Init+0xa0>)
 8002254:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002258:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800225a:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <MX_TIM4_Init+0xa0>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002260:	4b18      	ldr	r3, [pc, #96]	; (80022c4 <MX_TIM4_Init+0xa0>)
 8002262:	2200      	movs	r2, #0
 8002264:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002266:	2301      	movs	r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800226a:	2300      	movs	r3, #0
 800226c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800226e:	2301      	movs	r3, #1
 8002270:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800227a:	2300      	movs	r3, #0
 800227c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800227e:	2301      	movs	r3, #1
 8002280:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002282:	2300      	movs	r3, #0
 8002284:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002286:	2300      	movs	r3, #0
 8002288:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800228a:	f107 030c 	add.w	r3, r7, #12
 800228e:	4619      	mov	r1, r3
 8002290:	480c      	ldr	r0, [pc, #48]	; (80022c4 <MX_TIM4_Init+0xa0>)
 8002292:	f004 f817 	bl	80062c4 <HAL_TIM_Encoder_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800229c:	f000 fc44 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a0:	2300      	movs	r3, #0
 80022a2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	4619      	mov	r1, r3
 80022ac:	4805      	ldr	r0, [pc, #20]	; (80022c4 <MX_TIM4_Init+0xa0>)
 80022ae:	f004 fe15 	bl	8006edc <HAL_TIMEx_MasterConfigSynchronization>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80022b8:	f000 fc36 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022bc:	bf00      	nop
 80022be:	3730      	adds	r7, #48	; 0x30
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	2000032c 	.word	0x2000032c
 80022c8:	40000800 	.word	0x40000800

080022cc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022d2:	f107 0308 	add.w	r3, r7, #8
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e0:	463b      	mov	r3, r7
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
 80022e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022e8:	4b1d      	ldr	r3, [pc, #116]	; (8002360 <MX_TIM5_Init+0x94>)
 80022ea:	4a1e      	ldr	r2, [pc, #120]	; (8002364 <MX_TIM5_Init+0x98>)
 80022ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 60;
 80022ee:	4b1c      	ldr	r3, [pc, #112]	; (8002360 <MX_TIM5_Init+0x94>)
 80022f0:	223c      	movs	r2, #60	; 0x3c
 80022f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f4:	4b1a      	ldr	r3, [pc, #104]	; (8002360 <MX_TIM5_Init+0x94>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 59999;
 80022fa:	4b19      	ldr	r3, [pc, #100]	; (8002360 <MX_TIM5_Init+0x94>)
 80022fc:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002300:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002302:	4b17      	ldr	r3, [pc, #92]	; (8002360 <MX_TIM5_Init+0x94>)
 8002304:	2200      	movs	r2, #0
 8002306:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002308:	4b15      	ldr	r3, [pc, #84]	; (8002360 <MX_TIM5_Init+0x94>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800230e:	4814      	ldr	r0, [pc, #80]	; (8002360 <MX_TIM5_Init+0x94>)
 8002310:	f003 ff00 	bl	8006114 <HAL_TIM_Base_Init>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800231a:	f000 fc05 	bl	8002b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800231e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002322:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002324:	f107 0308 	add.w	r3, r7, #8
 8002328:	4619      	mov	r1, r3
 800232a:	480d      	ldr	r0, [pc, #52]	; (8002360 <MX_TIM5_Init+0x94>)
 800232c:	f004 fa2a 	bl	8006784 <HAL_TIM_ConfigClockSource>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002336:	f000 fbf7 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800233a:	2300      	movs	r3, #0
 800233c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800233e:	2300      	movs	r3, #0
 8002340:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002342:	463b      	mov	r3, r7
 8002344:	4619      	mov	r1, r3
 8002346:	4806      	ldr	r0, [pc, #24]	; (8002360 <MX_TIM5_Init+0x94>)
 8002348:	f004 fdc8 	bl	8006edc <HAL_TIMEx_MasterConfigSynchronization>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002352:	f000 fbe9 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002356:	bf00      	nop
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000398 	.word	0x20000398
 8002364:	40000c00 	.word	0x40000c00

08002368 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800236c:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 800236e:	4a12      	ldr	r2, [pc, #72]	; (80023b8 <MX_USART6_UART_Init+0x50>)
 8002370:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 8002374:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002378:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_9B;
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 800237c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002380:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002382:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 8002384:	2200      	movs	r2, #0
 8002386:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002388:	4b0a      	ldr	r3, [pc, #40]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 800238a:	2200      	movs	r2, #0
 800238c:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800238e:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 8002390:	220c      	movs	r2, #12
 8002392:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002394:	4b07      	ldr	r3, [pc, #28]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 8002396:	2200      	movs	r2, #0
 8002398:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80023a0:	4804      	ldr	r0, [pc, #16]	; (80023b4 <MX_USART6_UART_Init+0x4c>)
 80023a2:	f004 fe1d 	bl	8006fe0 <HAL_UART_Init>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 80023ac:	f000 fbbc 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023b0:	bf00      	nop
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	200004e8 	.word	0x200004e8
 80023b8:	40011400 	.word	0x40011400

080023bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ca:	4a0b      	ldr	r2, [pc, #44]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023d0:	6313      	str	r3, [r2, #48]	; 0x30
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_DMA_Init+0x3c>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023da:	607b      	str	r3, [r7, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	2038      	movs	r0, #56	; 0x38
 80023e4:	f001 fd8d 	bl	8003f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80023e8:	2038      	movs	r0, #56	; 0x38
 80023ea:	f001 fda6 	bl	8003f3a <HAL_NVIC_EnableIRQ>

}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40023800 	.word	0x40023800

080023fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	; 0x28
 8002400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002402:	f107 0314 	add.w	r3, r7, #20
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]
 800240c:	609a      	str	r2, [r3, #8]
 800240e:	60da      	str	r2, [r3, #12]
 8002410:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	4b43      	ldr	r3, [pc, #268]	; (8002524 <MX_GPIO_Init+0x128>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	4a42      	ldr	r2, [pc, #264]	; (8002524 <MX_GPIO_Init+0x128>)
 800241c:	f043 0304 	orr.w	r3, r3, #4
 8002420:	6313      	str	r3, [r2, #48]	; 0x30
 8002422:	4b40      	ldr	r3, [pc, #256]	; (8002524 <MX_GPIO_Init+0x128>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f003 0304 	and.w	r3, r3, #4
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	4b3c      	ldr	r3, [pc, #240]	; (8002524 <MX_GPIO_Init+0x128>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002436:	4a3b      	ldr	r2, [pc, #236]	; (8002524 <MX_GPIO_Init+0x128>)
 8002438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800243c:	6313      	str	r3, [r2, #48]	; 0x30
 800243e:	4b39      	ldr	r3, [pc, #228]	; (8002524 <MX_GPIO_Init+0x128>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	4b35      	ldr	r3, [pc, #212]	; (8002524 <MX_GPIO_Init+0x128>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002452:	4a34      	ldr	r2, [pc, #208]	; (8002524 <MX_GPIO_Init+0x128>)
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	6313      	str	r3, [r2, #48]	; 0x30
 800245a:	4b32      	ldr	r3, [pc, #200]	; (8002524 <MX_GPIO_Init+0x128>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
 800246a:	4b2e      	ldr	r3, [pc, #184]	; (8002524 <MX_GPIO_Init+0x128>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	4a2d      	ldr	r2, [pc, #180]	; (8002524 <MX_GPIO_Init+0x128>)
 8002470:	f043 0302 	orr.w	r3, r3, #2
 8002474:	6313      	str	r3, [r2, #48]	; 0x30
 8002476:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <MX_GPIO_Init+0x128>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13
 8002482:	2200      	movs	r2, #0
 8002484:	f24f 7124 	movw	r1, #63268	; 0xf724
 8002488:	4827      	ldr	r0, [pc, #156]	; (8002528 <MX_GPIO_Init+0x12c>)
 800248a:	f002 fd6f 	bl	8004f6c <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800248e:	2200      	movs	r2, #0
 8002490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002494:	4825      	ldr	r0, [pc, #148]	; (800252c <MX_GPIO_Init+0x130>)
 8002496:	f002 fd69 	bl	8004f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ButtonC_Pin */
  GPIO_InitStruct.Pin = ButtonC_Pin;
 800249a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800249e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024a0:	4b23      	ldr	r3, [pc, #140]	; (8002530 <MX_GPIO_Init+0x134>)
 80024a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ButtonC_GPIO_Port, &GPIO_InitStruct);
 80024a8:	f107 0314 	add.w	r3, r7, #20
 80024ac:	4619      	mov	r1, r3
 80024ae:	4821      	ldr	r0, [pc, #132]	; (8002534 <MX_GPIO_Init+0x138>)
 80024b0:	f002 fbc2 	bl	8004c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : ButtonB_Pin ButtonA_Pin */
  GPIO_InitStruct.Pin = ButtonB_Pin|ButtonA_Pin;
 80024b4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80024b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024ba:	2300      	movs	r3, #0
 80024bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024be:	2300      	movs	r3, #0
 80024c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024c2:	f107 0314 	add.w	r3, r7, #20
 80024c6:	4619      	mov	r1, r3
 80024c8:	481a      	ldr	r0, [pc, #104]	; (8002534 <MX_GPIO_Init+0x138>)
 80024ca:	f002 fbb5 	bl	8004c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB12 PB13
                           PB14 PB15 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13
 80024ce:	f24f 7324 	movw	r3, #63268	; 0xf724
 80024d2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024d4:	2301      	movs	r3, #1
 80024d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024dc:	2300      	movs	r3, #0
 80024de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	4619      	mov	r1, r3
 80024e6:	4810      	ldr	r0, [pc, #64]	; (8002528 <MX_GPIO_Init+0x12c>)
 80024e8:	f002 fba6 	bl	8004c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f2:	2301      	movs	r3, #1
 80024f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024fa:	2300      	movs	r3, #0
 80024fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	4809      	ldr	r0, [pc, #36]	; (800252c <MX_GPIO_Init+0x130>)
 8002506:	f002 fb97 	bl	8004c38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	2028      	movs	r0, #40	; 0x28
 8002510:	f001 fcf7 	bl	8003f02 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002514:	2028      	movs	r0, #40	; 0x28
 8002516:	f001 fd10 	bl	8003f3a <HAL_NVIC_EnableIRQ>

}
 800251a:	bf00      	nop
 800251c:	3728      	adds	r7, #40	; 0x28
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800
 8002528:	40020400 	.word	0x40020400
 800252c:	40020000 	.word	0x40020000
 8002530:	10210000 	.word	0x10210000
 8002534:	40020800 	.word	0x40020800

08002538 <ScrollUp>:
	}
	printf("\n");

}
void ScrollUp(void)
{
 8002538:	b598      	push	{r3, r4, r7, lr}
 800253a:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 800253c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002540:	4867      	ldr	r0, [pc, #412]	; (80026e0 <ScrollUp+0x1a8>)
 8002542:	f002 fcfb 	bl	8004f3c <HAL_GPIO_ReadPin>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	f040 80c3 	bne.w	80026d4 <ScrollUp+0x19c>
	{
		while (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 800254e:	e002      	b.n	8002556 <ScrollUp+0x1e>
		{
			HAL_Delay(50);
 8002550:	2032      	movs	r0, #50	; 0x32
 8002552:	f000 fe9b 	bl	800328c <HAL_Delay>
		while (HAL_GPIO_ReadPin(ButtonA_GPIO_Port, ButtonA_Pin) == 0)
 8002556:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800255a:	4861      	ldr	r0, [pc, #388]	; (80026e0 <ScrollUp+0x1a8>)
 800255c:	f002 fcee 	bl	8004f3c <HAL_GPIO_ReadPin>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0f4      	beq.n	8002550 <ScrollUp+0x18>
		}
		switch (Menu_type)
 8002566:	4b5f      	ldr	r3, [pc, #380]	; (80026e4 <ScrollUp+0x1ac>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	2b03      	cmp	r3, #3
 800256c:	d013      	beq.n	8002596 <ScrollUp+0x5e>
 800256e:	2b04      	cmp	r3, #4
 8002570:	d073      	beq.n	800265a <ScrollUp+0x122>
 8002572:	2b01      	cmp	r3, #1
 8002574:	d000      	beq.n	8002578 <ScrollUp+0x40>
				}
			}
			break;
		}
	}
}
 8002576:	e0ad      	b.n	80026d4 <ScrollUp+0x19c>
			line--;
 8002578:	4b5b      	ldr	r3, [pc, #364]	; (80026e8 <ScrollUp+0x1b0>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	3b01      	subs	r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b59      	ldr	r3, [pc, #356]	; (80026e8 <ScrollUp+0x1b0>)
 8002582:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 8002584:	4b58      	ldr	r3, [pc, #352]	; (80026e8 <ScrollUp+0x1b0>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b00      	cmp	r3, #0
 800258a:	f040 80a0 	bne.w	80026ce <ScrollUp+0x196>
				line = Maximum_Menu_line;
 800258e:	4b56      	ldr	r3, [pc, #344]	; (80026e8 <ScrollUp+0x1b0>)
 8002590:	2206      	movs	r2, #6
 8002592:	701a      	strb	r2, [r3, #0]
			break;
 8002594:	e09b      	b.n	80026ce <ScrollUp+0x196>
			line--;
 8002596:	4b54      	ldr	r3, [pc, #336]	; (80026e8 <ScrollUp+0x1b0>)
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	3b01      	subs	r3, #1
 800259c:	b2da      	uxtb	r2, r3
 800259e:	4b52      	ldr	r3, [pc, #328]	; (80026e8 <ScrollUp+0x1b0>)
 80025a0:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 80025a2:	4b51      	ldr	r3, [pc, #324]	; (80026e8 <ScrollUp+0x1b0>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d102      	bne.n	80025b0 <ScrollUp+0x78>
				line = Maximum_PID_line;
 80025aa:	4b4f      	ldr	r3, [pc, #316]	; (80026e8 <ScrollUp+0x1b0>)
 80025ac:	2204      	movs	r2, #4
 80025ae:	701a      	strb	r2, [r3, #0]
			if (Kp_modify_flag == 1)
 80025b0:	4b4e      	ldr	r3, [pc, #312]	; (80026ec <ScrollUp+0x1b4>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d115      	bne.n	80025e4 <ScrollUp+0xac>
				Kp += 0.2;
 80025b8:	4b4d      	ldr	r3, [pc, #308]	; (80026f0 <ScrollUp+0x1b8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ffcb 	bl	8000558 <__aeabi_f2d>
 80025c2:	a345      	add	r3, pc, #276	; (adr r3, 80026d8 <ScrollUp+0x1a0>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fd fe68 	bl	800029c <__adddf3>
 80025cc:	4603      	mov	r3, r0
 80025ce:	460c      	mov	r4, r1
 80025d0:	4618      	mov	r0, r3
 80025d2:	4621      	mov	r1, r4
 80025d4:	f7fe fb10 	bl	8000bf8 <__aeabi_d2f>
 80025d8:	4602      	mov	r2, r0
 80025da:	4b45      	ldr	r3, [pc, #276]	; (80026f0 <ScrollUp+0x1b8>)
 80025dc:	601a      	str	r2, [r3, #0]
				line = 1;
 80025de:	4b42      	ldr	r3, [pc, #264]	; (80026e8 <ScrollUp+0x1b0>)
 80025e0:	2201      	movs	r2, #1
 80025e2:	701a      	strb	r2, [r3, #0]
			if (Ki_modify_flag == 1)
 80025e4:	4b43      	ldr	r3, [pc, #268]	; (80026f4 <ScrollUp+0x1bc>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d115      	bne.n	8002618 <ScrollUp+0xe0>
				Ki += 0.2;
 80025ec:	4b42      	ldr	r3, [pc, #264]	; (80026f8 <ScrollUp+0x1c0>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fd ffb1 	bl	8000558 <__aeabi_f2d>
 80025f6:	a338      	add	r3, pc, #224	; (adr r3, 80026d8 <ScrollUp+0x1a0>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	f7fd fe4e 	bl	800029c <__adddf3>
 8002600:	4603      	mov	r3, r0
 8002602:	460c      	mov	r4, r1
 8002604:	4618      	mov	r0, r3
 8002606:	4621      	mov	r1, r4
 8002608:	f7fe faf6 	bl	8000bf8 <__aeabi_d2f>
 800260c:	4602      	mov	r2, r0
 800260e:	4b3a      	ldr	r3, [pc, #232]	; (80026f8 <ScrollUp+0x1c0>)
 8002610:	601a      	str	r2, [r3, #0]
				line = 2;
 8002612:	4b35      	ldr	r3, [pc, #212]	; (80026e8 <ScrollUp+0x1b0>)
 8002614:	2202      	movs	r2, #2
 8002616:	701a      	strb	r2, [r3, #0]
			if (Kd_modify_flag == 1)
 8002618:	4b38      	ldr	r3, [pc, #224]	; (80026fc <ScrollUp+0x1c4>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d115      	bne.n	800264c <ScrollUp+0x114>
				Kd += 0.2;
 8002620:	4b37      	ldr	r3, [pc, #220]	; (8002700 <ScrollUp+0x1c8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4618      	mov	r0, r3
 8002626:	f7fd ff97 	bl	8000558 <__aeabi_f2d>
 800262a:	a32b      	add	r3, pc, #172	; (adr r3, 80026d8 <ScrollUp+0x1a0>)
 800262c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002630:	f7fd fe34 	bl	800029c <__adddf3>
 8002634:	4603      	mov	r3, r0
 8002636:	460c      	mov	r4, r1
 8002638:	4618      	mov	r0, r3
 800263a:	4621      	mov	r1, r4
 800263c:	f7fe fadc 	bl	8000bf8 <__aeabi_d2f>
 8002640:	4602      	mov	r2, r0
 8002642:	4b2f      	ldr	r3, [pc, #188]	; (8002700 <ScrollUp+0x1c8>)
 8002644:	601a      	str	r2, [r3, #0]
				line = 3;
 8002646:	4b28      	ldr	r3, [pc, #160]	; (80026e8 <ScrollUp+0x1b0>)
 8002648:	2203      	movs	r2, #3
 800264a:	701a      	strb	r2, [r3, #0]
			Menu_system_control(PID_Menu, line);
 800264c:	4b26      	ldr	r3, [pc, #152]	; (80026e8 <ScrollUp+0x1b0>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	4619      	mov	r1, r3
 8002652:	2003      	movs	r0, #3
 8002654:	f7fe fca0 	bl	8000f98 <Menu_system_control>
			break;
 8002658:	e03c      	b.n	80026d4 <ScrollUp+0x19c>
			line--;
 800265a:	4b23      	ldr	r3, [pc, #140]	; (80026e8 <ScrollUp+0x1b0>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	3b01      	subs	r3, #1
 8002660:	b2da      	uxtb	r2, r3
 8002662:	4b21      	ldr	r3, [pc, #132]	; (80026e8 <ScrollUp+0x1b0>)
 8002664:	701a      	strb	r2, [r3, #0]
			if (line < Number_of_Menu_firstline)
 8002666:	4b20      	ldr	r3, [pc, #128]	; (80026e8 <ScrollUp+0x1b0>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d102      	bne.n	8002674 <ScrollUp+0x13c>
				line = Maximum_Engine_line;
 800266e:	4b1e      	ldr	r3, [pc, #120]	; (80026e8 <ScrollUp+0x1b0>)
 8002670:	2203      	movs	r2, #3
 8002672:	701a      	strb	r2, [r3, #0]
			if (Left_modify_flag == 1)
 8002674:	4b23      	ldr	r3, [pc, #140]	; (8002704 <ScrollUp+0x1cc>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d111      	bne.n	80026a0 <ScrollUp+0x168>
				Left += 100;
 800267c:	4b22      	ldr	r3, [pc, #136]	; (8002708 <ScrollUp+0x1d0>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	3364      	adds	r3, #100	; 0x64
 8002682:	b29a      	uxth	r2, r3
 8002684:	4b20      	ldr	r3, [pc, #128]	; (8002708 <ScrollUp+0x1d0>)
 8002686:	801a      	strh	r2, [r3, #0]
				line = 1;
 8002688:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <ScrollUp+0x1b0>)
 800268a:	2201      	movs	r2, #1
 800268c:	701a      	strb	r2, [r3, #0]
				if (Left >= 7200)
 800268e:	4b1e      	ldr	r3, [pc, #120]	; (8002708 <ScrollUp+0x1d0>)
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 8002696:	d303      	bcc.n	80026a0 <ScrollUp+0x168>
					Left = 7200;
 8002698:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <ScrollUp+0x1d0>)
 800269a:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800269e:	801a      	strh	r2, [r3, #0]
			if (Right_modify_flag == 1)
 80026a0:	4b1a      	ldr	r3, [pc, #104]	; (800270c <ScrollUp+0x1d4>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d114      	bne.n	80026d2 <ScrollUp+0x19a>
				Right += 100;
 80026a8:	4b19      	ldr	r3, [pc, #100]	; (8002710 <ScrollUp+0x1d8>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	3364      	adds	r3, #100	; 0x64
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b17      	ldr	r3, [pc, #92]	; (8002710 <ScrollUp+0x1d8>)
 80026b2:	801a      	strh	r2, [r3, #0]
				line = 2;
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <ScrollUp+0x1b0>)
 80026b6:	2202      	movs	r2, #2
 80026b8:	701a      	strb	r2, [r3, #0]
				if (Right >= 7200)
 80026ba:	4b15      	ldr	r3, [pc, #84]	; (8002710 <ScrollUp+0x1d8>)
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 80026c2:	d306      	bcc.n	80026d2 <ScrollUp+0x19a>
					Right = 7200;
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <ScrollUp+0x1d8>)
 80026c6:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 80026ca:	801a      	strh	r2, [r3, #0]
			break;
 80026cc:	e001      	b.n	80026d2 <ScrollUp+0x19a>
			break;
 80026ce:	bf00      	nop
 80026d0:	e000      	b.n	80026d4 <ScrollUp+0x19c>
			break;
 80026d2:	bf00      	nop
}
 80026d4:	bf00      	nop
 80026d6:	bd98      	pop	{r3, r4, r7, pc}
 80026d8:	9999999a 	.word	0x9999999a
 80026dc:	3fc99999 	.word	0x3fc99999
 80026e0:	40020800 	.word	0x40020800
 80026e4:	20000001 	.word	0x20000001
 80026e8:	20000002 	.word	0x20000002
 80026ec:	20000220 	.word	0x20000220
 80026f0:	2000022c 	.word	0x2000022c
 80026f4:	20000221 	.word	0x20000221
 80026f8:	20000230 	.word	0x20000230
 80026fc:	20000222 	.word	0x20000222
 8002700:	20000234 	.word	0x20000234
 8002704:	20000223 	.word	0x20000223
 8002708:	20000226 	.word	0x20000226
 800270c:	20000224 	.word	0x20000224
 8002710:	20000228 	.word	0x20000228

08002714 <SelectItem>:
void SelectItem(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0) //Select button
 8002718:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800271c:	4818      	ldr	r0, [pc, #96]	; (8002780 <SelectItem+0x6c>)
 800271e:	f002 fc0d 	bl	8004f3c <HAL_GPIO_ReadPin>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d129      	bne.n	800277c <SelectItem+0x68>
	{
		while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8002728:	e002      	b.n	8002730 <SelectItem+0x1c>
		{
			HAL_Delay(50);
 800272a:	2032      	movs	r0, #50	; 0x32
 800272c:	f000 fdae 	bl	800328c <HAL_Delay>
		while (HAL_GPIO_ReadPin(ButtonB_GPIO_Port, ButtonB_Pin) == 0)
 8002730:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002734:	4812      	ldr	r0, [pc, #72]	; (8002780 <SelectItem+0x6c>)
 8002736:	f002 fc01 	bl	8004f3c <HAL_GPIO_ReadPin>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0f4      	beq.n	800272a <SelectItem+0x16>
		}
		executeAction(line);
 8002740:	4b10      	ldr	r3, [pc, #64]	; (8002784 <SelectItem+0x70>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f867 	bl	8001818 <executeAction>
		if (Kp_modify_flag == 1 || Ki_modify_flag == 1 || Kd_modify_flag == 1
 800274a:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <SelectItem+0x74>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d00f      	beq.n	8002772 <SelectItem+0x5e>
 8002752:	4b0e      	ldr	r3, [pc, #56]	; (800278c <SelectItem+0x78>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d00b      	beq.n	8002772 <SelectItem+0x5e>
 800275a:	4b0d      	ldr	r3, [pc, #52]	; (8002790 <SelectItem+0x7c>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d007      	beq.n	8002772 <SelectItem+0x5e>
				|| Right_modify_flag == 1 || Left_modify_flag == 1)
 8002762:	4b0c      	ldr	r3, [pc, #48]	; (8002794 <SelectItem+0x80>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d003      	beq.n	8002772 <SelectItem+0x5e>
 800276a:	4b0b      	ldr	r3, [pc, #44]	; (8002798 <SelectItem+0x84>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d101      	bne.n	8002776 <SelectItem+0x62>
		{
			__NOP();
 8002772:	bf00      	nop
		else
		{
			line = 1;
		}
	}
}
 8002774:	e002      	b.n	800277c <SelectItem+0x68>
			line = 1;
 8002776:	4b03      	ldr	r3, [pc, #12]	; (8002784 <SelectItem+0x70>)
 8002778:	2201      	movs	r2, #1
 800277a:	701a      	strb	r2, [r3, #0]
}
 800277c:	bf00      	nop
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40020800 	.word	0x40020800
 8002784:	20000002 	.word	0x20000002
 8002788:	20000220 	.word	0x20000220
 800278c:	20000221 	.word	0x20000221
 8002790:	20000222 	.word	0x20000222
 8002794:	20000224 	.word	0x20000224
 8002798:	20000223 	.word	0x20000223
 800279c:	00000000 	.word	0x00000000

080027a0 <MultifunctionButton>:
void MultifunctionButton(void)
{
 80027a0:	b598      	push	{r3, r4, r7, lr}
 80027a2:	af00      	add	r7, sp, #0
	switch (Menu_type)
 80027a4:	4b84      	ldr	r3, [pc, #528]	; (80029b8 <MultifunctionButton+0x218>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b05      	cmp	r3, #5
 80027aa:	f200 80ff 	bhi.w	80029ac <MultifunctionButton+0x20c>
 80027ae:	a201      	add	r2, pc, #4	; (adr r2, 80027b4 <MultifunctionButton+0x14>)
 80027b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b4:	080027cd 	.word	0x080027cd
 80027b8:	080027e1 	.word	0x080027e1
 80027bc:	080029ad 	.word	0x080029ad
 80027c0:	0800280d 	.word	0x0800280d
 80027c4:	0800291d 	.word	0x0800291d
 80027c8:	08002999 	.word	0x08002999
	{
	case Running_menu:
		Menu_type = Main_menu;
 80027cc:	4b7a      	ldr	r3, [pc, #488]	; (80029b8 <MultifunctionButton+0x218>)
 80027ce:	2201      	movs	r2, #1
 80027d0:	701a      	strb	r2, [r3, #0]
		line = 1;
 80027d2:	4b7a      	ldr	r3, [pc, #488]	; (80029bc <MultifunctionButton+0x21c>)
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]
		cancer_running = 0;
 80027d8:	4b79      	ldr	r3, [pc, #484]	; (80029c0 <MultifunctionButton+0x220>)
 80027da:	2200      	movs	r2, #0
 80027dc:	701a      	strb	r2, [r3, #0]
		break;
 80027de:	e0e5      	b.n	80029ac <MultifunctionButton+0x20c>
	case Main_menu:
		line++;
 80027e0:	4b76      	ldr	r3, [pc, #472]	; (80029bc <MultifunctionButton+0x21c>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	3301      	adds	r3, #1
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	4b74      	ldr	r3, [pc, #464]	; (80029bc <MultifunctionButton+0x21c>)
 80027ea:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_Menu_line)
 80027ec:	4b73      	ldr	r3, [pc, #460]	; (80029bc <MultifunctionButton+0x21c>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b06      	cmp	r3, #6
 80027f2:	d902      	bls.n	80027fa <MultifunctionButton+0x5a>
		{
			line = Number_of_Menu_firstline;
 80027f4:	4b71      	ldr	r3, [pc, #452]	; (80029bc <MultifunctionButton+0x21c>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	701a      	strb	r2, [r3, #0]
		}
		Menu_system_control(Menu_type, line);
 80027fa:	4b6f      	ldr	r3, [pc, #444]	; (80029b8 <MultifunctionButton+0x218>)
 80027fc:	781a      	ldrb	r2, [r3, #0]
 80027fe:	4b6f      	ldr	r3, [pc, #444]	; (80029bc <MultifunctionButton+0x21c>)
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f7fe fbc7 	bl	8000f98 <Menu_system_control>
		break;
 800280a:	e0cf      	b.n	80029ac <MultifunctionButton+0x20c>
	case PID_Menu:
		line++;
 800280c:	4b6b      	ldr	r3, [pc, #428]	; (80029bc <MultifunctionButton+0x21c>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	b2da      	uxtb	r2, r3
 8002814:	4b69      	ldr	r3, [pc, #420]	; (80029bc <MultifunctionButton+0x21c>)
 8002816:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_PID_line)
 8002818:	4b68      	ldr	r3, [pc, #416]	; (80029bc <MultifunctionButton+0x21c>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b04      	cmp	r3, #4
 800281e:	d902      	bls.n	8002826 <MultifunctionButton+0x86>
		{
			line = Number_of_Menu_firstline;
 8002820:	4b66      	ldr	r3, [pc, #408]	; (80029bc <MultifunctionButton+0x21c>)
 8002822:	2201      	movs	r2, #1
 8002824:	701a      	strb	r2, [r3, #0]
		}
		if (Kp_modify_flag == 1)
 8002826:	4b67      	ldr	r3, [pc, #412]	; (80029c4 <MultifunctionButton+0x224>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d121      	bne.n	8002872 <MultifunctionButton+0xd2>
		{
			Kp -= 0.2;
 800282e:	4b66      	ldr	r3, [pc, #408]	; (80029c8 <MultifunctionButton+0x228>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fe90 	bl	8000558 <__aeabi_f2d>
 8002838:	a35d      	add	r3, pc, #372	; (adr r3, 80029b0 <MultifunctionButton+0x210>)
 800283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283e:	f7fd fd2b 	bl	8000298 <__aeabi_dsub>
 8002842:	4603      	mov	r3, r0
 8002844:	460c      	mov	r4, r1
 8002846:	4618      	mov	r0, r3
 8002848:	4621      	mov	r1, r4
 800284a:	f7fe f9d5 	bl	8000bf8 <__aeabi_d2f>
 800284e:	4602      	mov	r2, r0
 8002850:	4b5d      	ldr	r3, [pc, #372]	; (80029c8 <MultifunctionButton+0x228>)
 8002852:	601a      	str	r2, [r3, #0]
			line = 1;
 8002854:	4b59      	ldr	r3, [pc, #356]	; (80029bc <MultifunctionButton+0x21c>)
 8002856:	2201      	movs	r2, #1
 8002858:	701a      	strb	r2, [r3, #0]
			if (Kp <= 0)
 800285a:	4b5b      	ldr	r3, [pc, #364]	; (80029c8 <MultifunctionButton+0x228>)
 800285c:	edd3 7a00 	vldr	s15, [r3]
 8002860:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002868:	d803      	bhi.n	8002872 <MultifunctionButton+0xd2>
				{Kp = 0;}
 800286a:	4b57      	ldr	r3, [pc, #348]	; (80029c8 <MultifunctionButton+0x228>)
 800286c:	f04f 0200 	mov.w	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
		}
		if (Ki_modify_flag == 1)
 8002872:	4b56      	ldr	r3, [pc, #344]	; (80029cc <MultifunctionButton+0x22c>)
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	2b01      	cmp	r3, #1
 8002878:	d121      	bne.n	80028be <MultifunctionButton+0x11e>
		{
			Ki -= 0.2;
 800287a:	4b55      	ldr	r3, [pc, #340]	; (80029d0 <MultifunctionButton+0x230>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f7fd fe6a 	bl	8000558 <__aeabi_f2d>
 8002884:	a34a      	add	r3, pc, #296	; (adr r3, 80029b0 <MultifunctionButton+0x210>)
 8002886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288a:	f7fd fd05 	bl	8000298 <__aeabi_dsub>
 800288e:	4603      	mov	r3, r0
 8002890:	460c      	mov	r4, r1
 8002892:	4618      	mov	r0, r3
 8002894:	4621      	mov	r1, r4
 8002896:	f7fe f9af 	bl	8000bf8 <__aeabi_d2f>
 800289a:	4602      	mov	r2, r0
 800289c:	4b4c      	ldr	r3, [pc, #304]	; (80029d0 <MultifunctionButton+0x230>)
 800289e:	601a      	str	r2, [r3, #0]
			line = 2;
 80028a0:	4b46      	ldr	r3, [pc, #280]	; (80029bc <MultifunctionButton+0x21c>)
 80028a2:	2202      	movs	r2, #2
 80028a4:	701a      	strb	r2, [r3, #0]
			if (Ki <= 0)
 80028a6:	4b4a      	ldr	r3, [pc, #296]	; (80029d0 <MultifunctionButton+0x230>)
 80028a8:	edd3 7a00 	vldr	s15, [r3]
 80028ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b4:	d803      	bhi.n	80028be <MultifunctionButton+0x11e>
				{Ki = 0;}
 80028b6:	4b46      	ldr	r3, [pc, #280]	; (80029d0 <MultifunctionButton+0x230>)
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]
		}
		if (Kd_modify_flag == 1)
 80028be:	4b45      	ldr	r3, [pc, #276]	; (80029d4 <MultifunctionButton+0x234>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d121      	bne.n	800290a <MultifunctionButton+0x16a>
		{
			Kd -= 0.2;
 80028c6:	4b44      	ldr	r3, [pc, #272]	; (80029d8 <MultifunctionButton+0x238>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7fd fe44 	bl	8000558 <__aeabi_f2d>
 80028d0:	a337      	add	r3, pc, #220	; (adr r3, 80029b0 <MultifunctionButton+0x210>)
 80028d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d6:	f7fd fcdf 	bl	8000298 <__aeabi_dsub>
 80028da:	4603      	mov	r3, r0
 80028dc:	460c      	mov	r4, r1
 80028de:	4618      	mov	r0, r3
 80028e0:	4621      	mov	r1, r4
 80028e2:	f7fe f989 	bl	8000bf8 <__aeabi_d2f>
 80028e6:	4602      	mov	r2, r0
 80028e8:	4b3b      	ldr	r3, [pc, #236]	; (80029d8 <MultifunctionButton+0x238>)
 80028ea:	601a      	str	r2, [r3, #0]
			line = 3;
 80028ec:	4b33      	ldr	r3, [pc, #204]	; (80029bc <MultifunctionButton+0x21c>)
 80028ee:	2203      	movs	r2, #3
 80028f0:	701a      	strb	r2, [r3, #0]
			if (Kd <= 0)
 80028f2:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <MultifunctionButton+0x238>)
 80028f4:	edd3 7a00 	vldr	s15, [r3]
 80028f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002900:	d803      	bhi.n	800290a <MultifunctionButton+0x16a>
				{Kd = 0;}
 8002902:	4b35      	ldr	r3, [pc, #212]	; (80029d8 <MultifunctionButton+0x238>)
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
		}
		Menu_system_control(Menu_type, line);
 800290a:	4b2b      	ldr	r3, [pc, #172]	; (80029b8 <MultifunctionButton+0x218>)
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	4b2b      	ldr	r3, [pc, #172]	; (80029bc <MultifunctionButton+0x21c>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f7fe fb3f 	bl	8000f98 <Menu_system_control>
		break;
 800291a:	e047      	b.n	80029ac <MultifunctionButton+0x20c>
	case Engine_menu:
		line++;
 800291c:	4b27      	ldr	r3, [pc, #156]	; (80029bc <MultifunctionButton+0x21c>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	3301      	adds	r3, #1
 8002922:	b2da      	uxtb	r2, r3
 8002924:	4b25      	ldr	r3, [pc, #148]	; (80029bc <MultifunctionButton+0x21c>)
 8002926:	701a      	strb	r2, [r3, #0]
		if (line > Maximum_Engine_line)
 8002928:	4b24      	ldr	r3, [pc, #144]	; (80029bc <MultifunctionButton+0x21c>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b03      	cmp	r3, #3
 800292e:	d902      	bls.n	8002936 <MultifunctionButton+0x196>
		{
			line = Number_of_Menu_firstline;
 8002930:	4b22      	ldr	r3, [pc, #136]	; (80029bc <MultifunctionButton+0x21c>)
 8002932:	2201      	movs	r2, #1
 8002934:	701a      	strb	r2, [r3, #0]
		}
		if (Left_modify_flag == 1)
 8002936:	4b29      	ldr	r3, [pc, #164]	; (80029dc <MultifunctionButton+0x23c>)
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d10f      	bne.n	800295e <MultifunctionButton+0x1be>
		{
			Left -= 100;
 800293e:	4b28      	ldr	r3, [pc, #160]	; (80029e0 <MultifunctionButton+0x240>)
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	3b64      	subs	r3, #100	; 0x64
 8002944:	b29a      	uxth	r2, r3
 8002946:	4b26      	ldr	r3, [pc, #152]	; (80029e0 <MultifunctionButton+0x240>)
 8002948:	801a      	strh	r2, [r3, #0]
			line = 1;
 800294a:	4b1c      	ldr	r3, [pc, #112]	; (80029bc <MultifunctionButton+0x21c>)
 800294c:	2201      	movs	r2, #1
 800294e:	701a      	strb	r2, [r3, #0]
			if (Left <= 0)
 8002950:	4b23      	ldr	r3, [pc, #140]	; (80029e0 <MultifunctionButton+0x240>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d102      	bne.n	800295e <MultifunctionButton+0x1be>
				{Left = 0;}
 8002958:	4b21      	ldr	r3, [pc, #132]	; (80029e0 <MultifunctionButton+0x240>)
 800295a:	2200      	movs	r2, #0
 800295c:	801a      	strh	r2, [r3, #0]
		}
		if (Right_modify_flag == 1)
 800295e:	4b21      	ldr	r3, [pc, #132]	; (80029e4 <MultifunctionButton+0x244>)
 8002960:	781b      	ldrb	r3, [r3, #0]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d10f      	bne.n	8002986 <MultifunctionButton+0x1e6>
		{
			Right -= 100;
 8002966:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <MultifunctionButton+0x248>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	3b64      	subs	r3, #100	; 0x64
 800296c:	b29a      	uxth	r2, r3
 800296e:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <MultifunctionButton+0x248>)
 8002970:	801a      	strh	r2, [r3, #0]
			line = 2;
 8002972:	4b12      	ldr	r3, [pc, #72]	; (80029bc <MultifunctionButton+0x21c>)
 8002974:	2202      	movs	r2, #2
 8002976:	701a      	strb	r2, [r3, #0]
			if (Right <= 0)
 8002978:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <MultifunctionButton+0x248>)
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d102      	bne.n	8002986 <MultifunctionButton+0x1e6>
				{Right = 0;}
 8002980:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <MultifunctionButton+0x248>)
 8002982:	2200      	movs	r2, #0
 8002984:	801a      	strh	r2, [r3, #0]
		}
		Menu_system_control(Menu_type, line);
 8002986:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <MultifunctionButton+0x218>)
 8002988:	781a      	ldrb	r2, [r3, #0]
 800298a:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <MultifunctionButton+0x21c>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	4619      	mov	r1, r3
 8002990:	4610      	mov	r0, r2
 8002992:	f7fe fb01 	bl	8000f98 <Menu_system_control>
		break;
 8002996:	e009      	b.n	80029ac <MultifunctionButton+0x20c>
	case LineDetect_Show:
		Menu_type = Main_menu;
 8002998:	4b07      	ldr	r3, [pc, #28]	; (80029b8 <MultifunctionButton+0x218>)
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
		line = 1;
 800299e:	4b07      	ldr	r3, [pc, #28]	; (80029bc <MultifunctionButton+0x21c>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	701a      	strb	r2, [r3, #0]
		cancer_menu = 0;
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <MultifunctionButton+0x24c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	701a      	strb	r2, [r3, #0]
		break;
 80029aa:	bf00      	nop
	}
}
 80029ac:	bf00      	nop
 80029ae:	bd98      	pop	{r3, r4, r7, pc}
 80029b0:	9999999a 	.word	0x9999999a
 80029b4:	3fc99999 	.word	0x3fc99999
 80029b8:	20000001 	.word	0x20000001
 80029bc:	20000002 	.word	0x20000002
 80029c0:	20000005 	.word	0x20000005
 80029c4:	20000220 	.word	0x20000220
 80029c8:	2000022c 	.word	0x2000022c
 80029cc:	20000221 	.word	0x20000221
 80029d0:	20000230 	.word	0x20000230
 80029d4:	20000222 	.word	0x20000222
 80029d8:	20000234 	.word	0x20000234
 80029dc:	20000223 	.word	0x20000223
 80029e0:	20000226 	.word	0x20000226
 80029e4:	20000224 	.word	0x20000224
 80029e8:	20000228 	.word	0x20000228
 80029ec:	20000004 	.word	0x20000004

080029f0 <HAL_GPIO_EXTI_Callback>:

//Deboucing button program
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ButtonC_Pin && stateBTNC == 1)
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a00:	d10a      	bne.n	8002a18 <HAL_GPIO_EXTI_Callback+0x28>
 8002a02:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <HAL_GPIO_EXTI_Callback+0x34>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d106      	bne.n	8002a18 <HAL_GPIO_EXTI_Callback+0x28>
	{
		HAL_TIM_Base_Start_IT(&htim5);
 8002a0a:	4807      	ldr	r0, [pc, #28]	; (8002a28 <HAL_GPIO_EXTI_Callback+0x38>)
 8002a0c:	f003 fbad 	bl	800616a <HAL_TIM_Base_Start_IT>
		stateBTNC = 0;
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <HAL_GPIO_EXTI_Callback+0x34>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	701a      	strb	r2, [r3, #0]
 8002a16:	e000      	b.n	8002a1a <HAL_GPIO_EXTI_Callback+0x2a>
	}

	else
	{
		__NOP();
 8002a18:	bf00      	nop
	}
}
 8002a1a:	bf00      	nop
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	20000003 	.word	0x20000003
 8002a28:	20000398 	.word	0x20000398

08002a2c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim5.Instance)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b0d      	ldr	r3, [pc, #52]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d112      	bne.n	8002a66 <HAL_TIM_PeriodElapsedCallback+0x3a>
	{
		if (HAL_GPIO_ReadPin(ButtonC_GPIO_Port, ButtonC_Pin)
 8002a40:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a44:	480b      	ldr	r0, [pc, #44]	; (8002a74 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a46:	f002 fa79 	bl	8004f3c <HAL_GPIO_ReadPin>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10a      	bne.n	8002a66 <HAL_TIM_PeriodElapsedCallback+0x3a>
				== GPIO_PIN_RESET)
		{
			MultifunctionButton();
 8002a50:	f7ff fea6 	bl	80027a0 <MultifunctionButton>
			menu_display = 1;
 8002a54:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002a56:	2201      	movs	r2, #1
 8002a58:	701a      	strb	r2, [r3, #0]
			stateBTNC = 1;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	; (8002a7c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim5);
 8002a60:	4803      	ldr	r0, [pc, #12]	; (8002a70 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002a62:	f003 fba6 	bl	80061b2 <HAL_TIM_Base_Stop_IT>

		}
	}
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	20000398 	.word	0x20000398
 8002a74:	40020800 	.word	0x40020800
 8002a78:	20000000 	.word	0x20000000
 8002a7c:	20000003 	.word	0x20000003

08002a80 <ReadFlash>:
void ReadFlash(void)
{
 8002a80:	b590      	push	{r4, r7, lr}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
	Flash_Read_Data(0x08020000, PID_Rx);
 8002a86:	4921      	ldr	r1, [pc, #132]	; (8002b0c <ReadFlash+0x8c>)
 8002a88:	4821      	ldr	r0, [pc, #132]	; (8002b10 <ReadFlash+0x90>)
 8002a8a:	f7ff f865 	bl	8001b58 <Flash_Read_Data>
	Convert_To_Str(PID_Rx, string_2);
 8002a8e:	4921      	ldr	r1, [pc, #132]	; (8002b14 <ReadFlash+0x94>)
 8002a90:	481e      	ldr	r0, [pc, #120]	; (8002b0c <ReadFlash+0x8c>)
 8002a92:	f7ff f880 	bl	8001b96 <Convert_To_Str>
	char *KpinString = strtok(string_2," ");
 8002a96:	4920      	ldr	r1, [pc, #128]	; (8002b18 <ReadFlash+0x98>)
 8002a98:	481e      	ldr	r0, [pc, #120]	; (8002b14 <ReadFlash+0x94>)
 8002a9a:	f006 f94d 	bl	8008d38 <strtok>
 8002a9e:	60f8      	str	r0, [r7, #12]
	char *KiinString = strtok(NULL," ");
 8002aa0:	491d      	ldr	r1, [pc, #116]	; (8002b18 <ReadFlash+0x98>)
 8002aa2:	2000      	movs	r0, #0
 8002aa4:	f006 f948 	bl	8008d38 <strtok>
 8002aa8:	60b8      	str	r0, [r7, #8]
	char *KdinString = strtok(NULL," ");
 8002aaa:	491b      	ldr	r1, [pc, #108]	; (8002b18 <ReadFlash+0x98>)
 8002aac:	2000      	movs	r0, #0
 8002aae:	f006 f943 	bl	8008d38 <strtok>
 8002ab2:	6078      	str	r0, [r7, #4]
	Kp = strtod(KpinString, NULL);
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f006 f92a 	bl	8008d10 <strtod>
 8002abc:	ec54 3b10 	vmov	r3, r4, d0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	4621      	mov	r1, r4
 8002ac4:	f7fe f898 	bl	8000bf8 <__aeabi_d2f>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	4b14      	ldr	r3, [pc, #80]	; (8002b1c <ReadFlash+0x9c>)
 8002acc:	601a      	str	r2, [r3, #0]
	Ki = strtod(KiinString, NULL);
 8002ace:	2100      	movs	r1, #0
 8002ad0:	68b8      	ldr	r0, [r7, #8]
 8002ad2:	f006 f91d 	bl	8008d10 <strtod>
 8002ad6:	ec54 3b10 	vmov	r3, r4, d0
 8002ada:	4618      	mov	r0, r3
 8002adc:	4621      	mov	r1, r4
 8002ade:	f7fe f88b 	bl	8000bf8 <__aeabi_d2f>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4b0e      	ldr	r3, [pc, #56]	; (8002b20 <ReadFlash+0xa0>)
 8002ae6:	601a      	str	r2, [r3, #0]
	Kd = strtod(KdinString, NULL);
 8002ae8:	2100      	movs	r1, #0
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f006 f910 	bl	8008d10 <strtod>
 8002af0:	ec54 3b10 	vmov	r3, r4, d0
 8002af4:	4618      	mov	r0, r3
 8002af6:	4621      	mov	r1, r4
 8002af8:	f7fe f87e 	bl	8000bf8 <__aeabi_d2f>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <ReadFlash+0xa4>)
 8002b00:	601a      	str	r2, [r3, #0]

}
 8002b02:	bf00      	nop
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd90      	pop	{r4, r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	20000468 	.word	0x20000468
 8002b10:	08020000 	.word	0x08020000
 8002b14:	20000568 	.word	0x20000568
 8002b18:	0800b104 	.word	0x0800b104
 8002b1c:	2000022c 	.word	0x2000022c
 8002b20:	20000230 	.word	0x20000230
 8002b24:	20000234 	.word	0x20000234

08002b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b2c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002b2e:	e7fe      	b.n	8002b2e <Error_Handler+0x6>

08002b30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	4b10      	ldr	r3, [pc, #64]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b44:	6453      	str	r3, [r2, #68]	; 0x44
 8002b46:	4b0d      	ldr	r3, [pc, #52]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b4e:	607b      	str	r3, [r7, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b52:	2300      	movs	r3, #0
 8002b54:	603b      	str	r3, [r7, #0]
 8002b56:	4b09      	ldr	r3, [pc, #36]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	4a08      	ldr	r2, [pc, #32]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b60:	6413      	str	r3, [r2, #64]	; 0x40
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_MspInit+0x4c>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800

08002b80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	; 0x28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b88:	f107 0314 	add.w	r3, r7, #20
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	609a      	str	r2, [r3, #8]
 8002b94:	60da      	str	r2, [r3, #12]
 8002b96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a33      	ldr	r2, [pc, #204]	; (8002c6c <HAL_ADC_MspInit+0xec>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d15f      	bne.n	8002c62 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	613b      	str	r3, [r7, #16]
 8002ba6:	4b32      	ldr	r3, [pc, #200]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002baa:	4a31      	ldr	r2, [pc, #196]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb2:	4b2f      	ldr	r3, [pc, #188]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
 8002bc2:	4b2b      	ldr	r3, [pc, #172]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	4a2a      	ldr	r2, [pc, #168]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bce:	4b28      	ldr	r3, [pc, #160]	; (8002c70 <HAL_ADC_MspInit+0xf0>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	60fb      	str	r3, [r7, #12]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002bda:	23fc      	movs	r3, #252	; 0xfc
 8002bdc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bde:	2303      	movs	r3, #3
 8002be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be6:	f107 0314 	add.w	r3, r7, #20
 8002bea:	4619      	mov	r1, r3
 8002bec:	4821      	ldr	r0, [pc, #132]	; (8002c74 <HAL_ADC_MspInit+0xf4>)
 8002bee:	f002 f823 	bl	8004c38 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002bf2:	4b21      	ldr	r3, [pc, #132]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002bf4:	4a21      	ldr	r2, [pc, #132]	; (8002c7c <HAL_ADC_MspInit+0xfc>)
 8002bf6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002bf8:	4b1f      	ldr	r3, [pc, #124]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bfe:	4b1e      	ldr	r3, [pc, #120]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c04:	4b1c      	ldr	r3, [pc, #112]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002c0a:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c12:	4b19      	ldr	r3, [pc, #100]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002c22:	4b15      	ldr	r3, [pc, #84]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c28:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002c2a:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c30:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002c36:	4810      	ldr	r0, [pc, #64]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c38:	f001 f99e 	bl	8003f78 <HAL_DMA_Init>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002c42:	f7ff ff71 	bl	8002b28 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a0b      	ldr	r2, [pc, #44]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c4a:	639a      	str	r2, [r3, #56]	; 0x38
 8002c4c:	4a0a      	ldr	r2, [pc, #40]	; (8002c78 <HAL_ADC_MspInit+0xf8>)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002c52:	2200      	movs	r2, #0
 8002c54:	2100      	movs	r1, #0
 8002c56:	2012      	movs	r0, #18
 8002c58:	f001 f953 	bl	8003f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002c5c:	2012      	movs	r0, #18
 8002c5e:	f001 f96c 	bl	8003f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c62:	bf00      	nop
 8002c64:	3728      	adds	r7, #40	; 0x28
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	40012000 	.word	0x40012000
 8002c70:	40023800 	.word	0x40023800
 8002c74:	40020000 	.word	0x40020000
 8002c78:	20000480 	.word	0x20000480
 8002c7c:	40026410 	.word	0x40026410

08002c80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b08a      	sub	sp, #40	; 0x28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c88:	f107 0314 	add.w	r3, r7, #20
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	60da      	str	r2, [r3, #12]
 8002c96:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a28      	ldr	r2, [pc, #160]	; (8002d40 <HAL_I2C_MspInit+0xc0>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d14a      	bne.n	8002d38 <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	613b      	str	r3, [r7, #16]
 8002ca6:	4b27      	ldr	r3, [pc, #156]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	4a26      	ldr	r2, [pc, #152]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cb2:	4b24      	ldr	r3, [pc, #144]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	613b      	str	r3, [r7, #16]
 8002cbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	4b20      	ldr	r3, [pc, #128]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	4a1f      	ldr	r2, [pc, #124]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002cc8:	f043 0302 	orr.w	r3, r3, #2
 8002ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cce:	4b1d      	ldr	r3, [pc, #116]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PA8     ------> I2C3_SCL
    PB4     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002cda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ce0:	2312      	movs	r3, #18
 8002ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002cec:	2304      	movs	r3, #4
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf0:	f107 0314 	add.w	r3, r7, #20
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4814      	ldr	r0, [pc, #80]	; (8002d48 <HAL_I2C_MspInit+0xc8>)
 8002cf8:	f001 ff9e 	bl	8004c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002cfc:	2310      	movs	r3, #16
 8002cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d00:	2312      	movs	r3, #18
 8002d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d04:	2301      	movs	r3, #1
 8002d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8002d0c:	2309      	movs	r3, #9
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d10:	f107 0314 	add.w	r3, r7, #20
 8002d14:	4619      	mov	r1, r3
 8002d16:	480d      	ldr	r0, [pc, #52]	; (8002d4c <HAL_I2C_MspInit+0xcc>)
 8002d18:	f001 ff8e 	bl	8004c38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	60bb      	str	r3, [r7, #8]
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	4a07      	ldr	r2, [pc, #28]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002d26:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2c:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_I2C_MspInit+0xc4>)
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d34:	60bb      	str	r3, [r7, #8]
 8002d36:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002d38:	bf00      	nop
 8002d3a:	3728      	adds	r7, #40	; 0x28
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40005c00 	.word	0x40005c00
 8002d44:	40023800 	.word	0x40023800
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	40020400 	.word	0x40020400

08002d50 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08c      	sub	sp, #48	; 0x30
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d58:	f107 031c 	add.w	r3, r7, #28
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	60da      	str	r2, [r3, #12]
 8002d66:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d70:	d14b      	bne.n	8002e0a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	61bb      	str	r3, [r7, #24]
 8002d76:	4b3f      	ldr	r3, [pc, #252]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	4a3e      	ldr	r2, [pc, #248]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	6413      	str	r3, [r2, #64]	; 0x40
 8002d82:	4b3c      	ldr	r3, [pc, #240]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	61bb      	str	r3, [r7, #24]
 8002d8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
 8002d92:	4b38      	ldr	r3, [pc, #224]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a37      	ldr	r2, [pc, #220]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b35      	ldr	r3, [pc, #212]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	617b      	str	r3, [r7, #20]
 8002da8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	4b31      	ldr	r3, [pc, #196]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a30      	ldr	r2, [pc, #192]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b2e      	ldr	r3, [pc, #184]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dcc:	2302      	movs	r3, #2
 8002dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ddc:	f107 031c 	add.w	r3, r7, #28
 8002de0:	4619      	mov	r1, r3
 8002de2:	4825      	ldr	r0, [pc, #148]	; (8002e78 <HAL_TIM_Encoder_MspInit+0x128>)
 8002de4:	f001 ff28 	bl	8004c38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002de8:	2308      	movs	r3, #8
 8002dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2300      	movs	r3, #0
 8002df6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfc:	f107 031c 	add.w	r3, r7, #28
 8002e00:	4619      	mov	r1, r3
 8002e02:	481e      	ldr	r0, [pc, #120]	; (8002e7c <HAL_TIM_Encoder_MspInit+0x12c>)
 8002e04:	f001 ff18 	bl	8004c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002e08:	e030      	b.n	8002e6c <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	; (8002e80 <HAL_TIM_Encoder_MspInit+0x130>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d12b      	bne.n	8002e6c <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e14:	2300      	movs	r3, #0
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	4b16      	ldr	r3, [pc, #88]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	4a15      	ldr	r2, [pc, #84]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e1e:	f043 0304 	orr.w	r3, r3, #4
 8002e22:	6413      	str	r3, [r2, #64]	; 0x40
 8002e24:	4b13      	ldr	r3, [pc, #76]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e30:	2300      	movs	r3, #0
 8002e32:	60bb      	str	r3, [r7, #8]
 8002e34:	4b0f      	ldr	r3, [pc, #60]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e38:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e3a:	f043 0302 	orr.w	r3, r3, #2
 8002e3e:	6313      	str	r3, [r2, #48]	; 0x30
 8002e40:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x124>)
 8002e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e4c:	23c0      	movs	r3, #192	; 0xc0
 8002e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e50:	2302      	movs	r3, #2
 8002e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e54:	2300      	movs	r3, #0
 8002e56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e60:	f107 031c 	add.w	r3, r7, #28
 8002e64:	4619      	mov	r1, r3
 8002e66:	4805      	ldr	r0, [pc, #20]	; (8002e7c <HAL_TIM_Encoder_MspInit+0x12c>)
 8002e68:	f001 fee6 	bl	8004c38 <HAL_GPIO_Init>
}
 8002e6c:	bf00      	nop
 8002e6e:	3730      	adds	r7, #48	; 0x30
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40023800 	.word	0x40023800
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	40020400 	.word	0x40020400
 8002e80:	40000800 	.word	0x40000800

08002e84 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a0b      	ldr	r2, [pc, #44]	; (8002ec0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d10d      	bne.n	8002eb2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	60fb      	str	r3, [r7, #12]
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x40>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	4a09      	ldr	r2, [pc, #36]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x40>)
 8002ea0:	f043 0302 	orr.w	r3, r3, #2
 8002ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea6:	4b07      	ldr	r3, [pc, #28]	; (8002ec4 <HAL_TIM_PWM_MspInit+0x40>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	60fb      	str	r3, [r7, #12]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002eb2:	bf00      	nop
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40023800 	.word	0x40023800

08002ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a0e      	ldr	r2, [pc, #56]	; (8002f10 <HAL_TIM_Base_MspInit+0x48>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d115      	bne.n	8002f06 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002eda:	2300      	movs	r3, #0
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	4b0d      	ldr	r3, [pc, #52]	; (8002f14 <HAL_TIM_Base_MspInit+0x4c>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	4a0c      	ldr	r2, [pc, #48]	; (8002f14 <HAL_TIM_Base_MspInit+0x4c>)
 8002ee4:	f043 0308 	orr.w	r3, r3, #8
 8002ee8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eea:	4b0a      	ldr	r3, [pc, #40]	; (8002f14 <HAL_TIM_Base_MspInit+0x4c>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2100      	movs	r1, #0
 8002efa:	2032      	movs	r0, #50	; 0x32
 8002efc:	f001 f801 	bl	8003f02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002f00:	2032      	movs	r0, #50	; 0x32
 8002f02:	f001 f81a 	bl	8003f3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40000c00 	.word	0x40000c00
 8002f14:	40023800 	.word	0x40023800

08002f18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 030c 	add.w	r3, r7, #12
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <HAL_TIM_MspPostInit+0x68>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d11d      	bne.n	8002f76 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	4b11      	ldr	r3, [pc, #68]	; (8002f84 <HAL_TIM_MspPostInit+0x6c>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	4a10      	ldr	r2, [pc, #64]	; (8002f84 <HAL_TIM_MspPostInit+0x6c>)
 8002f44:	f043 0302 	orr.w	r3, r3, #2
 8002f48:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4a:	4b0e      	ldr	r3, [pc, #56]	; (8002f84 <HAL_TIM_MspPostInit+0x6c>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	60bb      	str	r3, [r7, #8]
 8002f54:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f56:	2303      	movs	r3, #3
 8002f58:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f66:	2302      	movs	r3, #2
 8002f68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6a:	f107 030c 	add.w	r3, r7, #12
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4805      	ldr	r0, [pc, #20]	; (8002f88 <HAL_TIM_MspPostInit+0x70>)
 8002f72:	f001 fe61 	bl	8004c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f76:	bf00      	nop
 8002f78:	3720      	adds	r7, #32
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40000400 	.word	0x40000400
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40020400 	.word	0x40020400

08002f8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08a      	sub	sp, #40	; 0x28
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f94:	f107 0314 	add.w	r3, r7, #20
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	605a      	str	r2, [r3, #4]
 8002f9e:	609a      	str	r2, [r3, #8]
 8002fa0:	60da      	str	r2, [r3, #12]
 8002fa2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a19      	ldr	r2, [pc, #100]	; (8003010 <HAL_UART_MspInit+0x84>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d12c      	bne.n	8003008 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	4b18      	ldr	r3, [pc, #96]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb6:	4a17      	ldr	r2, [pc, #92]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fb8:	f043 0320 	orr.w	r3, r3, #32
 8002fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002fbe:	4b15      	ldr	r3, [pc, #84]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc2:	f003 0320 	and.w	r3, r3, #32
 8002fc6:	613b      	str	r3, [r7, #16]
 8002fc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	4b11      	ldr	r3, [pc, #68]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a10      	ldr	r2, [pc, #64]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b0e      	ldr	r3, [pc, #56]	; (8003014 <HAL_UART_MspInit+0x88>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	60fb      	str	r3, [r7, #12]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002fe6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002fea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fec:	2302      	movs	r3, #2
 8002fee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ff8:	2308      	movs	r3, #8
 8002ffa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ffc:	f107 0314 	add.w	r3, r7, #20
 8003000:	4619      	mov	r1, r3
 8003002:	4805      	ldr	r0, [pc, #20]	; (8003018 <HAL_UART_MspInit+0x8c>)
 8003004:	f001 fe18 	bl	8004c38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003008:	bf00      	nop
 800300a:	3728      	adds	r7, #40	; 0x28
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	40011400 	.word	0x40011400
 8003014:	40023800 	.word	0x40023800
 8003018:	40020000 	.word	0x40020000

0800301c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003020:	e7fe      	b.n	8003020 <NMI_Handler+0x4>

08003022 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003022:	b480      	push	{r7}
 8003024:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003026:	e7fe      	b.n	8003026 <HardFault_Handler+0x4>

08003028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003028:	b480      	push	{r7}
 800302a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800302c:	e7fe      	b.n	800302c <MemManage_Handler+0x4>

0800302e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800302e:	b480      	push	{r7}
 8003030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003032:	e7fe      	b.n	8003032 <BusFault_Handler+0x4>

08003034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003038:	e7fe      	b.n	8003038 <UsageFault_Handler+0x4>

0800303a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800303a:	b480      	push	{r7}
 800303c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003068:	f000 f8f0 	bl	800324c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800306c:	bf00      	nop
 800306e:	bd80      	pop	{r7, pc}

08003070 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003074:	4802      	ldr	r0, [pc, #8]	; (8003080 <ADC_IRQHandler+0x10>)
 8003076:	f000 f96e 	bl	8003356 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20000420 	.word	0x20000420

08003084 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003088:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800308c:	f001 ff88 	bl	8004fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003090:	bf00      	nop
 8003092:	bd80      	pop	{r7, pc}

08003094 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003098:	4802      	ldr	r0, [pc, #8]	; (80030a4 <TIM5_IRQHandler+0x10>)
 800309a:	f003 f9a5 	bl	80063e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000398 	.word	0x20000398

080030a8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80030ac:	4802      	ldr	r0, [pc, #8]	; (80030b8 <DMA2_Stream0_IRQHandler+0x10>)
 80030ae:	f001 f869 	bl	8004184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000480 	.word	0x20000480

080030bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b086      	sub	sp, #24
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030c4:	4a14      	ldr	r2, [pc, #80]	; (8003118 <_sbrk+0x5c>)
 80030c6:	4b15      	ldr	r3, [pc, #84]	; (800311c <_sbrk+0x60>)
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030d0:	4b13      	ldr	r3, [pc, #76]	; (8003120 <_sbrk+0x64>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d102      	bne.n	80030de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030d8:	4b11      	ldr	r3, [pc, #68]	; (8003120 <_sbrk+0x64>)
 80030da:	4a12      	ldr	r2, [pc, #72]	; (8003124 <_sbrk+0x68>)
 80030dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030de:	4b10      	ldr	r3, [pc, #64]	; (8003120 <_sbrk+0x64>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d207      	bcs.n	80030fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030ec:	f004 fb42 	bl	8007774 <__errno>
 80030f0:	4602      	mov	r2, r0
 80030f2:	230c      	movs	r3, #12
 80030f4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80030f6:	f04f 33ff 	mov.w	r3, #4294967295
 80030fa:	e009      	b.n	8003110 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030fc:	4b08      	ldr	r3, [pc, #32]	; (8003120 <_sbrk+0x64>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003102:	4b07      	ldr	r3, [pc, #28]	; (8003120 <_sbrk+0x64>)
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4413      	add	r3, r2
 800310a:	4a05      	ldr	r2, [pc, #20]	; (8003120 <_sbrk+0x64>)
 800310c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800310e:	68fb      	ldr	r3, [r7, #12]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3718      	adds	r7, #24
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20010000 	.word	0x20010000
 800311c:	00000400 	.word	0x00000400
 8003120:	20000238 	.word	0x20000238
 8003124:	20000598 	.word	0x20000598

08003128 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800312c:	4b08      	ldr	r3, [pc, #32]	; (8003150 <SystemInit+0x28>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	4a07      	ldr	r2, [pc, #28]	; (8003150 <SystemInit+0x28>)
 8003134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003138:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800313c:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SystemInit+0x28>)
 800313e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003142:	609a      	str	r2, [r3, #8]
#endif
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003154:	f8df d034 	ldr.w	sp, [pc, #52]	; 800318c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003158:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800315a:	e003      	b.n	8003164 <LoopCopyDataInit>

0800315c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800315c:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800315e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003160:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003162:	3104      	adds	r1, #4

08003164 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003164:	480b      	ldr	r0, [pc, #44]	; (8003194 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003166:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003168:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800316a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800316c:	d3f6      	bcc.n	800315c <CopyDataInit>
  ldr  r2, =_sbss
 800316e:	4a0b      	ldr	r2, [pc, #44]	; (800319c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003170:	e002      	b.n	8003178 <LoopFillZerobss>

08003172 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003172:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003174:	f842 3b04 	str.w	r3, [r2], #4

08003178 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003178:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800317a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800317c:	d3f9      	bcc.n	8003172 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800317e:	f7ff ffd3 	bl	8003128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003182:	f004 fafd 	bl	8007780 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003186:	f7fe fe1d 	bl	8001dc4 <main>
  bx  lr    
 800318a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800318c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8003190:	0800b450 	.word	0x0800b450
  ldr  r0, =_sdata
 8003194:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003198:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 800319c:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 80031a0:	20000594 	.word	0x20000594

080031a4 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031a4:	e7fe      	b.n	80031a4 <DMA1_Stream0_IRQHandler>
	...

080031a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031ac:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <HAL_Init+0x40>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0d      	ldr	r2, [pc, #52]	; (80031e8 <HAL_Init+0x40>)
 80031b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_Init+0x40>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0a      	ldr	r2, [pc, #40]	; (80031e8 <HAL_Init+0x40>)
 80031be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031c4:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <HAL_Init+0x40>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a07      	ldr	r2, [pc, #28]	; (80031e8 <HAL_Init+0x40>)
 80031ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031d0:	2003      	movs	r0, #3
 80031d2:	f000 fe8b 	bl	8003eec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031d6:	2000      	movs	r0, #0
 80031d8:	f000 f808 	bl	80031ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031dc:	f7ff fca8 	bl	8002b30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	40023c00 	.word	0x40023c00

080031ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031f4:	4b12      	ldr	r3, [pc, #72]	; (8003240 <HAL_InitTick+0x54>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b12      	ldr	r3, [pc, #72]	; (8003244 <HAL_InitTick+0x58>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	4619      	mov	r1, r3
 80031fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003202:	fbb3 f3f1 	udiv	r3, r3, r1
 8003206:	fbb2 f3f3 	udiv	r3, r2, r3
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fea7 	bl	8003f5e <HAL_SYSTICK_Config>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e00e      	b.n	8003238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b0f      	cmp	r3, #15
 800321e:	d80a      	bhi.n	8003236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003220:	2200      	movs	r2, #0
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	f04f 30ff 	mov.w	r0, #4294967295
 8003228:	f000 fe6b 	bl	8003f02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800322c:	4a06      	ldr	r2, [pc, #24]	; (8003248 <HAL_InitTick+0x5c>)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	e000      	b.n	8003238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
}
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20000014 	.word	0x20000014
 8003244:	2000001c 	.word	0x2000001c
 8003248:	20000018 	.word	0x20000018

0800324c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <HAL_IncTick+0x20>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	461a      	mov	r2, r3
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <HAL_IncTick+0x24>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4413      	add	r3, r2
 800325c:	4a04      	ldr	r2, [pc, #16]	; (8003270 <HAL_IncTick+0x24>)
 800325e:	6013      	str	r3, [r2, #0]
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	2000001c 	.word	0x2000001c
 8003270:	2000056c 	.word	0x2000056c

08003274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return uwTick;
 8003278:	4b03      	ldr	r3, [pc, #12]	; (8003288 <HAL_GetTick+0x14>)
 800327a:	681b      	ldr	r3, [r3, #0]
}
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	2000056c 	.word	0x2000056c

0800328c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003294:	f7ff ffee 	bl	8003274 <HAL_GetTick>
 8003298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d005      	beq.n	80032b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032a6:	4b09      	ldr	r3, [pc, #36]	; (80032cc <HAL_Delay+0x40>)
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	4413      	add	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032b2:	bf00      	nop
 80032b4:	f7ff ffde 	bl	8003274 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d8f7      	bhi.n	80032b4 <HAL_Delay+0x28>
  {
  }
}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	2000001c 	.word	0x2000001c

080032d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d8:	2300      	movs	r3, #0
 80032da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e033      	b.n	800334e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d109      	bne.n	8003302 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff fc46 	bl	8002b80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	2b00      	cmp	r3, #0
 800330c:	d118      	bne.n	8003340 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003316:	f023 0302 	bic.w	r3, r3, #2
 800331a:	f043 0202 	orr.w	r2, r3, #2
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 fb76 	bl	8003a14 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	f023 0303 	bic.w	r3, r3, #3
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	; 0x40
 800333e:	e001      	b.n	8003344 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800334c:	7bfb      	ldrb	r3, [r7, #15]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b084      	sub	sp, #16
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	2300      	movs	r3, #0
 8003364:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b02      	cmp	r3, #2
 8003372:	bf0c      	ite	eq
 8003374:	2301      	moveq	r3, #1
 8003376:	2300      	movne	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0320 	and.w	r3, r3, #32
 8003386:	2b20      	cmp	r3, #32
 8003388:	bf0c      	ite	eq
 800338a:	2301      	moveq	r3, #1
 800338c:	2300      	movne	r3, #0
 800338e:	b2db      	uxtb	r3, r3
 8003390:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d049      	beq.n	800342c <HAL_ADC_IRQHandler+0xd6>
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d046      	beq.n	800342c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d105      	bne.n	80033b6 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d12b      	bne.n	800341c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d127      	bne.n	800341c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d006      	beq.n	80033e8 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d119      	bne.n	800341c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0220 	bic.w	r2, r2, #32
 80033f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d105      	bne.n	800341c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003414:	f043 0201 	orr.w	r2, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f9af 	bl	8003780 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f06f 0212 	mvn.w	r2, #18
 800342a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	bf0c      	ite	eq
 800343a:	2301      	moveq	r3, #1
 800343c:	2300      	movne	r3, #0
 800343e:	b2db      	uxtb	r3, r3
 8003440:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800344c:	2b80      	cmp	r3, #128	; 0x80
 800344e:	bf0c      	ite	eq
 8003450:	2301      	moveq	r3, #1
 8003452:	2300      	movne	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d057      	beq.n	800350e <HAL_ADC_IRQHandler+0x1b8>
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d054      	beq.n	800350e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	f003 0310 	and.w	r3, r3, #16
 800346c:	2b00      	cmp	r3, #0
 800346e:	d105      	bne.n	800347c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d139      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003490:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003494:	2b00      	cmp	r3, #0
 8003496:	d006      	beq.n	80034a6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d12b      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d124      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d11d      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d119      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034d8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d105      	bne.n	80034fe <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f043 0201 	orr.w	r2, r3, #1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 fc06 	bl	8003d10 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 020c 	mvn.w	r2, #12
 800350c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b01      	cmp	r3, #1
 800351a:	bf0c      	ite	eq
 800351c:	2301      	moveq	r3, #1
 800351e:	2300      	movne	r3, #0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352e:	2b40      	cmp	r3, #64	; 0x40
 8003530:	bf0c      	ite	eq
 8003532:	2301      	moveq	r3, #1
 8003534:	2300      	movne	r3, #0
 8003536:	b2db      	uxtb	r3, r3
 8003538:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d017      	beq.n	8003570 <HAL_ADC_IRQHandler+0x21a>
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d014      	beq.n	8003570 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b01      	cmp	r3, #1
 8003552:	d10d      	bne.n	8003570 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f921 	bl	80037a8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f06f 0201 	mvn.w	r2, #1
 800356e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b20      	cmp	r3, #32
 800357c:	bf0c      	ite	eq
 800357e:	2301      	moveq	r3, #1
 8003580:	2300      	movne	r3, #0
 8003582:	b2db      	uxtb	r3, r3
 8003584:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003590:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d015      	beq.n	80035d0 <HAL_ADC_IRQHandler+0x27a>
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d012      	beq.n	80035d0 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ae:	f043 0202 	orr.w	r2, r3, #2
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f06f 0220 	mvn.w	r2, #32
 80035be:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f8fb 	bl	80037bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f06f 0220 	mvn.w	r2, #32
 80035ce:	601a      	str	r2, [r3, #0]
  }
}
 80035d0:	bf00      	nop
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_ADC_Start_DMA+0x1e>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e0b1      	b.n	800375a <HAL_ADC_Start_DMA+0x182>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2201      	movs	r2, #1
 80035fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	d018      	beq.n	800363e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	689a      	ldr	r2, [r3, #8]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f042 0201 	orr.w	r2, r2, #1
 800361a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800361c:	4b51      	ldr	r3, [pc, #324]	; (8003764 <HAL_ADC_Start_DMA+0x18c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a51      	ldr	r2, [pc, #324]	; (8003768 <HAL_ADC_Start_DMA+0x190>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	0c9a      	lsrs	r2, r3, #18
 8003628:	4613      	mov	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4413      	add	r3, r2
 800362e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003630:	e002      	b.n	8003638 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	3b01      	subs	r3, #1
 8003636:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f9      	bne.n	8003632 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b01      	cmp	r3, #1
 800364a:	f040 8085 	bne.w	8003758 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003652:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003656:	f023 0301 	bic.w	r3, r3, #1
 800365a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800366c:	2b00      	cmp	r3, #0
 800366e:	d007      	beq.n	8003680 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003678:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800368c:	d106      	bne.n	800369c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003692:	f023 0206 	bic.w	r2, r3, #6
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	645a      	str	r2, [r3, #68]	; 0x44
 800369a:	e002      	b.n	80036a2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036aa:	4b30      	ldr	r3, [pc, #192]	; (800376c <HAL_ADC_Start_DMA+0x194>)
 80036ac:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b2:	4a2f      	ldr	r2, [pc, #188]	; (8003770 <HAL_ADC_Start_DMA+0x198>)
 80036b4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ba:	4a2e      	ldr	r2, [pc, #184]	; (8003774 <HAL_ADC_Start_DMA+0x19c>)
 80036bc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c2:	4a2d      	ldr	r2, [pc, #180]	; (8003778 <HAL_ADC_Start_DMA+0x1a0>)
 80036c4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80036ce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80036de:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ee:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	334c      	adds	r3, #76	; 0x4c
 80036fa:	4619      	mov	r1, r3
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f000 fce8 	bl	80040d4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f003 031f 	and.w	r3, r3, #31
 800370c:	2b00      	cmp	r3, #0
 800370e:	d10f      	bne.n	8003730 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d11c      	bne.n	8003758 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	689a      	ldr	r2, [r3, #8]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800372c:	609a      	str	r2, [r3, #8]
 800372e:	e013      	b.n	8003758 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a11      	ldr	r2, [pc, #68]	; (800377c <HAL_ADC_Start_DMA+0x1a4>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10e      	bne.n	8003758 <HAL_ADC_Start_DMA+0x180>
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d107      	bne.n	8003758 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003756:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	4618      	mov	r0, r3
 800375c:	3718      	adds	r7, #24
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000014 	.word	0x20000014
 8003768:	431bde83 	.word	0x431bde83
 800376c:	40012300 	.word	0x40012300
 8003770:	08003c0d 	.word	0x08003c0d
 8003774:	08003cc7 	.word	0x08003cc7
 8003778:	08003ce3 	.word	0x08003ce3
 800377c:	40012000 	.word	0x40012000

08003780 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b085      	sub	sp, #20
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80037da:	2300      	movs	r3, #0
 80037dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x1c>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e105      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x228>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2b09      	cmp	r3, #9
 80037fa:	d925      	bls.n	8003848 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68d9      	ldr	r1, [r3, #12]
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	b29b      	uxth	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	4613      	mov	r3, r2
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	4413      	add	r3, r2
 8003810:	3b1e      	subs	r3, #30
 8003812:	2207      	movs	r2, #7
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43da      	mvns	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	400a      	ands	r2, r1
 8003820:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68d9      	ldr	r1, [r3, #12]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	689a      	ldr	r2, [r3, #8]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	b29b      	uxth	r3, r3
 8003832:	4618      	mov	r0, r3
 8003834:	4603      	mov	r3, r0
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	4403      	add	r3, r0
 800383a:	3b1e      	subs	r3, #30
 800383c:	409a      	lsls	r2, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	430a      	orrs	r2, r1
 8003844:	60da      	str	r2, [r3, #12]
 8003846:	e022      	b.n	800388e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6919      	ldr	r1, [r3, #16]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	b29b      	uxth	r3, r3
 8003854:	461a      	mov	r2, r3
 8003856:	4613      	mov	r3, r2
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	4413      	add	r3, r2
 800385c:	2207      	movs	r2, #7
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43da      	mvns	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	400a      	ands	r2, r1
 800386a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6919      	ldr	r1, [r3, #16]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	b29b      	uxth	r3, r3
 800387c:	4618      	mov	r0, r3
 800387e:	4603      	mov	r3, r0
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	4403      	add	r3, r0
 8003884:	409a      	lsls	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	430a      	orrs	r2, r1
 800388c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b06      	cmp	r3, #6
 8003894:	d824      	bhi.n	80038e0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685a      	ldr	r2, [r3, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	4413      	add	r3, r2
 80038a6:	3b05      	subs	r3, #5
 80038a8:	221f      	movs	r2, #31
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	43da      	mvns	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	400a      	ands	r2, r1
 80038b6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	4618      	mov	r0, r3
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	3b05      	subs	r3, #5
 80038d2:	fa00 f203 	lsl.w	r2, r0, r3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	635a      	str	r2, [r3, #52]	; 0x34
 80038de:	e04c      	b.n	800397a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b0c      	cmp	r3, #12
 80038e6:	d824      	bhi.n	8003932 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685a      	ldr	r2, [r3, #4]
 80038f2:	4613      	mov	r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4413      	add	r3, r2
 80038f8:	3b23      	subs	r3, #35	; 0x23
 80038fa:	221f      	movs	r2, #31
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	43da      	mvns	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	400a      	ands	r2, r1
 8003908:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	b29b      	uxth	r3, r3
 8003916:	4618      	mov	r0, r3
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	3b23      	subs	r3, #35	; 0x23
 8003924:	fa00 f203 	lsl.w	r2, r0, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
 8003930:	e023      	b.n	800397a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	4613      	mov	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	3b41      	subs	r3, #65	; 0x41
 8003944:	221f      	movs	r2, #31
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	43da      	mvns	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	400a      	ands	r2, r1
 8003952:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	b29b      	uxth	r3, r3
 8003960:	4618      	mov	r0, r3
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	4613      	mov	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	4413      	add	r3, r2
 800396c:	3b41      	subs	r3, #65	; 0x41
 800396e:	fa00 f203 	lsl.w	r2, r0, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800397a:	4b22      	ldr	r3, [pc, #136]	; (8003a04 <HAL_ADC_ConfigChannel+0x234>)
 800397c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a21      	ldr	r2, [pc, #132]	; (8003a08 <HAL_ADC_ConfigChannel+0x238>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d109      	bne.n	800399c <HAL_ADC_ConfigChannel+0x1cc>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b12      	cmp	r3, #18
 800398e:	d105      	bne.n	800399c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a19      	ldr	r2, [pc, #100]	; (8003a08 <HAL_ADC_ConfigChannel+0x238>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d123      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x21e>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b10      	cmp	r3, #16
 80039ac:	d003      	beq.n	80039b6 <HAL_ADC_ConfigChannel+0x1e6>
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b11      	cmp	r3, #17
 80039b4:	d11b      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2b10      	cmp	r3, #16
 80039c8:	d111      	bne.n	80039ee <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039ca:	4b10      	ldr	r3, [pc, #64]	; (8003a0c <HAL_ADC_ConfigChannel+0x23c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a10      	ldr	r2, [pc, #64]	; (8003a10 <HAL_ADC_ConfigChannel+0x240>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	0c9a      	lsrs	r2, r3, #18
 80039d6:	4613      	mov	r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	4413      	add	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039e0:	e002      	b.n	80039e8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	3b01      	subs	r3, #1
 80039e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1f9      	bne.n	80039e2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3714      	adds	r7, #20
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	40012300 	.word	0x40012300
 8003a08:	40012000 	.word	0x40012000
 8003a0c:	20000014 	.word	0x20000014
 8003a10:	431bde83 	.word	0x431bde83

08003a14 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a1c:	4b79      	ldr	r3, [pc, #484]	; (8003c04 <ADC_Init+0x1f0>)
 8003a1e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	431a      	orrs	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	685a      	ldr	r2, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	021a      	lsls	r2, r3, #8
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003a6c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6859      	ldr	r1, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689a      	ldr	r2, [r3, #8]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689a      	ldr	r2, [r3, #8]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a8e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6899      	ldr	r1, [r3, #8]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68da      	ldr	r2, [r3, #12]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	4a58      	ldr	r2, [pc, #352]	; (8003c08 <ADC_Init+0x1f4>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d022      	beq.n	8003af2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689a      	ldr	r2, [r3, #8]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003aba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6899      	ldr	r1, [r3, #8]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003adc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	6899      	ldr	r1, [r3, #8]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	609a      	str	r2, [r3, #8]
 8003af0:	e00f      	b.n	8003b12 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003b00:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003b10:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	689a      	ldr	r2, [r3, #8]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0202 	bic.w	r2, r2, #2
 8003b20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	6899      	ldr	r1, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	7e1b      	ldrb	r3, [r3, #24]
 8003b2c:	005a      	lsls	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d01b      	beq.n	8003b78 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b4e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685a      	ldr	r2, [r3, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003b5e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6859      	ldr	r1, [r3, #4]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	035a      	lsls	r2, r3, #13
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	605a      	str	r2, [r3, #4]
 8003b76:	e007      	b.n	8003b88 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b86:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003b96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	69db      	ldr	r3, [r3, #28]
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	051a      	lsls	r2, r3, #20
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689a      	ldr	r2, [r3, #8]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003bbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6899      	ldr	r1, [r3, #8]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003bca:	025a      	lsls	r2, r3, #9
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	6899      	ldr	r1, [r3, #8]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	029a      	lsls	r2, r3, #10
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	609a      	str	r2, [r3, #8]
}
 8003bf8:	bf00      	nop
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	40012300 	.word	0x40012300
 8003c08:	0f000001 	.word	0x0f000001

08003c0c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d13c      	bne.n	8003ca0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d12b      	bne.n	8003c98 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d127      	bne.n	8003c98 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d006      	beq.n	8003c64 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d119      	bne.n	8003c98 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0220 	bic.w	r2, r2, #32
 8003c72:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d105      	bne.n	8003c98 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c90:	f043 0201 	orr.w	r2, r3, #1
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f7ff fd71 	bl	8003780 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c9e:	e00e      	b.n	8003cbe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	f003 0310 	and.w	r3, r3, #16
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f7ff fd85 	bl	80037bc <HAL_ADC_ErrorCallback>
}
 8003cb2:	e004      	b.n	8003cbe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	4798      	blx	r3
}
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b084      	sub	sp, #16
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f7ff fd5d 	bl	8003794 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cda:	bf00      	nop
 8003cdc:	3710      	adds	r7, #16
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ce2:	b580      	push	{r7, lr}
 8003ce4:	b084      	sub	sp, #16
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cee:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2240      	movs	r2, #64	; 0x40
 8003cf4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfa:	f043 0204 	orr.w	r2, r3, #4
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f7ff fd5a 	bl	80037bc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003d08:	bf00      	nop
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d34:	4b0c      	ldr	r3, [pc, #48]	; (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d40:	4013      	ands	r3, r2
 8003d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d56:	4a04      	ldr	r2, [pc, #16]	; (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	60d3      	str	r3, [r2, #12]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <__NVIC_GetPriorityGrouping+0x18>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	f003 0307 	and.w	r3, r3, #7
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	db0b      	blt.n	8003db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	4907      	ldr	r1, [pc, #28]	; (8003dc0 <__NVIC_EnableIRQ+0x38>)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	095b      	lsrs	r3, r3, #5
 8003da8:	2001      	movs	r0, #1
 8003daa:	fa00 f202 	lsl.w	r2, r0, r2
 8003dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	e000e100 	.word	0xe000e100

08003dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	6039      	str	r1, [r7, #0]
 8003dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	db0a      	blt.n	8003dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	490c      	ldr	r1, [pc, #48]	; (8003e10 <__NVIC_SetPriority+0x4c>)
 8003dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de2:	0112      	lsls	r2, r2, #4
 8003de4:	b2d2      	uxtb	r2, r2
 8003de6:	440b      	add	r3, r1
 8003de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dec:	e00a      	b.n	8003e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	4908      	ldr	r1, [pc, #32]	; (8003e14 <__NVIC_SetPriority+0x50>)
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	f003 030f 	and.w	r3, r3, #15
 8003dfa:	3b04      	subs	r3, #4
 8003dfc:	0112      	lsls	r2, r2, #4
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	440b      	add	r3, r1
 8003e02:	761a      	strb	r2, [r3, #24]
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	e000e100 	.word	0xe000e100
 8003e14:	e000ed00 	.word	0xe000ed00

08003e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b089      	sub	sp, #36	; 0x24
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	f1c3 0307 	rsb	r3, r3, #7
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	bf28      	it	cs
 8003e36:	2304      	movcs	r3, #4
 8003e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	3304      	adds	r3, #4
 8003e3e:	2b06      	cmp	r3, #6
 8003e40:	d902      	bls.n	8003e48 <NVIC_EncodePriority+0x30>
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	3b03      	subs	r3, #3
 8003e46:	e000      	b.n	8003e4a <NVIC_EncodePriority+0x32>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	43da      	mvns	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	401a      	ands	r2, r3
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e60:	f04f 31ff 	mov.w	r1, #4294967295
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6a:	43d9      	mvns	r1, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e70:	4313      	orrs	r3, r2
         );
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3724      	adds	r7, #36	; 0x24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
	...

08003e80 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003e84:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003e88:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <__NVIC_SystemReset+0x20>)
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003e90:	4903      	ldr	r1, [pc, #12]	; (8003ea0 <__NVIC_SystemReset+0x20>)
 8003e92:	4b04      	ldr	r3, [pc, #16]	; (8003ea4 <__NVIC_SystemReset+0x24>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60cb      	str	r3, [r1, #12]
 8003e98:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003e9c:	bf00      	nop
 8003e9e:	e7fd      	b.n	8003e9c <__NVIC_SystemReset+0x1c>
 8003ea0:	e000ed00 	.word	0xe000ed00
 8003ea4:	05fa0004 	.word	0x05fa0004

08003ea8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003eb8:	d301      	bcc.n	8003ebe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e00f      	b.n	8003ede <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ebe:	4a0a      	ldr	r2, [pc, #40]	; (8003ee8 <SysTick_Config+0x40>)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ec6:	210f      	movs	r1, #15
 8003ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ecc:	f7ff ff7a 	bl	8003dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ed0:	4b05      	ldr	r3, [pc, #20]	; (8003ee8 <SysTick_Config+0x40>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ed6:	4b04      	ldr	r3, [pc, #16]	; (8003ee8 <SysTick_Config+0x40>)
 8003ed8:	2207      	movs	r2, #7
 8003eda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	e000e010 	.word	0xe000e010

08003eec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7ff ff15 	bl	8003d24 <__NVIC_SetPriorityGrouping>
}
 8003efa:	bf00      	nop
 8003efc:	3708      	adds	r7, #8
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b086      	sub	sp, #24
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	4603      	mov	r3, r0
 8003f0a:	60b9      	str	r1, [r7, #8]
 8003f0c:	607a      	str	r2, [r7, #4]
 8003f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f14:	f7ff ff2a 	bl	8003d6c <__NVIC_GetPriorityGrouping>
 8003f18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	68b9      	ldr	r1, [r7, #8]
 8003f1e:	6978      	ldr	r0, [r7, #20]
 8003f20:	f7ff ff7a 	bl	8003e18 <NVIC_EncodePriority>
 8003f24:	4602      	mov	r2, r0
 8003f26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f2a:	4611      	mov	r1, r2
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7ff ff49 	bl	8003dc4 <__NVIC_SetPriority>
}
 8003f32:	bf00      	nop
 8003f34:	3718      	adds	r7, #24
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b082      	sub	sp, #8
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	4603      	mov	r3, r0
 8003f42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7ff ff1d 	bl	8003d88 <__NVIC_EnableIRQ>
}
 8003f4e:	bf00      	nop
 8003f50:	3708      	adds	r7, #8
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003f5a:	f7ff ff91 	bl	8003e80 <__NVIC_SystemReset>

08003f5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b082      	sub	sp, #8
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7ff ff9e 	bl	8003ea8 <SysTick_Config>
 8003f6c:	4603      	mov	r3, r0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f80:	2300      	movs	r3, #0
 8003f82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f84:	f7ff f976 	bl	8003274 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e099      	b.n	80040c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f022 0201 	bic.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fb4:	e00f      	b.n	8003fd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fb6:	f7ff f95d 	bl	8003274 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b05      	cmp	r3, #5
 8003fc2:	d908      	bls.n	8003fd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2203      	movs	r2, #3
 8003fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e078      	b.n	80040c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1e8      	bne.n	8003fb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	4b38      	ldr	r3, [pc, #224]	; (80040d0 <HAL_DMA_Init+0x158>)
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685a      	ldr	r2, [r3, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004002:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800400e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800401a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	4313      	orrs	r3, r2
 8004026:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	2b04      	cmp	r3, #4
 800402e:	d107      	bne.n	8004040 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004038:	4313      	orrs	r3, r2
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	4313      	orrs	r3, r2
 800403e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	f023 0307 	bic.w	r3, r3, #7
 8004056:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004066:	2b04      	cmp	r3, #4
 8004068:	d117      	bne.n	800409a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00e      	beq.n	800409a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fa6f 	bl	8004560 <DMA_CheckFifoParam>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d008      	beq.n	800409a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2240      	movs	r2, #64	; 0x40
 800408c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004096:	2301      	movs	r3, #1
 8004098:	e016      	b.n	80040c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fa26 	bl	80044f4 <DMA_CalcBaseAndBitshift>
 80040a8:	4603      	mov	r3, r0
 80040aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040b0:	223f      	movs	r2, #63	; 0x3f
 80040b2:	409a      	lsls	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	f010803f 	.word	0xf010803f

080040d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
 80040e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040e2:	2300      	movs	r3, #0
 80040e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <HAL_DMA_Start_IT+0x26>
 80040f6:	2302      	movs	r3, #2
 80040f8:	e040      	b.n	800417c <HAL_DMA_Start_IT+0xa8>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b01      	cmp	r3, #1
 800410c:	d12f      	bne.n	800416e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2202      	movs	r2, #2
 8004112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2200      	movs	r2, #0
 800411a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	68b9      	ldr	r1, [r7, #8]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f9b8 	bl	8004498 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800412c:	223f      	movs	r2, #63	; 0x3f
 800412e:	409a      	lsls	r2, r3
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f042 0216 	orr.w	r2, r2, #22
 8004142:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0208 	orr.w	r2, r2, #8
 800415a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]
 800416c:	e005      	b.n	800417a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004176:	2302      	movs	r3, #2
 8004178:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800417a:	7dfb      	ldrb	r3, [r7, #23]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b086      	sub	sp, #24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004190:	4b92      	ldr	r3, [pc, #584]	; (80043dc <HAL_DMA_IRQHandler+0x258>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a92      	ldr	r2, [pc, #584]	; (80043e0 <HAL_DMA_IRQHandler+0x25c>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	0a9b      	lsrs	r3, r3, #10
 800419c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ae:	2208      	movs	r2, #8
 80041b0:	409a      	lsls	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d01a      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0304 	and.w	r3, r3, #4
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0204 	bic.w	r2, r2, #4
 80041d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041dc:	2208      	movs	r2, #8
 80041de:	409a      	lsls	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e8:	f043 0201 	orr.w	r2, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f4:	2201      	movs	r2, #1
 80041f6:	409a      	lsls	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d012      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004212:	2201      	movs	r2, #1
 8004214:	409a      	lsls	r2, r3
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800421e:	f043 0202 	orr.w	r2, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422a:	2204      	movs	r2, #4
 800422c:	409a      	lsls	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4013      	ands	r3, r2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d012      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00b      	beq.n	800425c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004248:	2204      	movs	r2, #4
 800424a:	409a      	lsls	r2, r3
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004254:	f043 0204 	orr.w	r2, r3, #4
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004260:	2210      	movs	r2, #16
 8004262:	409a      	lsls	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4013      	ands	r3, r2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d043      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d03c      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427e:	2210      	movs	r2, #16
 8004280:	409a      	lsls	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d018      	beq.n	80042c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d108      	bne.n	80042b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d024      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	4798      	blx	r3
 80042b2:	e01f      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d01b      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	4798      	blx	r3
 80042c4:	e016      	b.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d107      	bne.n	80042e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0208 	bic.w	r2, r2, #8
 80042e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042f8:	2220      	movs	r2, #32
 80042fa:	409a      	lsls	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4013      	ands	r3, r2
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 808e 	beq.w	8004422 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8086 	beq.w	8004422 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431a:	2220      	movs	r2, #32
 800431c:	409a      	lsls	r2, r3
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b05      	cmp	r3, #5
 800432c:	d136      	bne.n	800439c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0216 	bic.w	r2, r2, #22
 800433c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800434c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d103      	bne.n	800435e <HAL_DMA_IRQHandler+0x1da>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800435a:	2b00      	cmp	r3, #0
 800435c:	d007      	beq.n	800436e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f022 0208 	bic.w	r2, r2, #8
 800436c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004372:	223f      	movs	r2, #63	; 0x3f
 8004374:	409a      	lsls	r2, r3
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800438e:	2b00      	cmp	r3, #0
 8004390:	d07d      	beq.n	800448e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	4798      	blx	r3
        }
        return;
 800439a:	e078      	b.n	800448e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d01c      	beq.n	80043e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d108      	bne.n	80043ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d030      	beq.n	8004422 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	4798      	blx	r3
 80043c8:	e02b      	b.n	8004422 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d027      	beq.n	8004422 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	4798      	blx	r3
 80043da:	e022      	b.n	8004422 <HAL_DMA_IRQHandler+0x29e>
 80043dc:	20000014 	.word	0x20000014
 80043e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10f      	bne.n	8004412 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0210 	bic.w	r2, r2, #16
 8004400:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004426:	2b00      	cmp	r3, #0
 8004428:	d032      	beq.n	8004490 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d022      	beq.n	800447c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2205      	movs	r2, #5
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	3301      	adds	r3, #1
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	429a      	cmp	r2, r3
 8004458:	d307      	bcc.n	800446a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d1f2      	bne.n	800444e <HAL_DMA_IRQHandler+0x2ca>
 8004468:	e000      	b.n	800446c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800446a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	4798      	blx	r3
 800448c:	e000      	b.n	8004490 <HAL_DMA_IRQHandler+0x30c>
        return;
 800448e:	bf00      	nop
    }
  }
}
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop

08004498 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
 80044a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b40      	cmp	r3, #64	; 0x40
 80044c4:	d108      	bne.n	80044d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044d6:	e007      	b.n	80044e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68ba      	ldr	r2, [r7, #8]
 80044de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	60da      	str	r2, [r3, #12]
}
 80044e8:	bf00      	nop
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	b2db      	uxtb	r3, r3
 8004502:	3b10      	subs	r3, #16
 8004504:	4a14      	ldr	r2, [pc, #80]	; (8004558 <DMA_CalcBaseAndBitshift+0x64>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800450e:	4a13      	ldr	r2, [pc, #76]	; (800455c <DMA_CalcBaseAndBitshift+0x68>)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4413      	add	r3, r2
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b03      	cmp	r3, #3
 8004520:	d909      	bls.n	8004536 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800452a:	f023 0303 	bic.w	r3, r3, #3
 800452e:	1d1a      	adds	r2, r3, #4
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	659a      	str	r2, [r3, #88]	; 0x58
 8004534:	e007      	b.n	8004546 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800453e:	f023 0303 	bic.w	r3, r3, #3
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	aaaaaaab 	.word	0xaaaaaaab
 800455c:	0800b120 	.word	0x0800b120

08004560 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004568:	2300      	movs	r3, #0
 800456a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004570:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d11f      	bne.n	80045ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d855      	bhi.n	800462c <DMA_CheckFifoParam+0xcc>
 8004580:	a201      	add	r2, pc, #4	; (adr r2, 8004588 <DMA_CheckFifoParam+0x28>)
 8004582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004586:	bf00      	nop
 8004588:	08004599 	.word	0x08004599
 800458c:	080045ab 	.word	0x080045ab
 8004590:	08004599 	.word	0x08004599
 8004594:	0800462d 	.word	0x0800462d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800459c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d045      	beq.n	8004630 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045a8:	e042      	b.n	8004630 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045b2:	d13f      	bne.n	8004634 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b8:	e03c      	b.n	8004634 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	699b      	ldr	r3, [r3, #24]
 80045be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c2:	d121      	bne.n	8004608 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b03      	cmp	r3, #3
 80045c8:	d836      	bhi.n	8004638 <DMA_CheckFifoParam+0xd8>
 80045ca:	a201      	add	r2, pc, #4	; (adr r2, 80045d0 <DMA_CheckFifoParam+0x70>)
 80045cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d0:	080045e1 	.word	0x080045e1
 80045d4:	080045e7 	.word	0x080045e7
 80045d8:	080045e1 	.word	0x080045e1
 80045dc:	080045f9 	.word	0x080045f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	73fb      	strb	r3, [r7, #15]
      break;
 80045e4:	e02f      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d024      	beq.n	800463c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f6:	e021      	b.n	800463c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004600:	d11e      	bne.n	8004640 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004606:	e01b      	b.n	8004640 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d902      	bls.n	8004614 <DMA_CheckFifoParam+0xb4>
 800460e:	2b03      	cmp	r3, #3
 8004610:	d003      	beq.n	800461a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004612:	e018      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	73fb      	strb	r3, [r7, #15]
      break;
 8004618:	e015      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800461e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00e      	beq.n	8004644 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	73fb      	strb	r3, [r7, #15]
      break;
 800462a:	e00b      	b.n	8004644 <DMA_CheckFifoParam+0xe4>
      break;
 800462c:	bf00      	nop
 800462e:	e00a      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 8004630:	bf00      	nop
 8004632:	e008      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 8004634:	bf00      	nop
 8004636:	e006      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 8004638:	bf00      	nop
 800463a:	e004      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 800463c:	bf00      	nop
 800463e:	e002      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;   
 8004640:	bf00      	nop
 8004642:	e000      	b.n	8004646 <DMA_CheckFifoParam+0xe6>
      break;
 8004644:	bf00      	nop
    }
  } 
  
  return status; 
 8004646:	7bfb      	ldrb	r3, [r7, #15]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr

08004654 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004666:	4b23      	ldr	r3, [pc, #140]	; (80046f4 <HAL_FLASH_Program+0xa0>)
 8004668:	7e1b      	ldrb	r3, [r3, #24]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_FLASH_Program+0x1e>
 800466e:	2302      	movs	r3, #2
 8004670:	e03b      	b.n	80046ea <HAL_FLASH_Program+0x96>
 8004672:	4b20      	ldr	r3, [pc, #128]	; (80046f4 <HAL_FLASH_Program+0xa0>)
 8004674:	2201      	movs	r2, #1
 8004676:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004678:	f24c 3050 	movw	r0, #50000	; 0xc350
 800467c:	f000 f87c 	bl	8004778 <FLASH_WaitForLastOperation>
 8004680:	4603      	mov	r3, r0
 8004682:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004684:	7dfb      	ldrb	r3, [r7, #23]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d12b      	bne.n	80046e2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d105      	bne.n	800469c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004690:	783b      	ldrb	r3, [r7, #0]
 8004692:	4619      	mov	r1, r3
 8004694:	68b8      	ldr	r0, [r7, #8]
 8004696:	f000 f925 	bl	80048e4 <FLASH_Program_Byte>
 800469a:	e016      	b.n	80046ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d105      	bne.n	80046ae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80046a2:	883b      	ldrh	r3, [r7, #0]
 80046a4:	4619      	mov	r1, r3
 80046a6:	68b8      	ldr	r0, [r7, #8]
 80046a8:	f000 f8f8 	bl	800489c <FLASH_Program_HalfWord>
 80046ac:	e00d      	b.n	80046ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d105      	bne.n	80046c0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	4619      	mov	r1, r3
 80046b8:	68b8      	ldr	r0, [r7, #8]
 80046ba:	f000 f8cd 	bl	8004858 <FLASH_Program_Word>
 80046be:	e004      	b.n	80046ca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80046c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046c4:	68b8      	ldr	r0, [r7, #8]
 80046c6:	f000 f897 	bl	80047f8 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80046ca:	f24c 3050 	movw	r0, #50000	; 0xc350
 80046ce:	f000 f853 	bl	8004778 <FLASH_WaitForLastOperation>
 80046d2:	4603      	mov	r3, r0
 80046d4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <HAL_FLASH_Program+0xa4>)
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	4a07      	ldr	r2, [pc, #28]	; (80046f8 <HAL_FLASH_Program+0xa4>)
 80046dc:	f023 0301 	bic.w	r3, r3, #1
 80046e0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80046e2:	4b04      	ldr	r3, [pc, #16]	; (80046f4 <HAL_FLASH_Program+0xa0>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80046e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20000570 	.word	0x20000570
 80046f8:	40023c00 	.word	0x40023c00

080046fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004706:	4b0b      	ldr	r3, [pc, #44]	; (8004734 <HAL_FLASH_Unlock+0x38>)
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	2b00      	cmp	r3, #0
 800470c:	da0b      	bge.n	8004726 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800470e:	4b09      	ldr	r3, [pc, #36]	; (8004734 <HAL_FLASH_Unlock+0x38>)
 8004710:	4a09      	ldr	r2, [pc, #36]	; (8004738 <HAL_FLASH_Unlock+0x3c>)
 8004712:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004714:	4b07      	ldr	r3, [pc, #28]	; (8004734 <HAL_FLASH_Unlock+0x38>)
 8004716:	4a09      	ldr	r2, [pc, #36]	; (800473c <HAL_FLASH_Unlock+0x40>)
 8004718:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800471a:	4b06      	ldr	r3, [pc, #24]	; (8004734 <HAL_FLASH_Unlock+0x38>)
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	2b00      	cmp	r3, #0
 8004720:	da01      	bge.n	8004726 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004726:	79fb      	ldrb	r3, [r7, #7]
}
 8004728:	4618      	mov	r0, r3
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr
 8004734:	40023c00 	.word	0x40023c00
 8004738:	45670123 	.word	0x45670123
 800473c:	cdef89ab 	.word	0xcdef89ab

08004740 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004744:	4b05      	ldr	r3, [pc, #20]	; (800475c <HAL_FLASH_Lock+0x1c>)
 8004746:	691b      	ldr	r3, [r3, #16]
 8004748:	4a04      	ldr	r2, [pc, #16]	; (800475c <HAL_FLASH_Lock+0x1c>)
 800474a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800474e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr
 800475c:	40023c00 	.word	0x40023c00

08004760 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8004760:	b480      	push	{r7}
 8004762:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004764:	4b03      	ldr	r3, [pc, #12]	; (8004774 <HAL_FLASH_GetError+0x14>)
 8004766:	69db      	ldr	r3, [r3, #28]
}  
 8004768:	4618      	mov	r0, r3
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	20000570 	.word	0x20000570

08004778 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004780:	2300      	movs	r3, #0
 8004782:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004784:	4b1a      	ldr	r3, [pc, #104]	; (80047f0 <FLASH_WaitForLastOperation+0x78>)
 8004786:	2200      	movs	r2, #0
 8004788:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800478a:	f7fe fd73 	bl	8003274 <HAL_GetTick>
 800478e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004790:	e010      	b.n	80047b4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d00c      	beq.n	80047b4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d007      	beq.n	80047b0 <FLASH_WaitForLastOperation+0x38>
 80047a0:	f7fe fd68 	bl	8003274 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d201      	bcs.n	80047b4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e019      	b.n	80047e8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80047b4:	4b0f      	ldr	r3, [pc, #60]	; (80047f4 <FLASH_WaitForLastOperation+0x7c>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1e8      	bne.n	8004792 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80047c0:	4b0c      	ldr	r3, [pc, #48]	; (80047f4 <FLASH_WaitForLastOperation+0x7c>)
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d002      	beq.n	80047d2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80047cc:	4b09      	ldr	r3, [pc, #36]	; (80047f4 <FLASH_WaitForLastOperation+0x7c>)
 80047ce:	2201      	movs	r2, #1
 80047d0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80047d2:	4b08      	ldr	r3, [pc, #32]	; (80047f4 <FLASH_WaitForLastOperation+0x7c>)
 80047d4:	68db      	ldr	r3, [r3, #12]
 80047d6:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d003      	beq.n	80047e6 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80047de:	f000 f8a3 	bl	8004928 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
  
}  
 80047e8:	4618      	mov	r0, r3
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	20000570 	.word	0x20000570
 80047f4:	40023c00 	.word	0x40023c00

080047f8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80047f8:	b490      	push	{r4, r7}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004804:	4b13      	ldr	r3, [pc, #76]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	4a12      	ldr	r2, [pc, #72]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 800480a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800480e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004810:	4b10      	ldr	r3, [pc, #64]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	4a0f      	ldr	r2, [pc, #60]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 8004816:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800481a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800481c:	4b0d      	ldr	r3, [pc, #52]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <FLASH_Program_DoubleWord+0x5c>)
 8004822:	f043 0301 	orr.w	r3, r3, #1
 8004826:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800482e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004832:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	f04f 0400 	mov.w	r4, #0
 800483e:	0013      	movs	r3, r2
 8004840:	2400      	movs	r4, #0
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	3204      	adds	r2, #4
 8004846:	6013      	str	r3, [r2, #0]
}
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bc90      	pop	{r4, r7}
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop
 8004854:	40023c00 	.word	0x40023c00

08004858 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004862:	4b0d      	ldr	r3, [pc, #52]	; (8004898 <FLASH_Program_Word+0x40>)
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	4a0c      	ldr	r2, [pc, #48]	; (8004898 <FLASH_Program_Word+0x40>)
 8004868:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800486e:	4b0a      	ldr	r3, [pc, #40]	; (8004898 <FLASH_Program_Word+0x40>)
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	4a09      	ldr	r2, [pc, #36]	; (8004898 <FLASH_Program_Word+0x40>)
 8004874:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004878:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800487a:	4b07      	ldr	r3, [pc, #28]	; (8004898 <FLASH_Program_Word+0x40>)
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	4a06      	ldr	r2, [pc, #24]	; (8004898 <FLASH_Program_Word+0x40>)
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	601a      	str	r2, [r3, #0]
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	40023c00 	.word	0x40023c00

0800489c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80048a8:	4b0d      	ldr	r3, [pc, #52]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	4a0c      	ldr	r2, [pc, #48]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80048b4:	4b0a      	ldr	r3, [pc, #40]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048b6:	691b      	ldr	r3, [r3, #16]
 80048b8:	4a09      	ldr	r2, [pc, #36]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80048c0:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	4a06      	ldr	r2, [pc, #24]	; (80048e0 <FLASH_Program_HalfWord+0x44>)
 80048c6:	f043 0301 	orr.w	r3, r3, #1
 80048ca:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	887a      	ldrh	r2, [r7, #2]
 80048d0:	801a      	strh	r2, [r3, #0]
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	40023c00 	.word	0x40023c00

080048e4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80048f0:	4b0c      	ldr	r3, [pc, #48]	; (8004924 <FLASH_Program_Byte+0x40>)
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	4a0b      	ldr	r2, [pc, #44]	; (8004924 <FLASH_Program_Byte+0x40>)
 80048f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048fa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80048fc:	4b09      	ldr	r3, [pc, #36]	; (8004924 <FLASH_Program_Byte+0x40>)
 80048fe:	4a09      	ldr	r2, [pc, #36]	; (8004924 <FLASH_Program_Byte+0x40>)
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004904:	4b07      	ldr	r3, [pc, #28]	; (8004924 <FLASH_Program_Byte+0x40>)
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	4a06      	ldr	r2, [pc, #24]	; (8004924 <FLASH_Program_Byte+0x40>)
 800490a:	f043 0301 	orr.w	r3, r3, #1
 800490e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	701a      	strb	r2, [r3, #0]
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	40023c00 	.word	0x40023c00

08004928 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800492c:	4b2f      	ldr	r3, [pc, #188]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f003 0310 	and.w	r3, r3, #16
 8004934:	2b00      	cmp	r3, #0
 8004936:	d008      	beq.n	800494a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004938:	4b2d      	ldr	r3, [pc, #180]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 800493a:	69db      	ldr	r3, [r3, #28]
 800493c:	f043 0310 	orr.w	r3, r3, #16
 8004940:	4a2b      	ldr	r2, [pc, #172]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 8004942:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004944:	4b29      	ldr	r3, [pc, #164]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 8004946:	2210      	movs	r2, #16
 8004948:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800494a:	4b28      	ldr	r3, [pc, #160]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f003 0320 	and.w	r3, r3, #32
 8004952:	2b00      	cmp	r3, #0
 8004954:	d008      	beq.n	8004968 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004956:	4b26      	ldr	r3, [pc, #152]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	f043 0308 	orr.w	r3, r3, #8
 800495e:	4a24      	ldr	r2, [pc, #144]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 8004960:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004962:	4b22      	ldr	r3, [pc, #136]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 8004964:	2220      	movs	r2, #32
 8004966:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004968:	4b20      	ldr	r3, [pc, #128]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 800496a:	68db      	ldr	r3, [r3, #12]
 800496c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004970:	2b00      	cmp	r3, #0
 8004972:	d008      	beq.n	8004986 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004974:	4b1e      	ldr	r3, [pc, #120]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f043 0304 	orr.w	r3, r3, #4
 800497c:	4a1c      	ldr	r2, [pc, #112]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 800497e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004980:	4b1a      	ldr	r3, [pc, #104]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 8004982:	2240      	movs	r2, #64	; 0x40
 8004984:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004986:	4b19      	ldr	r3, [pc, #100]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800498e:	2b00      	cmp	r3, #0
 8004990:	d008      	beq.n	80049a4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004992:	4b17      	ldr	r3, [pc, #92]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 8004994:	69db      	ldr	r3, [r3, #28]
 8004996:	f043 0302 	orr.w	r3, r3, #2
 800499a:	4a15      	ldr	r2, [pc, #84]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 800499c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800499e:	4b13      	ldr	r3, [pc, #76]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 80049a0:	2280      	movs	r2, #128	; 0x80
 80049a2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80049a4:	4b11      	ldr	r3, [pc, #68]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d009      	beq.n	80049c4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80049b0:	4b0f      	ldr	r3, [pc, #60]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	f043 0301 	orr.w	r3, r3, #1
 80049b8:	4a0d      	ldr	r2, [pc, #52]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 80049ba:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80049bc:	4b0b      	ldr	r3, [pc, #44]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 80049be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049c2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80049c4:	4b09      	ldr	r3, [pc, #36]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d008      	beq.n	80049e2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80049d0:	4b07      	ldr	r3, [pc, #28]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	f043 0320 	orr.w	r3, r3, #32
 80049d8:	4a05      	ldr	r2, [pc, #20]	; (80049f0 <FLASH_SetErrorCode+0xc8>)
 80049da:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80049dc:	4b03      	ldr	r3, [pc, #12]	; (80049ec <FLASH_SetErrorCode+0xc4>)
 80049de:	2202      	movs	r2, #2
 80049e0:	60da      	str	r2, [r3, #12]
  }
}
 80049e2:	bf00      	nop
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	40023c00 	.word	0x40023c00
 80049f0:	20000570 	.word	0x20000570

080049f4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004a02:	2300      	movs	r3, #0
 8004a04:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a06:	4b31      	ldr	r3, [pc, #196]	; (8004acc <HAL_FLASHEx_Erase+0xd8>)
 8004a08:	7e1b      	ldrb	r3, [r3, #24]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d101      	bne.n	8004a12 <HAL_FLASHEx_Erase+0x1e>
 8004a0e:	2302      	movs	r3, #2
 8004a10:	e058      	b.n	8004ac4 <HAL_FLASHEx_Erase+0xd0>
 8004a12:	4b2e      	ldr	r3, [pc, #184]	; (8004acc <HAL_FLASHEx_Erase+0xd8>)
 8004a14:	2201      	movs	r2, #1
 8004a16:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a1c:	f7ff feac 	bl	8004778 <FLASH_WaitForLastOperation>
 8004a20:	4603      	mov	r3, r0
 8004a22:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d148      	bne.n	8004abc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a30:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d115      	bne.n	8004a66 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4619      	mov	r1, r3
 8004a46:	4610      	mov	r0, r2
 8004a48:	f000 f844 	bl	8004ad4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a4c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a50:	f7ff fe92 	bl	8004778 <FLASH_WaitForLastOperation>
 8004a54:	4603      	mov	r3, r0
 8004a56:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004a58:	4b1d      	ldr	r3, [pc, #116]	; (8004ad0 <HAL_FLASHEx_Erase+0xdc>)
 8004a5a:	691b      	ldr	r3, [r3, #16]
 8004a5c:	4a1c      	ldr	r2, [pc, #112]	; (8004ad0 <HAL_FLASHEx_Erase+0xdc>)
 8004a5e:	f023 0304 	bic.w	r3, r3, #4
 8004a62:	6113      	str	r3, [r2, #16]
 8004a64:	e028      	b.n	8004ab8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	60bb      	str	r3, [r7, #8]
 8004a6c:	e01c      	b.n	8004aa8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	4619      	mov	r1, r3
 8004a76:	68b8      	ldr	r0, [r7, #8]
 8004a78:	f000 f850 	bl	8004b1c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a7c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a80:	f7ff fe7a 	bl	8004778 <FLASH_WaitForLastOperation>
 8004a84:	4603      	mov	r3, r0
 8004a86:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004a88:	4b11      	ldr	r3, [pc, #68]	; (8004ad0 <HAL_FLASHEx_Erase+0xdc>)
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	4a10      	ldr	r2, [pc, #64]	; (8004ad0 <HAL_FLASHEx_Erase+0xdc>)
 8004a8e:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004a92:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004a94:	7bfb      	ldrb	r3, [r7, #15]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	601a      	str	r2, [r3, #0]
          break;
 8004aa0:	e00a      	b.n	8004ab8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	60bb      	str	r3, [r7, #8]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	4413      	add	r3, r2
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d3da      	bcc.n	8004a6e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004ab8:	f000 f878 	bl	8004bac <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004abc:	4b03      	ldr	r3, [pc, #12]	; (8004acc <HAL_FLASHEx_Erase+0xd8>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	761a      	strb	r2, [r3, #24]

  return status;
 8004ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3710      	adds	r7, #16
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000570 	.word	0x20000570
 8004ad0:	40023c00 	.word	0x40023c00

08004ad4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	4603      	mov	r3, r0
 8004adc:	6039      	str	r1, [r7, #0]
 8004ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ae0:	4b0d      	ldr	r3, [pc, #52]	; (8004b18 <FLASH_MassErase+0x44>)
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	4a0c      	ldr	r2, [pc, #48]	; (8004b18 <FLASH_MassErase+0x44>)
 8004ae6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004aec:	4b0a      	ldr	r3, [pc, #40]	; (8004b18 <FLASH_MassErase+0x44>)
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	4a09      	ldr	r2, [pc, #36]	; (8004b18 <FLASH_MassErase+0x44>)
 8004af2:	f043 0304 	orr.w	r3, r3, #4
 8004af6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004af8:	4b07      	ldr	r3, [pc, #28]	; (8004b18 <FLASH_MassErase+0x44>)
 8004afa:	691a      	ldr	r2, [r3, #16]
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	4313      	orrs	r3, r2
 8004b02:	4a05      	ldr	r2, [pc, #20]	; (8004b18 <FLASH_MassErase+0x44>)
 8004b04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b08:	6113      	str	r3, [r2, #16]
}
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40023c00 	.word	0x40023c00

08004b1c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	460b      	mov	r3, r1
 8004b26:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d102      	bne.n	8004b38 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004b32:	2300      	movs	r3, #0
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	e010      	b.n	8004b5a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004b38:	78fb      	ldrb	r3, [r7, #3]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d103      	bne.n	8004b46 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004b3e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	e009      	b.n	8004b5a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004b46:	78fb      	ldrb	r3, [r7, #3]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d103      	bne.n	8004b54 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004b4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b50:	60fb      	str	r3, [r7, #12]
 8004b52:	e002      	b.n	8004b5a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004b54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004b58:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b5a:	4b13      	ldr	r3, [pc, #76]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	4a12      	ldr	r2, [pc, #72]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004b66:	4b10      	ldr	r3, [pc, #64]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b68:	691a      	ldr	r2, [r3, #16]
 8004b6a:	490f      	ldr	r1, [pc, #60]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004b72:	4b0d      	ldr	r3, [pc, #52]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	4a0c      	ldr	r2, [pc, #48]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b78:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004b7c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004b7e:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b80:	691a      	ldr	r2, [r3, #16]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4313      	orrs	r3, r2
 8004b88:	4a07      	ldr	r2, [pc, #28]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b8a:	f043 0302 	orr.w	r3, r3, #2
 8004b8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004b90:	4b05      	ldr	r3, [pc, #20]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	4a04      	ldr	r2, [pc, #16]	; (8004ba8 <FLASH_Erase_Sector+0x8c>)
 8004b96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b9a:	6113      	str	r3, [r2, #16]
}
 8004b9c:	bf00      	nop
 8004b9e:	3714      	adds	r7, #20
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	40023c00 	.word	0x40023c00

08004bac <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004bac:	b480      	push	{r7}
 8004bae:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8004bb0:	4b20      	ldr	r3, [pc, #128]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d017      	beq.n	8004bec <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004bbc:	4b1d      	ldr	r3, [pc, #116]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1c      	ldr	r2, [pc, #112]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004bc6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004bc8:	4b1a      	ldr	r3, [pc, #104]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a19      	ldr	r2, [pc, #100]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004bd2:	6013      	str	r3, [r2, #0]
 8004bd4:	4b17      	ldr	r3, [pc, #92]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a16      	ldr	r2, [pc, #88]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bde:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004be0:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a13      	ldr	r2, [pc, #76]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004be6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bea:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004bec:	4b11      	ldr	r3, [pc, #68]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d017      	beq.n	8004c28 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004bf8:	4b0e      	ldr	r3, [pc, #56]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a0d      	ldr	r2, [pc, #52]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004bfe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004c02:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004c04:	4b0b      	ldr	r3, [pc, #44]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a0a      	ldr	r2, [pc, #40]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c0e:	6013      	str	r3, [r2, #0]
 8004c10:	4b08      	ldr	r3, [pc, #32]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a07      	ldr	r2, [pc, #28]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c1a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <FLASH_FlushCaches+0x88>)
 8004c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c26:	6013      	str	r3, [r2, #0]
  }
}
 8004c28:	bf00      	nop
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40023c00 	.word	0x40023c00

08004c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b089      	sub	sp, #36	; 0x24
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c42:	2300      	movs	r3, #0
 8004c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61fb      	str	r3, [r7, #28]
 8004c52:	e159      	b.n	8004f08 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c54:	2201      	movs	r2, #1
 8004c56:	69fb      	ldr	r3, [r7, #28]
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	4013      	ands	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c68:	693a      	ldr	r2, [r7, #16]
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	f040 8148 	bne.w	8004f02 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d00b      	beq.n	8004c92 <HAL_GPIO_Init+0x5a>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d007      	beq.n	8004c92 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c86:	2b11      	cmp	r3, #17
 8004c88:	d003      	beq.n	8004c92 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	2b12      	cmp	r3, #18
 8004c90:	d130      	bne.n	8004cf4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	2203      	movs	r2, #3
 8004c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca2:	43db      	mvns	r3, r3
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68da      	ldr	r2, [r3, #12]
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cc8:	2201      	movs	r2, #1
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	091b      	lsrs	r3, r3, #4
 8004cde:	f003 0201 	and.w	r2, r3, #1
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	2203      	movs	r2, #3
 8004d00:	fa02 f303 	lsl.w	r3, r2, r3
 8004d04:	43db      	mvns	r3, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	689a      	ldr	r2, [r3, #8]
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	fa02 f303 	lsl.w	r3, r2, r3
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d003      	beq.n	8004d34 <HAL_GPIO_Init+0xfc>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	2b12      	cmp	r3, #18
 8004d32:	d123      	bne.n	8004d7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	08da      	lsrs	r2, r3, #3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3208      	adds	r2, #8
 8004d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	220f      	movs	r2, #15
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	43db      	mvns	r3, r3
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	4013      	ands	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	08da      	lsrs	r2, r3, #3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	3208      	adds	r2, #8
 8004d76:	69b9      	ldr	r1, [r7, #24]
 8004d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	005b      	lsls	r3, r3, #1
 8004d86:	2203      	movs	r2, #3
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f003 0203 	and.w	r2, r3, #3
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	f000 80a2 	beq.w	8004f02 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	4b56      	ldr	r3, [pc, #344]	; (8004f1c <HAL_GPIO_Init+0x2e4>)
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc6:	4a55      	ldr	r2, [pc, #340]	; (8004f1c <HAL_GPIO_Init+0x2e4>)
 8004dc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8004dce:	4b53      	ldr	r3, [pc, #332]	; (8004f1c <HAL_GPIO_Init+0x2e4>)
 8004dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dda:	4a51      	ldr	r2, [pc, #324]	; (8004f20 <HAL_GPIO_Init+0x2e8>)
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	089b      	lsrs	r3, r3, #2
 8004de0:	3302      	adds	r3, #2
 8004de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	f003 0303 	and.w	r3, r3, #3
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	220f      	movs	r2, #15
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	43db      	mvns	r3, r3
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a48      	ldr	r2, [pc, #288]	; (8004f24 <HAL_GPIO_Init+0x2ec>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d019      	beq.n	8004e3a <HAL_GPIO_Init+0x202>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a47      	ldr	r2, [pc, #284]	; (8004f28 <HAL_GPIO_Init+0x2f0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d013      	beq.n	8004e36 <HAL_GPIO_Init+0x1fe>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a46      	ldr	r2, [pc, #280]	; (8004f2c <HAL_GPIO_Init+0x2f4>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00d      	beq.n	8004e32 <HAL_GPIO_Init+0x1fa>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a45      	ldr	r2, [pc, #276]	; (8004f30 <HAL_GPIO_Init+0x2f8>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d007      	beq.n	8004e2e <HAL_GPIO_Init+0x1f6>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a44      	ldr	r2, [pc, #272]	; (8004f34 <HAL_GPIO_Init+0x2fc>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d101      	bne.n	8004e2a <HAL_GPIO_Init+0x1f2>
 8004e26:	2304      	movs	r3, #4
 8004e28:	e008      	b.n	8004e3c <HAL_GPIO_Init+0x204>
 8004e2a:	2307      	movs	r3, #7
 8004e2c:	e006      	b.n	8004e3c <HAL_GPIO_Init+0x204>
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e004      	b.n	8004e3c <HAL_GPIO_Init+0x204>
 8004e32:	2302      	movs	r3, #2
 8004e34:	e002      	b.n	8004e3c <HAL_GPIO_Init+0x204>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <HAL_GPIO_Init+0x204>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	69fa      	ldr	r2, [r7, #28]
 8004e3e:	f002 0203 	and.w	r2, r2, #3
 8004e42:	0092      	lsls	r2, r2, #2
 8004e44:	4093      	lsls	r3, r2
 8004e46:	69ba      	ldr	r2, [r7, #24]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e4c:	4934      	ldr	r1, [pc, #208]	; (8004f20 <HAL_GPIO_Init+0x2e8>)
 8004e4e:	69fb      	ldr	r3, [r7, #28]
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	3302      	adds	r3, #2
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e5a:	4b37      	ldr	r3, [pc, #220]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	43db      	mvns	r3, r3
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4013      	ands	r3, r2
 8004e68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e7e:	4a2e      	ldr	r2, [pc, #184]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e84:	4b2c      	ldr	r3, [pc, #176]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	43db      	mvns	r3, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4013      	ands	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d003      	beq.n	8004ea8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ea8:	4a23      	ldr	r2, [pc, #140]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eae:	4b22      	ldr	r3, [pc, #136]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	43db      	mvns	r3, r3
 8004eb8:	69ba      	ldr	r2, [r7, #24]
 8004eba:	4013      	ands	r3, r2
 8004ebc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004ed2:	4a19      	ldr	r2, [pc, #100]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ed8:	4b17      	ldr	r3, [pc, #92]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004efc:	4a0e      	ldr	r2, [pc, #56]	; (8004f38 <HAL_GPIO_Init+0x300>)
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	3301      	adds	r3, #1
 8004f06:	61fb      	str	r3, [r7, #28]
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	2b0f      	cmp	r3, #15
 8004f0c:	f67f aea2 	bls.w	8004c54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f10:	bf00      	nop
 8004f12:	3724      	adds	r7, #36	; 0x24
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	40023800 	.word	0x40023800
 8004f20:	40013800 	.word	0x40013800
 8004f24:	40020000 	.word	0x40020000
 8004f28:	40020400 	.word	0x40020400
 8004f2c:	40020800 	.word	0x40020800
 8004f30:	40020c00 	.word	0x40020c00
 8004f34:	40021000 	.word	0x40021000
 8004f38:	40013c00 	.word	0x40013c00

08004f3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	460b      	mov	r3, r1
 8004f46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691a      	ldr	r2, [r3, #16]
 8004f4c:	887b      	ldrh	r3, [r7, #2]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d002      	beq.n	8004f5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
 8004f58:	e001      	b.n	8004f5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	807b      	strh	r3, [r7, #2]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f7c:	787b      	ldrb	r3, [r7, #1]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f82:	887a      	ldrh	r2, [r7, #2]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f88:	e003      	b.n	8004f92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f8a:	887b      	ldrh	r3, [r7, #2]
 8004f8c:	041a      	lsls	r2, r3, #16
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	619a      	str	r2, [r3, #24]
}
 8004f92:	bf00      	nop
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
	...

08004fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004faa:	4b08      	ldr	r3, [pc, #32]	; (8004fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fac:	695a      	ldr	r2, [r3, #20]
 8004fae:	88fb      	ldrh	r3, [r7, #6]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d006      	beq.n	8004fc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fb6:	4a05      	ldr	r2, [pc, #20]	; (8004fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fb8:	88fb      	ldrh	r3, [r7, #6]
 8004fba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7fd fd16 	bl	80029f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004fc4:	bf00      	nop
 8004fc6:	3708      	adds	r7, #8
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40013c00 	.word	0x40013c00

08004fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e11f      	b.n	8005222 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d106      	bne.n	8004ffc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f7fd fe42 	bl	8002c80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2224      	movs	r2, #36	; 0x24
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f022 0201 	bic.w	r2, r2, #1
 8005012:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005022:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005032:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005034:	f001 f846 	bl	80060c4 <HAL_RCC_GetPCLK1Freq>
 8005038:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	4a7b      	ldr	r2, [pc, #492]	; (800522c <HAL_I2C_Init+0x25c>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d807      	bhi.n	8005054 <HAL_I2C_Init+0x84>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4a7a      	ldr	r2, [pc, #488]	; (8005230 <HAL_I2C_Init+0x260>)
 8005048:	4293      	cmp	r3, r2
 800504a:	bf94      	ite	ls
 800504c:	2301      	movls	r3, #1
 800504e:	2300      	movhi	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	e006      	b.n	8005062 <HAL_I2C_Init+0x92>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a77      	ldr	r2, [pc, #476]	; (8005234 <HAL_I2C_Init+0x264>)
 8005058:	4293      	cmp	r3, r2
 800505a:	bf94      	ite	ls
 800505c:	2301      	movls	r3, #1
 800505e:	2300      	movhi	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e0db      	b.n	8005222 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4a72      	ldr	r2, [pc, #456]	; (8005238 <HAL_I2C_Init+0x268>)
 800506e:	fba2 2303 	umull	r2, r3, r2, r3
 8005072:	0c9b      	lsrs	r3, r3, #18
 8005074:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	430a      	orrs	r2, r1
 8005088:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6a1b      	ldr	r3, [r3, #32]
 8005090:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	4a64      	ldr	r2, [pc, #400]	; (800522c <HAL_I2C_Init+0x25c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d802      	bhi.n	80050a4 <HAL_I2C_Init+0xd4>
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	3301      	adds	r3, #1
 80050a2:	e009      	b.n	80050b8 <HAL_I2C_Init+0xe8>
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80050aa:	fb02 f303 	mul.w	r3, r2, r3
 80050ae:	4a63      	ldr	r2, [pc, #396]	; (800523c <HAL_I2C_Init+0x26c>)
 80050b0:	fba2 2303 	umull	r2, r3, r2, r3
 80050b4:	099b      	lsrs	r3, r3, #6
 80050b6:	3301      	adds	r3, #1
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	6812      	ldr	r2, [r2, #0]
 80050bc:	430b      	orrs	r3, r1
 80050be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80050ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	4956      	ldr	r1, [pc, #344]	; (800522c <HAL_I2C_Init+0x25c>)
 80050d4:	428b      	cmp	r3, r1
 80050d6:	d80d      	bhi.n	80050f4 <HAL_I2C_Init+0x124>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	1e59      	subs	r1, r3, #1
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80050e6:	3301      	adds	r3, #1
 80050e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050ec:	2b04      	cmp	r3, #4
 80050ee:	bf38      	it	cc
 80050f0:	2304      	movcc	r3, #4
 80050f2:	e04f      	b.n	8005194 <HAL_I2C_Init+0x1c4>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d111      	bne.n	8005120 <HAL_I2C_Init+0x150>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	1e58      	subs	r0, r3, #1
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6859      	ldr	r1, [r3, #4]
 8005104:	460b      	mov	r3, r1
 8005106:	005b      	lsls	r3, r3, #1
 8005108:	440b      	add	r3, r1
 800510a:	fbb0 f3f3 	udiv	r3, r0, r3
 800510e:	3301      	adds	r3, #1
 8005110:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005114:	2b00      	cmp	r3, #0
 8005116:	bf0c      	ite	eq
 8005118:	2301      	moveq	r3, #1
 800511a:	2300      	movne	r3, #0
 800511c:	b2db      	uxtb	r3, r3
 800511e:	e012      	b.n	8005146 <HAL_I2C_Init+0x176>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	1e58      	subs	r0, r3, #1
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6859      	ldr	r1, [r3, #4]
 8005128:	460b      	mov	r3, r1
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	0099      	lsls	r1, r3, #2
 8005130:	440b      	add	r3, r1
 8005132:	fbb0 f3f3 	udiv	r3, r0, r3
 8005136:	3301      	adds	r3, #1
 8005138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800513c:	2b00      	cmp	r3, #0
 800513e:	bf0c      	ite	eq
 8005140:	2301      	moveq	r3, #1
 8005142:	2300      	movne	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <HAL_I2C_Init+0x17e>
 800514a:	2301      	movs	r3, #1
 800514c:	e022      	b.n	8005194 <HAL_I2C_Init+0x1c4>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10e      	bne.n	8005174 <HAL_I2C_Init+0x1a4>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	1e58      	subs	r0, r3, #1
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6859      	ldr	r1, [r3, #4]
 800515e:	460b      	mov	r3, r1
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	440b      	add	r3, r1
 8005164:	fbb0 f3f3 	udiv	r3, r0, r3
 8005168:	3301      	adds	r3, #1
 800516a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800516e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005172:	e00f      	b.n	8005194 <HAL_I2C_Init+0x1c4>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	1e58      	subs	r0, r3, #1
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6859      	ldr	r1, [r3, #4]
 800517c:	460b      	mov	r3, r1
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	440b      	add	r3, r1
 8005182:	0099      	lsls	r1, r3, #2
 8005184:	440b      	add	r3, r1
 8005186:	fbb0 f3f3 	udiv	r3, r0, r3
 800518a:	3301      	adds	r3, #1
 800518c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005190:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005194:	6879      	ldr	r1, [r7, #4]
 8005196:	6809      	ldr	r1, [r1, #0]
 8005198:	4313      	orrs	r3, r2
 800519a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	69da      	ldr	r2, [r3, #28]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	430a      	orrs	r2, r1
 80051b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80051c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	6911      	ldr	r1, [r2, #16]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	68d2      	ldr	r2, [r2, #12]
 80051ce:	4311      	orrs	r1, r2
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6812      	ldr	r2, [r2, #0]
 80051d4:	430b      	orrs	r3, r1
 80051d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	695a      	ldr	r2, [r3, #20]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	431a      	orrs	r2, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0201 	orr.w	r2, r2, #1
 8005202:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2220      	movs	r2, #32
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	000186a0 	.word	0x000186a0
 8005230:	001e847f 	.word	0x001e847f
 8005234:	003d08ff 	.word	0x003d08ff
 8005238:	431bde83 	.word	0x431bde83
 800523c:	10624dd3 	.word	0x10624dd3

08005240 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	607a      	str	r2, [r7, #4]
 800524a:	461a      	mov	r2, r3
 800524c:	460b      	mov	r3, r1
 800524e:	817b      	strh	r3, [r7, #10]
 8005250:	4613      	mov	r3, r2
 8005252:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005254:	f7fe f80e 	bl	8003274 <HAL_GetTick>
 8005258:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b20      	cmp	r3, #32
 8005264:	f040 80e0 	bne.w	8005428 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	2319      	movs	r3, #25
 800526e:	2201      	movs	r2, #1
 8005270:	4970      	ldr	r1, [pc, #448]	; (8005434 <HAL_I2C_Master_Transmit+0x1f4>)
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 f964 	bl	8005540 <I2C_WaitOnFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800527e:	2302      	movs	r3, #2
 8005280:	e0d3      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_I2C_Master_Transmit+0x50>
 800528c:	2302      	movs	r3, #2
 800528e:	e0cc      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d007      	beq.n	80052b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f042 0201 	orr.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2221      	movs	r2, #33	; 0x21
 80052ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2210      	movs	r2, #16
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	893a      	ldrh	r2, [r7, #8]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	4a50      	ldr	r2, [pc, #320]	; (8005438 <HAL_I2C_Master_Transmit+0x1f8>)
 80052f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80052f8:	8979      	ldrh	r1, [r7, #10]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	6a3a      	ldr	r2, [r7, #32]
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 f89c 	bl	800543c <I2C_MasterRequestWrite>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e08d      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800530e:	2300      	movs	r3, #0
 8005310:	613b      	str	r3, [r7, #16]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005324:	e066      	b.n	80053f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	6a39      	ldr	r1, [r7, #32]
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f000 f9de 	bl	80056ec <I2C_WaitOnTXEFlagUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00d      	beq.n	8005352 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533a:	2b04      	cmp	r3, #4
 800533c:	d107      	bne.n	800534e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800534c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e06b      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005356:	781a      	ldrb	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	1c5a      	adds	r2, r3, #1
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536c:	b29b      	uxth	r3, r3
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b04      	cmp	r3, #4
 800538e:	d11b      	bne.n	80053c8 <HAL_I2C_Master_Transmit+0x188>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005394:	2b00      	cmp	r3, #0
 8005396:	d017      	beq.n	80053c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	781a      	ldrb	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	3b01      	subs	r3, #1
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	6a39      	ldr	r1, [r7, #32]
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 f9ce 	bl	800576e <I2C_WaitOnBTFFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00d      	beq.n	80053f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d107      	bne.n	80053f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e01a      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d194      	bne.n	8005326 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800540a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	e000      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005428:	2302      	movs	r3, #2
  }
}
 800542a:	4618      	mov	r0, r3
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	00100002 	.word	0x00100002
 8005438:	ffff0000 	.word	0xffff0000

0800543c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b088      	sub	sp, #32
 8005440:	af02      	add	r7, sp, #8
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	603b      	str	r3, [r7, #0]
 8005448:	460b      	mov	r3, r1
 800544a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005450:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2b08      	cmp	r3, #8
 8005456:	d006      	beq.n	8005466 <I2C_MasterRequestWrite+0x2a>
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d003      	beq.n	8005466 <I2C_MasterRequestWrite+0x2a>
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005464:	d108      	bne.n	8005478 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	e00b      	b.n	8005490 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800547c:	2b12      	cmp	r3, #18
 800547e:	d107      	bne.n	8005490 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800548e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	9300      	str	r3, [sp, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f84f 	bl	8005540 <I2C_WaitOnFlagUntilTimeout>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00d      	beq.n	80054c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054b6:	d103      	bne.n	80054c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e035      	b.n	8005530 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054cc:	d108      	bne.n	80054e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054ce:	897b      	ldrh	r3, [r7, #10]
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	461a      	mov	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054dc:	611a      	str	r2, [r3, #16]
 80054de:	e01b      	b.n	8005518 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80054e0:	897b      	ldrh	r3, [r7, #10]
 80054e2:	11db      	asrs	r3, r3, #7
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	f003 0306 	and.w	r3, r3, #6
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	f063 030f 	orn	r3, r3, #15
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	490e      	ldr	r1, [pc, #56]	; (8005538 <I2C_MasterRequestWrite+0xfc>)
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 f875 	bl	80055ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e010      	b.n	8005530 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800550e:	897b      	ldrh	r3, [r7, #10]
 8005510:	b2da      	uxtb	r2, r3
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	4907      	ldr	r1, [pc, #28]	; (800553c <I2C_MasterRequestWrite+0x100>)
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 f865 	bl	80055ee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d001      	beq.n	800552e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	00010008 	.word	0x00010008
 800553c:	00010002 	.word	0x00010002

08005540 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005550:	e025      	b.n	800559e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005558:	d021      	beq.n	800559e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800555a:	f7fd fe8b 	bl	8003274 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	683a      	ldr	r2, [r7, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	d302      	bcc.n	8005570 <I2C_WaitOnFlagUntilTimeout+0x30>
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d116      	bne.n	800559e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2200      	movs	r2, #0
 8005574:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2220      	movs	r2, #32
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558a:	f043 0220 	orr.w	r2, r3, #32
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e023      	b.n	80055e6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	0c1b      	lsrs	r3, r3, #16
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d10d      	bne.n	80055c4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	43da      	mvns	r2, r3
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	4013      	ands	r3, r2
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	bf0c      	ite	eq
 80055ba:	2301      	moveq	r3, #1
 80055bc:	2300      	movne	r3, #0
 80055be:	b2db      	uxtb	r3, r3
 80055c0:	461a      	mov	r2, r3
 80055c2:	e00c      	b.n	80055de <I2C_WaitOnFlagUntilTimeout+0x9e>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	699b      	ldr	r3, [r3, #24]
 80055ca:	43da      	mvns	r2, r3
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	4013      	ands	r3, r2
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	bf0c      	ite	eq
 80055d6:	2301      	moveq	r3, #1
 80055d8:	2300      	movne	r3, #0
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	461a      	mov	r2, r3
 80055de:	79fb      	ldrb	r3, [r7, #7]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d0b6      	beq.n	8005552 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3710      	adds	r7, #16
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	60f8      	str	r0, [r7, #12]
 80055f6:	60b9      	str	r1, [r7, #8]
 80055f8:	607a      	str	r2, [r7, #4]
 80055fa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055fc:	e051      	b.n	80056a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005608:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800560c:	d123      	bne.n	8005656 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800561c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005626:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2220      	movs	r2, #32
 8005632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	f043 0204 	orr.w	r2, r3, #4
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e046      	b.n	80056e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565c:	d021      	beq.n	80056a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800565e:	f7fd fe09 	bl	8003274 <HAL_GetTick>
 8005662:	4602      	mov	r2, r0
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	1ad3      	subs	r3, r2, r3
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	429a      	cmp	r2, r3
 800566c:	d302      	bcc.n	8005674 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d116      	bne.n	80056a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2220      	movs	r2, #32
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e020      	b.n	80056e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	0c1b      	lsrs	r3, r3, #16
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d10c      	bne.n	80056c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	43da      	mvns	r2, r3
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4013      	ands	r3, r2
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	bf14      	ite	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	2300      	moveq	r3, #0
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	e00b      	b.n	80056de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	43da      	mvns	r2, r3
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	4013      	ands	r3, r2
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	bf14      	ite	ne
 80056d8:	2301      	movne	r3, #1
 80056da:	2300      	moveq	r3, #0
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d18d      	bne.n	80055fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3710      	adds	r7, #16
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056f8:	e02d      	b.n	8005756 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f878 	bl	80057f0 <I2C_IsAcknowledgeFailed>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e02d      	b.n	8005766 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d021      	beq.n	8005756 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005712:	f7fd fdaf 	bl	8003274 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	429a      	cmp	r2, r3
 8005720:	d302      	bcc.n	8005728 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d116      	bne.n	8005756 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2220      	movs	r2, #32
 8005732:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2200      	movs	r2, #0
 800573a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f043 0220 	orr.w	r2, r3, #32
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e007      	b.n	8005766 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005760:	2b80      	cmp	r3, #128	; 0x80
 8005762:	d1ca      	bne.n	80056fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3710      	adds	r7, #16
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}

0800576e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800576e:	b580      	push	{r7, lr}
 8005770:	b084      	sub	sp, #16
 8005772:	af00      	add	r7, sp, #0
 8005774:	60f8      	str	r0, [r7, #12]
 8005776:	60b9      	str	r1, [r7, #8]
 8005778:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800577a:	e02d      	b.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f837 	bl	80057f0 <I2C_IsAcknowledgeFailed>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d001      	beq.n	800578c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e02d      	b.n	80057e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005792:	d021      	beq.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005794:	f7fd fd6e 	bl	8003274 <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d302      	bcc.n	80057aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d116      	bne.n	80057d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c4:	f043 0220 	orr.w	r2, r3, #32
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e007      	b.n	80057e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d1ca      	bne.n	800577c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005802:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005806:	d11b      	bne.n	8005840 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005810:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2220      	movs	r2, #32
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800582c:	f043 0204 	orr.w	r2, r3, #4
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e000      	b.n	8005842 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
	...

08005850 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d101      	bne.n	8005862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e25b      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d075      	beq.n	800595a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800586e:	4ba3      	ldr	r3, [pc, #652]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 030c 	and.w	r3, r3, #12
 8005876:	2b04      	cmp	r3, #4
 8005878:	d00c      	beq.n	8005894 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800587a:	4ba0      	ldr	r3, [pc, #640]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005882:	2b08      	cmp	r3, #8
 8005884:	d112      	bne.n	80058ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005886:	4b9d      	ldr	r3, [pc, #628]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800588e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005892:	d10b      	bne.n	80058ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005894:	4b99      	ldr	r3, [pc, #612]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d05b      	beq.n	8005958 <HAL_RCC_OscConfig+0x108>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d157      	bne.n	8005958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e236      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058b4:	d106      	bne.n	80058c4 <HAL_RCC_OscConfig+0x74>
 80058b6:	4b91      	ldr	r3, [pc, #580]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a90      	ldr	r2, [pc, #576]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058c0:	6013      	str	r3, [r2, #0]
 80058c2:	e01d      	b.n	8005900 <HAL_RCC_OscConfig+0xb0>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058cc:	d10c      	bne.n	80058e8 <HAL_RCC_OscConfig+0x98>
 80058ce:	4b8b      	ldr	r3, [pc, #556]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a8a      	ldr	r2, [pc, #552]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058d8:	6013      	str	r3, [r2, #0]
 80058da:	4b88      	ldr	r3, [pc, #544]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a87      	ldr	r2, [pc, #540]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	e00b      	b.n	8005900 <HAL_RCC_OscConfig+0xb0>
 80058e8:	4b84      	ldr	r3, [pc, #528]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a83      	ldr	r2, [pc, #524]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058f2:	6013      	str	r3, [r2, #0]
 80058f4:	4b81      	ldr	r3, [pc, #516]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a80      	ldr	r2, [pc, #512]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80058fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d013      	beq.n	8005930 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005908:	f7fd fcb4 	bl	8003274 <HAL_GetTick>
 800590c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800590e:	e008      	b.n	8005922 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005910:	f7fd fcb0 	bl	8003274 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	2b64      	cmp	r3, #100	; 0x64
 800591c:	d901      	bls.n	8005922 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e1fb      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005922:	4b76      	ldr	r3, [pc, #472]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d0f0      	beq.n	8005910 <HAL_RCC_OscConfig+0xc0>
 800592e:	e014      	b.n	800595a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005930:	f7fd fca0 	bl	8003274 <HAL_GetTick>
 8005934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005936:	e008      	b.n	800594a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005938:	f7fd fc9c 	bl	8003274 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b64      	cmp	r3, #100	; 0x64
 8005944:	d901      	bls.n	800594a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e1e7      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800594a:	4b6c      	ldr	r3, [pc, #432]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d1f0      	bne.n	8005938 <HAL_RCC_OscConfig+0xe8>
 8005956:	e000      	b.n	800595a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d063      	beq.n	8005a2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005966:	4b65      	ldr	r3, [pc, #404]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 030c 	and.w	r3, r3, #12
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00b      	beq.n	800598a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005972:	4b62      	ldr	r3, [pc, #392]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800597a:	2b08      	cmp	r3, #8
 800597c:	d11c      	bne.n	80059b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800597e:	4b5f      	ldr	r3, [pc, #380]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005986:	2b00      	cmp	r3, #0
 8005988:	d116      	bne.n	80059b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800598a:	4b5c      	ldr	r3, [pc, #368]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d005      	beq.n	80059a2 <HAL_RCC_OscConfig+0x152>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d001      	beq.n	80059a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e1bb      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059a2:	4b56      	ldr	r3, [pc, #344]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	00db      	lsls	r3, r3, #3
 80059b0:	4952      	ldr	r1, [pc, #328]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80059b2:	4313      	orrs	r3, r2
 80059b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059b6:	e03a      	b.n	8005a2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d020      	beq.n	8005a02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059c0:	4b4f      	ldr	r3, [pc, #316]	; (8005b00 <HAL_RCC_OscConfig+0x2b0>)
 80059c2:	2201      	movs	r2, #1
 80059c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c6:	f7fd fc55 	bl	8003274 <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059cc:	e008      	b.n	80059e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059ce:	f7fd fc51 	bl	8003274 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d901      	bls.n	80059e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e19c      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059e0:	4b46      	ldr	r3, [pc, #280]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0302 	and.w	r3, r3, #2
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0f0      	beq.n	80059ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ec:	4b43      	ldr	r3, [pc, #268]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	4940      	ldr	r1, [pc, #256]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	600b      	str	r3, [r1, #0]
 8005a00:	e015      	b.n	8005a2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a02:	4b3f      	ldr	r3, [pc, #252]	; (8005b00 <HAL_RCC_OscConfig+0x2b0>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a08:	f7fd fc34 	bl	8003274 <HAL_GetTick>
 8005a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a0e:	e008      	b.n	8005a22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a10:	f7fd fc30 	bl	8003274 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d901      	bls.n	8005a22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e17b      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a22:	4b36      	ldr	r3, [pc, #216]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1f0      	bne.n	8005a10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0308 	and.w	r3, r3, #8
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d030      	beq.n	8005a9c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	695b      	ldr	r3, [r3, #20]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d016      	beq.n	8005a70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a42:	4b30      	ldr	r3, [pc, #192]	; (8005b04 <HAL_RCC_OscConfig+0x2b4>)
 8005a44:	2201      	movs	r2, #1
 8005a46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a48:	f7fd fc14 	bl	8003274 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a4e:	e008      	b.n	8005a62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a50:	f7fd fc10 	bl	8003274 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d901      	bls.n	8005a62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e15b      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a62:	4b26      	ldr	r3, [pc, #152]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005a64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0f0      	beq.n	8005a50 <HAL_RCC_OscConfig+0x200>
 8005a6e:	e015      	b.n	8005a9c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a70:	4b24      	ldr	r3, [pc, #144]	; (8005b04 <HAL_RCC_OscConfig+0x2b4>)
 8005a72:	2200      	movs	r2, #0
 8005a74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a76:	f7fd fbfd 	bl	8003274 <HAL_GetTick>
 8005a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a7c:	e008      	b.n	8005a90 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a7e:	f7fd fbf9 	bl	8003274 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e144      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a90:	4b1a      	ldr	r3, [pc, #104]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005a92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a94:	f003 0302 	and.w	r3, r3, #2
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d1f0      	bne.n	8005a7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0304 	and.w	r3, r3, #4
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	f000 80a0 	beq.w	8005bea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005aae:	4b13      	ldr	r3, [pc, #76]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10f      	bne.n	8005ada <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aba:	2300      	movs	r3, #0
 8005abc:	60bb      	str	r3, [r7, #8]
 8005abe:	4b0f      	ldr	r3, [pc, #60]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	4a0e      	ldr	r2, [pc, #56]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8005aca:	4b0c      	ldr	r3, [pc, #48]	; (8005afc <HAL_RCC_OscConfig+0x2ac>)
 8005acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ad2:	60bb      	str	r3, [r7, #8]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ada:	4b0b      	ldr	r3, [pc, #44]	; (8005b08 <HAL_RCC_OscConfig+0x2b8>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d121      	bne.n	8005b2a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ae6:	4b08      	ldr	r3, [pc, #32]	; (8005b08 <HAL_RCC_OscConfig+0x2b8>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a07      	ldr	r2, [pc, #28]	; (8005b08 <HAL_RCC_OscConfig+0x2b8>)
 8005aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005af0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005af2:	f7fd fbbf 	bl	8003274 <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005af8:	e011      	b.n	8005b1e <HAL_RCC_OscConfig+0x2ce>
 8005afa:	bf00      	nop
 8005afc:	40023800 	.word	0x40023800
 8005b00:	42470000 	.word	0x42470000
 8005b04:	42470e80 	.word	0x42470e80
 8005b08:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b0c:	f7fd fbb2 	bl	8003274 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e0fd      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b1e:	4b81      	ldr	r3, [pc, #516]	; (8005d24 <HAL_RCC_OscConfig+0x4d4>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0f0      	beq.n	8005b0c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d106      	bne.n	8005b40 <HAL_RCC_OscConfig+0x2f0>
 8005b32:	4b7d      	ldr	r3, [pc, #500]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b36:	4a7c      	ldr	r2, [pc, #496]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b38:	f043 0301 	orr.w	r3, r3, #1
 8005b3c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b3e:	e01c      	b.n	8005b7a <HAL_RCC_OscConfig+0x32a>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b05      	cmp	r3, #5
 8005b46:	d10c      	bne.n	8005b62 <HAL_RCC_OscConfig+0x312>
 8005b48:	4b77      	ldr	r3, [pc, #476]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4c:	4a76      	ldr	r2, [pc, #472]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b4e:	f043 0304 	orr.w	r3, r3, #4
 8005b52:	6713      	str	r3, [r2, #112]	; 0x70
 8005b54:	4b74      	ldr	r3, [pc, #464]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b58:	4a73      	ldr	r2, [pc, #460]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b5a:	f043 0301 	orr.w	r3, r3, #1
 8005b5e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b60:	e00b      	b.n	8005b7a <HAL_RCC_OscConfig+0x32a>
 8005b62:	4b71      	ldr	r3, [pc, #452]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b66:	4a70      	ldr	r2, [pc, #448]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b68:	f023 0301 	bic.w	r3, r3, #1
 8005b6c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b6e:	4b6e      	ldr	r3, [pc, #440]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b72:	4a6d      	ldr	r2, [pc, #436]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005b74:	f023 0304 	bic.w	r3, r3, #4
 8005b78:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d015      	beq.n	8005bae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b82:	f7fd fb77 	bl	8003274 <HAL_GetTick>
 8005b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b88:	e00a      	b.n	8005ba0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b8a:	f7fd fb73 	bl	8003274 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d901      	bls.n	8005ba0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005b9c:	2303      	movs	r3, #3
 8005b9e:	e0bc      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba0:	4b61      	ldr	r3, [pc, #388]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ba4:	f003 0302 	and.w	r3, r3, #2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d0ee      	beq.n	8005b8a <HAL_RCC_OscConfig+0x33a>
 8005bac:	e014      	b.n	8005bd8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bae:	f7fd fb61 	bl	8003274 <HAL_GetTick>
 8005bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bb4:	e00a      	b.n	8005bcc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bb6:	f7fd fb5d 	bl	8003274 <HAL_GetTick>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	1ad3      	subs	r3, r2, r3
 8005bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e0a6      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bcc:	4b56      	ldr	r3, [pc, #344]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1ee      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bd8:	7dfb      	ldrb	r3, [r7, #23]
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d105      	bne.n	8005bea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bde:	4b52      	ldr	r3, [pc, #328]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	4a51      	ldr	r2, [pc, #324]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005be4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005be8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f000 8092 	beq.w	8005d18 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bf4:	4b4c      	ldr	r3, [pc, #304]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	f003 030c 	and.w	r3, r3, #12
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d05c      	beq.n	8005cba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	2b02      	cmp	r3, #2
 8005c06:	d141      	bne.n	8005c8c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c08:	4b48      	ldr	r3, [pc, #288]	; (8005d2c <HAL_RCC_OscConfig+0x4dc>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c0e:	f7fd fb31 	bl	8003274 <HAL_GetTick>
 8005c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c14:	e008      	b.n	8005c28 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c16:	f7fd fb2d 	bl	8003274 <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d901      	bls.n	8005c28 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	e078      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c28:	4b3f      	ldr	r3, [pc, #252]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1f0      	bne.n	8005c16 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	69da      	ldr	r2, [r3, #28]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a1b      	ldr	r3, [r3, #32]
 8005c3c:	431a      	orrs	r2, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	019b      	lsls	r3, r3, #6
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4a:	085b      	lsrs	r3, r3, #1
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	041b      	lsls	r3, r3, #16
 8005c50:	431a      	orrs	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c56:	061b      	lsls	r3, r3, #24
 8005c58:	4933      	ldr	r1, [pc, #204]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c5e:	4b33      	ldr	r3, [pc, #204]	; (8005d2c <HAL_RCC_OscConfig+0x4dc>)
 8005c60:	2201      	movs	r2, #1
 8005c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c64:	f7fd fb06 	bl	8003274 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c6c:	f7fd fb02 	bl	8003274 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e04d      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c7e:	4b2a      	ldr	r3, [pc, #168]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x41c>
 8005c8a:	e045      	b.n	8005d18 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c8c:	4b27      	ldr	r3, [pc, #156]	; (8005d2c <HAL_RCC_OscConfig+0x4dc>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c92:	f7fd faef 	bl	8003274 <HAL_GetTick>
 8005c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c98:	e008      	b.n	8005cac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c9a:	f7fd faeb 	bl	8003274 <HAL_GetTick>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	1ad3      	subs	r3, r2, r3
 8005ca4:	2b02      	cmp	r3, #2
 8005ca6:	d901      	bls.n	8005cac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e036      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cac:	4b1e      	ldr	r3, [pc, #120]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1f0      	bne.n	8005c9a <HAL_RCC_OscConfig+0x44a>
 8005cb8:	e02e      	b.n	8005d18 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d101      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e029      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cc6:	4b18      	ldr	r3, [pc, #96]	; (8005d28 <HAL_RCC_OscConfig+0x4d8>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d11c      	bne.n	8005d14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d115      	bne.n	8005d14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cee:	4013      	ands	r3, r2
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10d      	bne.n	8005d14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d106      	bne.n	8005d14 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d001      	beq.n	8005d18 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e000      	b.n	8005d1a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005d18:	2300      	movs	r3, #0
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3718      	adds	r7, #24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	40007000 	.word	0x40007000
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	42470060 	.word	0x42470060

08005d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d101      	bne.n	8005d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e0cc      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d44:	4b68      	ldr	r3, [pc, #416]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 030f 	and.w	r3, r3, #15
 8005d4c:	683a      	ldr	r2, [r7, #0]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d90c      	bls.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d52:	4b65      	ldr	r3, [pc, #404]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d54:	683a      	ldr	r2, [r7, #0]
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	4b63      	ldr	r3, [pc, #396]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0b8      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d84:	4b59      	ldr	r3, [pc, #356]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	4a58      	ldr	r2, [pc, #352]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d005      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d9c:	4b53      	ldr	r3, [pc, #332]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4a52      	ldr	r2, [pc, #328]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da8:	4b50      	ldr	r3, [pc, #320]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	494d      	ldr	r1, [pc, #308]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d044      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	4b47      	ldr	r3, [pc, #284]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d119      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e07f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d003      	beq.n	8005dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d107      	bne.n	8005dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dee:	4b3f      	ldr	r3, [pc, #252]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d109      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e06f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dfe:	4b3b      	ldr	r3, [pc, #236]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e067      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e0e:	4b37      	ldr	r3, [pc, #220]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f023 0203 	bic.w	r2, r3, #3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	4934      	ldr	r1, [pc, #208]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e20:	f7fd fa28 	bl	8003274 <HAL_GetTick>
 8005e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e26:	e00a      	b.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e28:	f7fd fa24 	bl	8003274 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e04f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e3e:	4b2b      	ldr	r3, [pc, #172]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 020c 	and.w	r2, r3, #12
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d1eb      	bne.n	8005e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e50:	4b25      	ldr	r3, [pc, #148]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 030f 	and.w	r3, r3, #15
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d20c      	bcs.n	8005e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e5e:	4b22      	ldr	r3, [pc, #136]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e66:	4b20      	ldr	r3, [pc, #128]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e032      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d008      	beq.n	8005e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4916      	ldr	r1, [pc, #88]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d009      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ea2:	4b12      	ldr	r3, [pc, #72]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	490e      	ldr	r1, [pc, #56]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005eb6:	f000 f821 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 8005eba:	4601      	mov	r1, r0
 8005ebc:	4b0b      	ldr	r3, [pc, #44]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	4a0a      	ldr	r2, [pc, #40]	; (8005ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8005ec8:	5cd3      	ldrb	r3, [r2, r3]
 8005eca:	fa21 f303 	lsr.w	r3, r1, r3
 8005ece:	4a09      	ldr	r2, [pc, #36]	; (8005ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ed2:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fd f988 	bl	80031ec <HAL_InitTick>

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40023c00 	.word	0x40023c00
 8005eec:	40023800 	.word	0x40023800
 8005ef0:	0800b108 	.word	0x0800b108
 8005ef4:	20000014 	.word	0x20000014
 8005ef8:	20000018 	.word	0x20000018

08005efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f02:	2300      	movs	r3, #0
 8005f04:	607b      	str	r3, [r7, #4]
 8005f06:	2300      	movs	r3, #0
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f12:	4b63      	ldr	r3, [pc, #396]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	d007      	beq.n	8005f2e <HAL_RCC_GetSysClockFreq+0x32>
 8005f1e:	2b08      	cmp	r3, #8
 8005f20:	d008      	beq.n	8005f34 <HAL_RCC_GetSysClockFreq+0x38>
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f040 80b4 	bne.w	8006090 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f28:	4b5e      	ldr	r3, [pc, #376]	; (80060a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005f2a:	60bb      	str	r3, [r7, #8]
       break;
 8005f2c:	e0b3      	b.n	8006096 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f2e:	4b5e      	ldr	r3, [pc, #376]	; (80060a8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005f30:	60bb      	str	r3, [r7, #8]
      break;
 8005f32:	e0b0      	b.n	8006096 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f34:	4b5a      	ldr	r3, [pc, #360]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f3c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f3e:	4b58      	ldr	r3, [pc, #352]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d04a      	beq.n	8005fe0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f4a:	4b55      	ldr	r3, [pc, #340]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	099b      	lsrs	r3, r3, #6
 8005f50:	f04f 0400 	mov.w	r4, #0
 8005f54:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	ea03 0501 	and.w	r5, r3, r1
 8005f60:	ea04 0602 	and.w	r6, r4, r2
 8005f64:	4629      	mov	r1, r5
 8005f66:	4632      	mov	r2, r6
 8005f68:	f04f 0300 	mov.w	r3, #0
 8005f6c:	f04f 0400 	mov.w	r4, #0
 8005f70:	0154      	lsls	r4, r2, #5
 8005f72:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005f76:	014b      	lsls	r3, r1, #5
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4622      	mov	r2, r4
 8005f7c:	1b49      	subs	r1, r1, r5
 8005f7e:	eb62 0206 	sbc.w	r2, r2, r6
 8005f82:	f04f 0300 	mov.w	r3, #0
 8005f86:	f04f 0400 	mov.w	r4, #0
 8005f8a:	0194      	lsls	r4, r2, #6
 8005f8c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005f90:	018b      	lsls	r3, r1, #6
 8005f92:	1a5b      	subs	r3, r3, r1
 8005f94:	eb64 0402 	sbc.w	r4, r4, r2
 8005f98:	f04f 0100 	mov.w	r1, #0
 8005f9c:	f04f 0200 	mov.w	r2, #0
 8005fa0:	00e2      	lsls	r2, r4, #3
 8005fa2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005fa6:	00d9      	lsls	r1, r3, #3
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4614      	mov	r4, r2
 8005fac:	195b      	adds	r3, r3, r5
 8005fae:	eb44 0406 	adc.w	r4, r4, r6
 8005fb2:	f04f 0100 	mov.w	r1, #0
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	0262      	lsls	r2, r4, #9
 8005fbc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005fc0:	0259      	lsls	r1, r3, #9
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	4614      	mov	r4, r2
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	4621      	mov	r1, r4
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f04f 0400 	mov.w	r4, #0
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	4623      	mov	r3, r4
 8005fd4:	f7fa fe60 	bl	8000c98 <__aeabi_uldivmod>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	60fb      	str	r3, [r7, #12]
 8005fde:	e049      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fe0:	4b2f      	ldr	r3, [pc, #188]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	099b      	lsrs	r3, r3, #6
 8005fe6:	f04f 0400 	mov.w	r4, #0
 8005fea:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005fee:	f04f 0200 	mov.w	r2, #0
 8005ff2:	ea03 0501 	and.w	r5, r3, r1
 8005ff6:	ea04 0602 	and.w	r6, r4, r2
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	4632      	mov	r2, r6
 8005ffe:	f04f 0300 	mov.w	r3, #0
 8006002:	f04f 0400 	mov.w	r4, #0
 8006006:	0154      	lsls	r4, r2, #5
 8006008:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800600c:	014b      	lsls	r3, r1, #5
 800600e:	4619      	mov	r1, r3
 8006010:	4622      	mov	r2, r4
 8006012:	1b49      	subs	r1, r1, r5
 8006014:	eb62 0206 	sbc.w	r2, r2, r6
 8006018:	f04f 0300 	mov.w	r3, #0
 800601c:	f04f 0400 	mov.w	r4, #0
 8006020:	0194      	lsls	r4, r2, #6
 8006022:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006026:	018b      	lsls	r3, r1, #6
 8006028:	1a5b      	subs	r3, r3, r1
 800602a:	eb64 0402 	sbc.w	r4, r4, r2
 800602e:	f04f 0100 	mov.w	r1, #0
 8006032:	f04f 0200 	mov.w	r2, #0
 8006036:	00e2      	lsls	r2, r4, #3
 8006038:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800603c:	00d9      	lsls	r1, r3, #3
 800603e:	460b      	mov	r3, r1
 8006040:	4614      	mov	r4, r2
 8006042:	195b      	adds	r3, r3, r5
 8006044:	eb44 0406 	adc.w	r4, r4, r6
 8006048:	f04f 0100 	mov.w	r1, #0
 800604c:	f04f 0200 	mov.w	r2, #0
 8006050:	02a2      	lsls	r2, r4, #10
 8006052:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006056:	0299      	lsls	r1, r3, #10
 8006058:	460b      	mov	r3, r1
 800605a:	4614      	mov	r4, r2
 800605c:	4618      	mov	r0, r3
 800605e:	4621      	mov	r1, r4
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f04f 0400 	mov.w	r4, #0
 8006066:	461a      	mov	r2, r3
 8006068:	4623      	mov	r3, r4
 800606a:	f7fa fe15 	bl	8000c98 <__aeabi_uldivmod>
 800606e:	4603      	mov	r3, r0
 8006070:	460c      	mov	r4, r1
 8006072:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006074:	4b0a      	ldr	r3, [pc, #40]	; (80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	f003 0303 	and.w	r3, r3, #3
 800607e:	3301      	adds	r3, #1
 8006080:	005b      	lsls	r3, r3, #1
 8006082:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	fbb2 f3f3 	udiv	r3, r2, r3
 800608c:	60bb      	str	r3, [r7, #8]
      break;
 800608e:	e002      	b.n	8006096 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006090:	4b04      	ldr	r3, [pc, #16]	; (80060a4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006092:	60bb      	str	r3, [r7, #8]
      break;
 8006094:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006096:	68bb      	ldr	r3, [r7, #8]
}
 8006098:	4618      	mov	r0, r3
 800609a:	3714      	adds	r7, #20
 800609c:	46bd      	mov	sp, r7
 800609e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060a0:	40023800 	.word	0x40023800
 80060a4:	00f42400 	.word	0x00f42400
 80060a8:	007a1200 	.word	0x007a1200

080060ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060ac:	b480      	push	{r7}
 80060ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060b0:	4b03      	ldr	r3, [pc, #12]	; (80060c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060b2:	681b      	ldr	r3, [r3, #0]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	20000014 	.word	0x20000014

080060c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80060c8:	f7ff fff0 	bl	80060ac <HAL_RCC_GetHCLKFreq>
 80060cc:	4601      	mov	r1, r0
 80060ce:	4b05      	ldr	r3, [pc, #20]	; (80060e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	0a9b      	lsrs	r3, r3, #10
 80060d4:	f003 0307 	and.w	r3, r3, #7
 80060d8:	4a03      	ldr	r2, [pc, #12]	; (80060e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060da:	5cd3      	ldrb	r3, [r2, r3]
 80060dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	40023800 	.word	0x40023800
 80060e8:	0800b118 	.word	0x0800b118

080060ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80060f0:	f7ff ffdc 	bl	80060ac <HAL_RCC_GetHCLKFreq>
 80060f4:	4601      	mov	r1, r0
 80060f6:	4b05      	ldr	r3, [pc, #20]	; (800610c <HAL_RCC_GetPCLK2Freq+0x20>)
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	0b5b      	lsrs	r3, r3, #13
 80060fc:	f003 0307 	and.w	r3, r3, #7
 8006100:	4a03      	ldr	r2, [pc, #12]	; (8006110 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006102:	5cd3      	ldrb	r3, [r2, r3]
 8006104:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006108:	4618      	mov	r0, r3
 800610a:	bd80      	pop	{r7, pc}
 800610c:	40023800 	.word	0x40023800
 8006110:	0800b118 	.word	0x0800b118

08006114 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e01d      	b.n	8006162 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fc fec4 	bl	8002ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3304      	adds	r3, #4
 8006150:	4619      	mov	r1, r3
 8006152:	4610      	mov	r0, r2
 8006154:	f000 fbf6 	bl	8006944 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}

0800616a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800616a:	b480      	push	{r7}
 800616c:	b085      	sub	sp, #20
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0201 	orr.w	r2, r2, #1
 8006180:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 0307 	and.w	r3, r3, #7
 800618c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2b06      	cmp	r3, #6
 8006192:	d007      	beq.n	80061a4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0201 	orr.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr

080061b2 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80061b2:	b480      	push	{r7}
 80061b4:	b083      	sub	sp, #12
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f022 0201 	bic.w	r2, r2, #1
 80061c8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	6a1a      	ldr	r2, [r3, #32]
 80061d0:	f241 1311 	movw	r3, #4369	; 0x1111
 80061d4:	4013      	ands	r3, r2
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10f      	bne.n	80061fa <HAL_TIM_Base_Stop_IT+0x48>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	6a1a      	ldr	r2, [r3, #32]
 80061e0:	f240 4344 	movw	r3, #1092	; 0x444
 80061e4:	4013      	ands	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d107      	bne.n	80061fa <HAL_TIM_Base_Stop_IT+0x48>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f022 0201 	bic.w	r2, r2, #1
 80061f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80061fa:	2300      	movs	r3, #0
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e01d      	b.n	8006256 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fc fe28 	bl	8002e84 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	3304      	adds	r3, #4
 8006244:	4619      	mov	r1, r3
 8006246:	4610      	mov	r0, r2
 8006248:	f000 fb7c 	bl	8006944 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
	...

08006260 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2201      	movs	r2, #1
 8006270:	6839      	ldr	r1, [r7, #0]
 8006272:	4618      	mov	r0, r3
 8006274:	f000 fe0c 	bl	8006e90 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a10      	ldr	r2, [pc, #64]	; (80062c0 <HAL_TIM_PWM_Start+0x60>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d107      	bne.n	8006292 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006290:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2b06      	cmp	r3, #6
 80062a2:	d007      	beq.n	80062b4 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0201 	orr.w	r2, r2, #1
 80062b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3710      	adds	r7, #16
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	40010000 	.word	0x40010000

080062c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b086      	sub	sp, #24
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e083      	b.n	80063e0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7fc fd2f 	bl	8002d50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006308:	f023 0307 	bic.w	r3, r3, #7
 800630c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3304      	adds	r3, #4
 8006316:	4619      	mov	r1, r3
 8006318:	4610      	mov	r0, r2
 800631a:	f000 fb13 	bl	8006944 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	699b      	ldr	r3, [r3, #24]
 800632c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006346:	f023 0303 	bic.w	r3, r3, #3
 800634a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	689a      	ldr	r2, [r3, #8]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	699b      	ldr	r3, [r3, #24]
 8006354:	021b      	lsls	r3, r3, #8
 8006356:	4313      	orrs	r3, r2
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	4313      	orrs	r3, r2
 800635c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006364:	f023 030c 	bic.w	r3, r3, #12
 8006368:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006374:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	68da      	ldr	r2, [r3, #12]
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	021b      	lsls	r3, r3, #8
 8006380:	4313      	orrs	r3, r2
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	011a      	lsls	r2, r3, #4
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	6a1b      	ldr	r3, [r3, #32]
 8006392:	031b      	lsls	r3, r3, #12
 8006394:	4313      	orrs	r3, r2
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	4313      	orrs	r3, r2
 800639a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80063a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80063aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	685a      	ldr	r2, [r3, #4]
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	011b      	lsls	r3, r3, #4
 80063b6:	4313      	orrs	r3, r2
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	697a      	ldr	r2, [r7, #20]
 80063c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063de:	2300      	movs	r3, #0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3718      	adds	r7, #24
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b02      	cmp	r3, #2
 80063fc:	d122      	bne.n	8006444 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f003 0302 	and.w	r3, r3, #2
 8006408:	2b02      	cmp	r3, #2
 800640a:	d11b      	bne.n	8006444 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f06f 0202 	mvn.w	r2, #2
 8006414:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	f003 0303 	and.w	r3, r3, #3
 8006426:	2b00      	cmp	r3, #0
 8006428:	d003      	beq.n	8006432 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fa6b 	bl	8006906 <HAL_TIM_IC_CaptureCallback>
 8006430:	e005      	b.n	800643e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f000 fa5d 	bl	80068f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fa6e 	bl	800691a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	2b04      	cmp	r3, #4
 8006450:	d122      	bne.n	8006498 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f003 0304 	and.w	r3, r3, #4
 800645c:	2b04      	cmp	r3, #4
 800645e:	d11b      	bne.n	8006498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f06f 0204 	mvn.w	r2, #4
 8006468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2202      	movs	r2, #2
 800646e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800647a:	2b00      	cmp	r3, #0
 800647c:	d003      	beq.n	8006486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 fa41 	bl	8006906 <HAL_TIM_IC_CaptureCallback>
 8006484:	e005      	b.n	8006492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 fa33 	bl	80068f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 fa44 	bl	800691a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	f003 0308 	and.w	r3, r3, #8
 80064a2:	2b08      	cmp	r3, #8
 80064a4:	d122      	bne.n	80064ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f003 0308 	and.w	r3, r3, #8
 80064b0:	2b08      	cmp	r3, #8
 80064b2:	d11b      	bne.n	80064ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f06f 0208 	mvn.w	r2, #8
 80064bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2204      	movs	r2, #4
 80064c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 fa17 	bl	8006906 <HAL_TIM_IC_CaptureCallback>
 80064d8:	e005      	b.n	80064e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 fa09 	bl	80068f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 fa1a 	bl	800691a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	f003 0310 	and.w	r3, r3, #16
 80064f6:	2b10      	cmp	r3, #16
 80064f8:	d122      	bne.n	8006540 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	f003 0310 	and.w	r3, r3, #16
 8006504:	2b10      	cmp	r3, #16
 8006506:	d11b      	bne.n	8006540 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0210 	mvn.w	r2, #16
 8006510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2208      	movs	r2, #8
 8006516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	69db      	ldr	r3, [r3, #28]
 800651e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f9ed 	bl	8006906 <HAL_TIM_IC_CaptureCallback>
 800652c:	e005      	b.n	800653a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f9df 	bl	80068f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f9f0 	bl	800691a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	691b      	ldr	r3, [r3, #16]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	2b01      	cmp	r3, #1
 800654c:	d10e      	bne.n	800656c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	f003 0301 	and.w	r3, r3, #1
 8006558:	2b01      	cmp	r3, #1
 800655a:	d107      	bne.n	800656c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f06f 0201 	mvn.w	r2, #1
 8006564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7fc fa60 	bl	8002a2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006576:	2b80      	cmp	r3, #128	; 0x80
 8006578:	d10e      	bne.n	8006598 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006584:	2b80      	cmp	r3, #128	; 0x80
 8006586:	d107      	bne.n	8006598 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fd1a 	bl	8006fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a2:	2b40      	cmp	r3, #64	; 0x40
 80065a4:	d10e      	bne.n	80065c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065b0:	2b40      	cmp	r3, #64	; 0x40
 80065b2:	d107      	bne.n	80065c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80065bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f9b5 	bl	800692e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f003 0320 	and.w	r3, r3, #32
 80065ce:	2b20      	cmp	r3, #32
 80065d0:	d10e      	bne.n	80065f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b20      	cmp	r3, #32
 80065de:	d107      	bne.n	80065f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f06f 0220 	mvn.w	r2, #32
 80065e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fce4 	bl	8006fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065f0:	bf00      	nop
 80065f2:	3708      	adds	r7, #8
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800660a:	2b01      	cmp	r3, #1
 800660c:	d101      	bne.n	8006612 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800660e:	2302      	movs	r3, #2
 8006610:	e0b4      	b.n	800677c <HAL_TIM_PWM_ConfigChannel+0x184>
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2202      	movs	r2, #2
 800661e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2b0c      	cmp	r3, #12
 8006626:	f200 809f 	bhi.w	8006768 <HAL_TIM_PWM_ConfigChannel+0x170>
 800662a:	a201      	add	r2, pc, #4	; (adr r2, 8006630 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800662c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006630:	08006665 	.word	0x08006665
 8006634:	08006769 	.word	0x08006769
 8006638:	08006769 	.word	0x08006769
 800663c:	08006769 	.word	0x08006769
 8006640:	080066a5 	.word	0x080066a5
 8006644:	08006769 	.word	0x08006769
 8006648:	08006769 	.word	0x08006769
 800664c:	08006769 	.word	0x08006769
 8006650:	080066e7 	.word	0x080066e7
 8006654:	08006769 	.word	0x08006769
 8006658:	08006769 	.word	0x08006769
 800665c:	08006769 	.word	0x08006769
 8006660:	08006727 	.word	0x08006727
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68b9      	ldr	r1, [r7, #8]
 800666a:	4618      	mov	r0, r3
 800666c:	f000 f9ea 	bl	8006a44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	699a      	ldr	r2, [r3, #24]
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f042 0208 	orr.w	r2, r2, #8
 800667e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	699a      	ldr	r2, [r3, #24]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f022 0204 	bic.w	r2, r2, #4
 800668e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6999      	ldr	r1, [r3, #24]
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	619a      	str	r2, [r3, #24]
      break;
 80066a2:	e062      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68b9      	ldr	r1, [r7, #8]
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fa30 	bl	8006b10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	699a      	ldr	r2, [r3, #24]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	6999      	ldr	r1, [r3, #24]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	021a      	lsls	r2, r3, #8
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	619a      	str	r2, [r3, #24]
      break;
 80066e4:	e041      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68b9      	ldr	r1, [r7, #8]
 80066ec:	4618      	mov	r0, r3
 80066ee:	f000 fa7b 	bl	8006be8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	69da      	ldr	r2, [r3, #28]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f042 0208 	orr.w	r2, r2, #8
 8006700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	69da      	ldr	r2, [r3, #28]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f022 0204 	bic.w	r2, r2, #4
 8006710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	69d9      	ldr	r1, [r3, #28]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	691a      	ldr	r2, [r3, #16]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	430a      	orrs	r2, r1
 8006722:	61da      	str	r2, [r3, #28]
      break;
 8006724:	e021      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68b9      	ldr	r1, [r7, #8]
 800672c:	4618      	mov	r0, r3
 800672e:	f000 fac5 	bl	8006cbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	69da      	ldr	r2, [r3, #28]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006740:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	69da      	ldr	r2, [r3, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006750:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	69d9      	ldr	r1, [r3, #28]
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	021a      	lsls	r2, r3, #8
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	430a      	orrs	r2, r1
 8006764:	61da      	str	r2, [r3, #28]
      break;
 8006766:	e000      	b.n	800676a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006768:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3710      	adds	r7, #16
 8006780:	46bd      	mov	sp, r7
 8006782:	bd80      	pop	{r7, pc}

08006784 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006794:	2b01      	cmp	r3, #1
 8006796:	d101      	bne.n	800679c <HAL_TIM_ConfigClockSource+0x18>
 8006798:	2302      	movs	r3, #2
 800679a:	e0a6      	b.n	80068ea <HAL_TIM_ConfigClockSource+0x166>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2201      	movs	r2, #1
 80067a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2b40      	cmp	r3, #64	; 0x40
 80067d2:	d067      	beq.n	80068a4 <HAL_TIM_ConfigClockSource+0x120>
 80067d4:	2b40      	cmp	r3, #64	; 0x40
 80067d6:	d80b      	bhi.n	80067f0 <HAL_TIM_ConfigClockSource+0x6c>
 80067d8:	2b10      	cmp	r3, #16
 80067da:	d073      	beq.n	80068c4 <HAL_TIM_ConfigClockSource+0x140>
 80067dc:	2b10      	cmp	r3, #16
 80067de:	d802      	bhi.n	80067e6 <HAL_TIM_ConfigClockSource+0x62>
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d06f      	beq.n	80068c4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80067e4:	e078      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80067e6:	2b20      	cmp	r3, #32
 80067e8:	d06c      	beq.n	80068c4 <HAL_TIM_ConfigClockSource+0x140>
 80067ea:	2b30      	cmp	r3, #48	; 0x30
 80067ec:	d06a      	beq.n	80068c4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80067ee:	e073      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80067f0:	2b70      	cmp	r3, #112	; 0x70
 80067f2:	d00d      	beq.n	8006810 <HAL_TIM_ConfigClockSource+0x8c>
 80067f4:	2b70      	cmp	r3, #112	; 0x70
 80067f6:	d804      	bhi.n	8006802 <HAL_TIM_ConfigClockSource+0x7e>
 80067f8:	2b50      	cmp	r3, #80	; 0x50
 80067fa:	d033      	beq.n	8006864 <HAL_TIM_ConfigClockSource+0xe0>
 80067fc:	2b60      	cmp	r3, #96	; 0x60
 80067fe:	d041      	beq.n	8006884 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006800:	e06a      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006802:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006806:	d066      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x152>
 8006808:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800680c:	d017      	beq.n	800683e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800680e:	e063      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6818      	ldr	r0, [r3, #0]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	6899      	ldr	r1, [r3, #8]
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	f000 fb16 	bl	8006e50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006832:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	609a      	str	r2, [r3, #8]
      break;
 800683c:	e04c      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6818      	ldr	r0, [r3, #0]
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	6899      	ldr	r1, [r3, #8]
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685a      	ldr	r2, [r3, #4]
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	68db      	ldr	r3, [r3, #12]
 800684e:	f000 faff 	bl	8006e50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006860:	609a      	str	r2, [r3, #8]
      break;
 8006862:	e039      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6818      	ldr	r0, [r3, #0]
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6859      	ldr	r1, [r3, #4]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	461a      	mov	r2, r3
 8006872:	f000 fa73 	bl	8006d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2150      	movs	r1, #80	; 0x50
 800687c:	4618      	mov	r0, r3
 800687e:	f000 facc 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 8006882:	e029      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6818      	ldr	r0, [r3, #0]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	6859      	ldr	r1, [r3, #4]
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	461a      	mov	r2, r3
 8006892:	f000 fa92 	bl	8006dba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2160      	movs	r1, #96	; 0x60
 800689c:	4618      	mov	r0, r3
 800689e:	f000 fabc 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 80068a2:	e019      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	6859      	ldr	r1, [r3, #4]
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	461a      	mov	r2, r3
 80068b2:	f000 fa53 	bl	8006d5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2140      	movs	r1, #64	; 0x40
 80068bc:	4618      	mov	r0, r3
 80068be:	f000 faac 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 80068c2:	e009      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4619      	mov	r1, r3
 80068ce:	4610      	mov	r0, r2
 80068d0:	f000 faa3 	bl	8006e1a <TIM_ITRx_SetConfig>
      break;
 80068d4:	e000      	b.n	80068d8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80068d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006906:	b480      	push	{r7}
 8006908:	b083      	sub	sp, #12
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800690e:	bf00      	nop
 8006910:	370c      	adds	r7, #12
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr

0800691a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800691a:	b480      	push	{r7}
 800691c:	b083      	sub	sp, #12
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006922:	bf00      	nop
 8006924:	370c      	adds	r7, #12
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800692e:	b480      	push	{r7}
 8006930:	b083      	sub	sp, #12
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006936:	bf00      	nop
 8006938:	370c      	adds	r7, #12
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
	...

08006944 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a34      	ldr	r2, [pc, #208]	; (8006a28 <TIM_Base_SetConfig+0xe4>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d00f      	beq.n	800697c <TIM_Base_SetConfig+0x38>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006962:	d00b      	beq.n	800697c <TIM_Base_SetConfig+0x38>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	4a31      	ldr	r2, [pc, #196]	; (8006a2c <TIM_Base_SetConfig+0xe8>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d007      	beq.n	800697c <TIM_Base_SetConfig+0x38>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a30      	ldr	r2, [pc, #192]	; (8006a30 <TIM_Base_SetConfig+0xec>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d003      	beq.n	800697c <TIM_Base_SetConfig+0x38>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a2f      	ldr	r2, [pc, #188]	; (8006a34 <TIM_Base_SetConfig+0xf0>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d108      	bne.n	800698e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006982:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	68fa      	ldr	r2, [r7, #12]
 800698a:	4313      	orrs	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	4a25      	ldr	r2, [pc, #148]	; (8006a28 <TIM_Base_SetConfig+0xe4>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d01b      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800699c:	d017      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4a22      	ldr	r2, [pc, #136]	; (8006a2c <TIM_Base_SetConfig+0xe8>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d013      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a21      	ldr	r2, [pc, #132]	; (8006a30 <TIM_Base_SetConfig+0xec>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d00f      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	4a20      	ldr	r2, [pc, #128]	; (8006a34 <TIM_Base_SetConfig+0xf0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d00b      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4a1f      	ldr	r2, [pc, #124]	; (8006a38 <TIM_Base_SetConfig+0xf4>)
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d007      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a1e      	ldr	r2, [pc, #120]	; (8006a3c <TIM_Base_SetConfig+0xf8>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d003      	beq.n	80069ce <TIM_Base_SetConfig+0x8a>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a1d      	ldr	r2, [pc, #116]	; (8006a40 <TIM_Base_SetConfig+0xfc>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d108      	bne.n	80069e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	4313      	orrs	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	695b      	ldr	r3, [r3, #20]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a08      	ldr	r2, [pc, #32]	; (8006a28 <TIM_Base_SetConfig+0xe4>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d103      	bne.n	8006a14 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	615a      	str	r2, [r3, #20]
}
 8006a1a:	bf00      	nop
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	40010000 	.word	0x40010000
 8006a2c:	40000400 	.word	0x40000400
 8006a30:	40000800 	.word	0x40000800
 8006a34:	40000c00 	.word	0x40000c00
 8006a38:	40014000 	.word	0x40014000
 8006a3c:	40014400 	.word	0x40014400
 8006a40:	40014800 	.word	0x40014800

08006a44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a1b      	ldr	r3, [r3, #32]
 8006a52:	f023 0201 	bic.w	r2, r3, #1
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0303 	bic.w	r3, r3, #3
 8006a7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	4313      	orrs	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f023 0302 	bic.w	r3, r3, #2
 8006a8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a1c      	ldr	r2, [pc, #112]	; (8006b0c <TIM_OC1_SetConfig+0xc8>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d10c      	bne.n	8006aba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	f023 0308 	bic.w	r3, r3, #8
 8006aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f023 0304 	bic.w	r3, r3, #4
 8006ab8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a13      	ldr	r2, [pc, #76]	; (8006b0c <TIM_OC1_SetConfig+0xc8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d111      	bne.n	8006ae6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	693a      	ldr	r2, [r7, #16]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	699b      	ldr	r3, [r3, #24]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	4313      	orrs	r3, r2
 8006ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	693a      	ldr	r2, [r7, #16]
 8006aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	685a      	ldr	r2, [r3, #4]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	621a      	str	r2, [r3, #32]
}
 8006b00:	bf00      	nop
 8006b02:	371c      	adds	r7, #28
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	40010000 	.word	0x40010000

08006b10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b10:	b480      	push	{r7}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	f023 0210 	bic.w	r2, r3, #16
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	699b      	ldr	r3, [r3, #24]
 8006b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	021b      	lsls	r3, r3, #8
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	4313      	orrs	r3, r2
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f023 0320 	bic.w	r3, r3, #32
 8006b5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	011b      	lsls	r3, r3, #4
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a1e      	ldr	r2, [pc, #120]	; (8006be4 <TIM_OC2_SetConfig+0xd4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d10d      	bne.n	8006b8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	011b      	lsls	r3, r3, #4
 8006b7e:	697a      	ldr	r2, [r7, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a15      	ldr	r2, [pc, #84]	; (8006be4 <TIM_OC2_SetConfig+0xd4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d113      	bne.n	8006bbc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40010000 	.word	0x40010000

08006be8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	69db      	ldr	r3, [r3, #28]
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f023 0303 	bic.w	r3, r3, #3
 8006c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	021b      	lsls	r3, r3, #8
 8006c38:	697a      	ldr	r2, [r7, #20]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a1d      	ldr	r2, [pc, #116]	; (8006cb8 <TIM_OC3_SetConfig+0xd0>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d10d      	bne.n	8006c62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68db      	ldr	r3, [r3, #12]
 8006c52:	021b      	lsls	r3, r3, #8
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a14      	ldr	r2, [pc, #80]	; (8006cb8 <TIM_OC3_SetConfig+0xd0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d113      	bne.n	8006c92 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	695b      	ldr	r3, [r3, #20]
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	693a      	ldr	r2, [r7, #16]
 8006c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	621a      	str	r2, [r3, #32]
}
 8006cac:	bf00      	nop
 8006cae:	371c      	adds	r7, #28
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr
 8006cb8:	40010000 	.word	0x40010000

08006cbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b087      	sub	sp, #28
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	69db      	ldr	r3, [r3, #28]
 8006ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	031b      	lsls	r3, r3, #12
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a10      	ldr	r2, [pc, #64]	; (8006d58 <TIM_OC4_SetConfig+0x9c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d109      	bne.n	8006d30 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	019b      	lsls	r3, r3, #6
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	40010000 	.word	0x40010000

08006d5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	f023 0201 	bic.w	r2, r3, #1
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	011b      	lsls	r3, r3, #4
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f023 030a 	bic.w	r3, r3, #10
 8006d98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	697a      	ldr	r2, [r7, #20]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr

08006dba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dba:	b480      	push	{r7}
 8006dbc:	b087      	sub	sp, #28
 8006dbe:	af00      	add	r7, sp, #0
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	f023 0210 	bic.w	r2, r3, #16
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006de4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	031b      	lsls	r3, r3, #12
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006df6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	693a      	ldr	r2, [r7, #16]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	621a      	str	r2, [r3, #32]
}
 8006e0e:	bf00      	nop
 8006e10:	371c      	adds	r7, #28
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b085      	sub	sp, #20
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
 8006e22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e32:	683a      	ldr	r2, [r7, #0]
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f043 0307 	orr.w	r3, r3, #7
 8006e3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	609a      	str	r2, [r3, #8]
}
 8006e44:	bf00      	nop
 8006e46:	3714      	adds	r7, #20
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e6a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	021a      	lsls	r2, r3, #8
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	431a      	orrs	r2, r3
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	697a      	ldr	r2, [r7, #20]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	609a      	str	r2, [r3, #8]
}
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b087      	sub	sp, #28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	f003 031f 	and.w	r3, r3, #31
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6a1a      	ldr	r2, [r3, #32]
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	401a      	ands	r2, r3
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a1a      	ldr	r2, [r3, #32]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	f003 031f 	and.w	r3, r3, #31
 8006ec2:	6879      	ldr	r1, [r7, #4]
 8006ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	621a      	str	r2, [r3, #32]
}
 8006ece:	bf00      	nop
 8006ed0:	371c      	adds	r7, #28
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
	...

08006edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b085      	sub	sp, #20
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d101      	bne.n	8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	e050      	b.n	8006f96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2202      	movs	r2, #2
 8006f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1c      	ldr	r2, [pc, #112]	; (8006fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d018      	beq.n	8006f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f40:	d013      	beq.n	8006f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a18      	ldr	r2, [pc, #96]	; (8006fa8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d00e      	beq.n	8006f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a16      	ldr	r2, [pc, #88]	; (8006fac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d009      	beq.n	8006f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a15      	ldr	r2, [pc, #84]	; (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d004      	beq.n	8006f6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a13      	ldr	r2, [pc, #76]	; (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d10c      	bne.n	8006f84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	68ba      	ldr	r2, [r7, #8]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	40010000 	.word	0x40010000
 8006fa8:	40000400 	.word	0x40000400
 8006fac:	40000800 	.word	0x40000800
 8006fb0:	40000c00 	.word	0x40000c00
 8006fb4:	40014000 	.word	0x40014000

08006fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e03f      	b.n	8007072 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d106      	bne.n	800700c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f7fb ffc0 	bl	8002f8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2224      	movs	r2, #36	; 0x24
 8007010:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68da      	ldr	r2, [r3, #12]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f829 	bl	800707c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	691a      	ldr	r2, [r3, #16]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	695a      	ldr	r2, [r3, #20]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2220      	movs	r2, #32
 8007064:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3708      	adds	r7, #8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}
	...

0800707c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800707c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007080:	b085      	sub	sp, #20
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	691b      	ldr	r3, [r3, #16]
 800708c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	430a      	orrs	r2, r1
 800709a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	431a      	orrs	r2, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	431a      	orrs	r2, r3
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80070be:	f023 030c 	bic.w	r3, r3, #12
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	6812      	ldr	r2, [r2, #0]
 80070c6:	68f9      	ldr	r1, [r7, #12]
 80070c8:	430b      	orrs	r3, r1
 80070ca:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699a      	ldr	r2, [r3, #24]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070ea:	f040 818b 	bne.w	8007404 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4ac1      	ldr	r2, [pc, #772]	; (80073f8 <UART_SetConfig+0x37c>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d005      	beq.n	8007104 <UART_SetConfig+0x88>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4abf      	ldr	r2, [pc, #764]	; (80073fc <UART_SetConfig+0x380>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	f040 80bd 	bne.w	800727e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007104:	f7fe fff2 	bl	80060ec <HAL_RCC_GetPCLK2Freq>
 8007108:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	461d      	mov	r5, r3
 800710e:	f04f 0600 	mov.w	r6, #0
 8007112:	46a8      	mov	r8, r5
 8007114:	46b1      	mov	r9, r6
 8007116:	eb18 0308 	adds.w	r3, r8, r8
 800711a:	eb49 0409 	adc.w	r4, r9, r9
 800711e:	4698      	mov	r8, r3
 8007120:	46a1      	mov	r9, r4
 8007122:	eb18 0805 	adds.w	r8, r8, r5
 8007126:	eb49 0906 	adc.w	r9, r9, r6
 800712a:	f04f 0100 	mov.w	r1, #0
 800712e:	f04f 0200 	mov.w	r2, #0
 8007132:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007136:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800713a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800713e:	4688      	mov	r8, r1
 8007140:	4691      	mov	r9, r2
 8007142:	eb18 0005 	adds.w	r0, r8, r5
 8007146:	eb49 0106 	adc.w	r1, r9, r6
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	461d      	mov	r5, r3
 8007150:	f04f 0600 	mov.w	r6, #0
 8007154:	196b      	adds	r3, r5, r5
 8007156:	eb46 0406 	adc.w	r4, r6, r6
 800715a:	461a      	mov	r2, r3
 800715c:	4623      	mov	r3, r4
 800715e:	f7f9 fd9b 	bl	8000c98 <__aeabi_uldivmod>
 8007162:	4603      	mov	r3, r0
 8007164:	460c      	mov	r4, r1
 8007166:	461a      	mov	r2, r3
 8007168:	4ba5      	ldr	r3, [pc, #660]	; (8007400 <UART_SetConfig+0x384>)
 800716a:	fba3 2302 	umull	r2, r3, r3, r2
 800716e:	095b      	lsrs	r3, r3, #5
 8007170:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	461d      	mov	r5, r3
 8007178:	f04f 0600 	mov.w	r6, #0
 800717c:	46a9      	mov	r9, r5
 800717e:	46b2      	mov	sl, r6
 8007180:	eb19 0309 	adds.w	r3, r9, r9
 8007184:	eb4a 040a 	adc.w	r4, sl, sl
 8007188:	4699      	mov	r9, r3
 800718a:	46a2      	mov	sl, r4
 800718c:	eb19 0905 	adds.w	r9, r9, r5
 8007190:	eb4a 0a06 	adc.w	sl, sl, r6
 8007194:	f04f 0100 	mov.w	r1, #0
 8007198:	f04f 0200 	mov.w	r2, #0
 800719c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071a0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80071a4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80071a8:	4689      	mov	r9, r1
 80071aa:	4692      	mov	sl, r2
 80071ac:	eb19 0005 	adds.w	r0, r9, r5
 80071b0:	eb4a 0106 	adc.w	r1, sl, r6
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	461d      	mov	r5, r3
 80071ba:	f04f 0600 	mov.w	r6, #0
 80071be:	196b      	adds	r3, r5, r5
 80071c0:	eb46 0406 	adc.w	r4, r6, r6
 80071c4:	461a      	mov	r2, r3
 80071c6:	4623      	mov	r3, r4
 80071c8:	f7f9 fd66 	bl	8000c98 <__aeabi_uldivmod>
 80071cc:	4603      	mov	r3, r0
 80071ce:	460c      	mov	r4, r1
 80071d0:	461a      	mov	r2, r3
 80071d2:	4b8b      	ldr	r3, [pc, #556]	; (8007400 <UART_SetConfig+0x384>)
 80071d4:	fba3 1302 	umull	r1, r3, r3, r2
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	2164      	movs	r1, #100	; 0x64
 80071dc:	fb01 f303 	mul.w	r3, r1, r3
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	00db      	lsls	r3, r3, #3
 80071e4:	3332      	adds	r3, #50	; 0x32
 80071e6:	4a86      	ldr	r2, [pc, #536]	; (8007400 <UART_SetConfig+0x384>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	095b      	lsrs	r3, r3, #5
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071f4:	4498      	add	r8, r3
 80071f6:	68bb      	ldr	r3, [r7, #8]
 80071f8:	461d      	mov	r5, r3
 80071fa:	f04f 0600 	mov.w	r6, #0
 80071fe:	46a9      	mov	r9, r5
 8007200:	46b2      	mov	sl, r6
 8007202:	eb19 0309 	adds.w	r3, r9, r9
 8007206:	eb4a 040a 	adc.w	r4, sl, sl
 800720a:	4699      	mov	r9, r3
 800720c:	46a2      	mov	sl, r4
 800720e:	eb19 0905 	adds.w	r9, r9, r5
 8007212:	eb4a 0a06 	adc.w	sl, sl, r6
 8007216:	f04f 0100 	mov.w	r1, #0
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007222:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007226:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800722a:	4689      	mov	r9, r1
 800722c:	4692      	mov	sl, r2
 800722e:	eb19 0005 	adds.w	r0, r9, r5
 8007232:	eb4a 0106 	adc.w	r1, sl, r6
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	461d      	mov	r5, r3
 800723c:	f04f 0600 	mov.w	r6, #0
 8007240:	196b      	adds	r3, r5, r5
 8007242:	eb46 0406 	adc.w	r4, r6, r6
 8007246:	461a      	mov	r2, r3
 8007248:	4623      	mov	r3, r4
 800724a:	f7f9 fd25 	bl	8000c98 <__aeabi_uldivmod>
 800724e:	4603      	mov	r3, r0
 8007250:	460c      	mov	r4, r1
 8007252:	461a      	mov	r2, r3
 8007254:	4b6a      	ldr	r3, [pc, #424]	; (8007400 <UART_SetConfig+0x384>)
 8007256:	fba3 1302 	umull	r1, r3, r3, r2
 800725a:	095b      	lsrs	r3, r3, #5
 800725c:	2164      	movs	r1, #100	; 0x64
 800725e:	fb01 f303 	mul.w	r3, r1, r3
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	00db      	lsls	r3, r3, #3
 8007266:	3332      	adds	r3, #50	; 0x32
 8007268:	4a65      	ldr	r2, [pc, #404]	; (8007400 <UART_SetConfig+0x384>)
 800726a:	fba2 2303 	umull	r2, r3, r2, r3
 800726e:	095b      	lsrs	r3, r3, #5
 8007270:	f003 0207 	and.w	r2, r3, #7
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4442      	add	r2, r8
 800727a:	609a      	str	r2, [r3, #8]
 800727c:	e26f      	b.n	800775e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800727e:	f7fe ff21 	bl	80060c4 <HAL_RCC_GetPCLK1Freq>
 8007282:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	461d      	mov	r5, r3
 8007288:	f04f 0600 	mov.w	r6, #0
 800728c:	46a8      	mov	r8, r5
 800728e:	46b1      	mov	r9, r6
 8007290:	eb18 0308 	adds.w	r3, r8, r8
 8007294:	eb49 0409 	adc.w	r4, r9, r9
 8007298:	4698      	mov	r8, r3
 800729a:	46a1      	mov	r9, r4
 800729c:	eb18 0805 	adds.w	r8, r8, r5
 80072a0:	eb49 0906 	adc.w	r9, r9, r6
 80072a4:	f04f 0100 	mov.w	r1, #0
 80072a8:	f04f 0200 	mov.w	r2, #0
 80072ac:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80072b0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80072b4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80072b8:	4688      	mov	r8, r1
 80072ba:	4691      	mov	r9, r2
 80072bc:	eb18 0005 	adds.w	r0, r8, r5
 80072c0:	eb49 0106 	adc.w	r1, r9, r6
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	461d      	mov	r5, r3
 80072ca:	f04f 0600 	mov.w	r6, #0
 80072ce:	196b      	adds	r3, r5, r5
 80072d0:	eb46 0406 	adc.w	r4, r6, r6
 80072d4:	461a      	mov	r2, r3
 80072d6:	4623      	mov	r3, r4
 80072d8:	f7f9 fcde 	bl	8000c98 <__aeabi_uldivmod>
 80072dc:	4603      	mov	r3, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	461a      	mov	r2, r3
 80072e2:	4b47      	ldr	r3, [pc, #284]	; (8007400 <UART_SetConfig+0x384>)
 80072e4:	fba3 2302 	umull	r2, r3, r3, r2
 80072e8:	095b      	lsrs	r3, r3, #5
 80072ea:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	461d      	mov	r5, r3
 80072f2:	f04f 0600 	mov.w	r6, #0
 80072f6:	46a9      	mov	r9, r5
 80072f8:	46b2      	mov	sl, r6
 80072fa:	eb19 0309 	adds.w	r3, r9, r9
 80072fe:	eb4a 040a 	adc.w	r4, sl, sl
 8007302:	4699      	mov	r9, r3
 8007304:	46a2      	mov	sl, r4
 8007306:	eb19 0905 	adds.w	r9, r9, r5
 800730a:	eb4a 0a06 	adc.w	sl, sl, r6
 800730e:	f04f 0100 	mov.w	r1, #0
 8007312:	f04f 0200 	mov.w	r2, #0
 8007316:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800731a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800731e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007322:	4689      	mov	r9, r1
 8007324:	4692      	mov	sl, r2
 8007326:	eb19 0005 	adds.w	r0, r9, r5
 800732a:	eb4a 0106 	adc.w	r1, sl, r6
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	461d      	mov	r5, r3
 8007334:	f04f 0600 	mov.w	r6, #0
 8007338:	196b      	adds	r3, r5, r5
 800733a:	eb46 0406 	adc.w	r4, r6, r6
 800733e:	461a      	mov	r2, r3
 8007340:	4623      	mov	r3, r4
 8007342:	f7f9 fca9 	bl	8000c98 <__aeabi_uldivmod>
 8007346:	4603      	mov	r3, r0
 8007348:	460c      	mov	r4, r1
 800734a:	461a      	mov	r2, r3
 800734c:	4b2c      	ldr	r3, [pc, #176]	; (8007400 <UART_SetConfig+0x384>)
 800734e:	fba3 1302 	umull	r1, r3, r3, r2
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	2164      	movs	r1, #100	; 0x64
 8007356:	fb01 f303 	mul.w	r3, r1, r3
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	00db      	lsls	r3, r3, #3
 800735e:	3332      	adds	r3, #50	; 0x32
 8007360:	4a27      	ldr	r2, [pc, #156]	; (8007400 <UART_SetConfig+0x384>)
 8007362:	fba2 2303 	umull	r2, r3, r2, r3
 8007366:	095b      	lsrs	r3, r3, #5
 8007368:	005b      	lsls	r3, r3, #1
 800736a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800736e:	4498      	add	r8, r3
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	461d      	mov	r5, r3
 8007374:	f04f 0600 	mov.w	r6, #0
 8007378:	46a9      	mov	r9, r5
 800737a:	46b2      	mov	sl, r6
 800737c:	eb19 0309 	adds.w	r3, r9, r9
 8007380:	eb4a 040a 	adc.w	r4, sl, sl
 8007384:	4699      	mov	r9, r3
 8007386:	46a2      	mov	sl, r4
 8007388:	eb19 0905 	adds.w	r9, r9, r5
 800738c:	eb4a 0a06 	adc.w	sl, sl, r6
 8007390:	f04f 0100 	mov.w	r1, #0
 8007394:	f04f 0200 	mov.w	r2, #0
 8007398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800739c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80073a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80073a4:	4689      	mov	r9, r1
 80073a6:	4692      	mov	sl, r2
 80073a8:	eb19 0005 	adds.w	r0, r9, r5
 80073ac:	eb4a 0106 	adc.w	r1, sl, r6
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	461d      	mov	r5, r3
 80073b6:	f04f 0600 	mov.w	r6, #0
 80073ba:	196b      	adds	r3, r5, r5
 80073bc:	eb46 0406 	adc.w	r4, r6, r6
 80073c0:	461a      	mov	r2, r3
 80073c2:	4623      	mov	r3, r4
 80073c4:	f7f9 fc68 	bl	8000c98 <__aeabi_uldivmod>
 80073c8:	4603      	mov	r3, r0
 80073ca:	460c      	mov	r4, r1
 80073cc:	461a      	mov	r2, r3
 80073ce:	4b0c      	ldr	r3, [pc, #48]	; (8007400 <UART_SetConfig+0x384>)
 80073d0:	fba3 1302 	umull	r1, r3, r3, r2
 80073d4:	095b      	lsrs	r3, r3, #5
 80073d6:	2164      	movs	r1, #100	; 0x64
 80073d8:	fb01 f303 	mul.w	r3, r1, r3
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	3332      	adds	r3, #50	; 0x32
 80073e2:	4a07      	ldr	r2, [pc, #28]	; (8007400 <UART_SetConfig+0x384>)
 80073e4:	fba2 2303 	umull	r2, r3, r2, r3
 80073e8:	095b      	lsrs	r3, r3, #5
 80073ea:	f003 0207 	and.w	r2, r3, #7
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4442      	add	r2, r8
 80073f4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80073f6:	e1b2      	b.n	800775e <UART_SetConfig+0x6e2>
 80073f8:	40011000 	.word	0x40011000
 80073fc:	40011400 	.word	0x40011400
 8007400:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4ad7      	ldr	r2, [pc, #860]	; (8007768 <UART_SetConfig+0x6ec>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d005      	beq.n	800741a <UART_SetConfig+0x39e>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4ad6      	ldr	r2, [pc, #856]	; (800776c <UART_SetConfig+0x6f0>)
 8007414:	4293      	cmp	r3, r2
 8007416:	f040 80d1 	bne.w	80075bc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800741a:	f7fe fe67 	bl	80060ec <HAL_RCC_GetPCLK2Freq>
 800741e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	469a      	mov	sl, r3
 8007424:	f04f 0b00 	mov.w	fp, #0
 8007428:	46d0      	mov	r8, sl
 800742a:	46d9      	mov	r9, fp
 800742c:	eb18 0308 	adds.w	r3, r8, r8
 8007430:	eb49 0409 	adc.w	r4, r9, r9
 8007434:	4698      	mov	r8, r3
 8007436:	46a1      	mov	r9, r4
 8007438:	eb18 080a 	adds.w	r8, r8, sl
 800743c:	eb49 090b 	adc.w	r9, r9, fp
 8007440:	f04f 0100 	mov.w	r1, #0
 8007444:	f04f 0200 	mov.w	r2, #0
 8007448:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800744c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007450:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007454:	4688      	mov	r8, r1
 8007456:	4691      	mov	r9, r2
 8007458:	eb1a 0508 	adds.w	r5, sl, r8
 800745c:	eb4b 0609 	adc.w	r6, fp, r9
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	4619      	mov	r1, r3
 8007466:	f04f 0200 	mov.w	r2, #0
 800746a:	f04f 0300 	mov.w	r3, #0
 800746e:	f04f 0400 	mov.w	r4, #0
 8007472:	0094      	lsls	r4, r2, #2
 8007474:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007478:	008b      	lsls	r3, r1, #2
 800747a:	461a      	mov	r2, r3
 800747c:	4623      	mov	r3, r4
 800747e:	4628      	mov	r0, r5
 8007480:	4631      	mov	r1, r6
 8007482:	f7f9 fc09 	bl	8000c98 <__aeabi_uldivmod>
 8007486:	4603      	mov	r3, r0
 8007488:	460c      	mov	r4, r1
 800748a:	461a      	mov	r2, r3
 800748c:	4bb8      	ldr	r3, [pc, #736]	; (8007770 <UART_SetConfig+0x6f4>)
 800748e:	fba3 2302 	umull	r2, r3, r3, r2
 8007492:	095b      	lsrs	r3, r3, #5
 8007494:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	469b      	mov	fp, r3
 800749c:	f04f 0c00 	mov.w	ip, #0
 80074a0:	46d9      	mov	r9, fp
 80074a2:	46e2      	mov	sl, ip
 80074a4:	eb19 0309 	adds.w	r3, r9, r9
 80074a8:	eb4a 040a 	adc.w	r4, sl, sl
 80074ac:	4699      	mov	r9, r3
 80074ae:	46a2      	mov	sl, r4
 80074b0:	eb19 090b 	adds.w	r9, r9, fp
 80074b4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80074b8:	f04f 0100 	mov.w	r1, #0
 80074bc:	f04f 0200 	mov.w	r2, #0
 80074c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80074c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80074cc:	4689      	mov	r9, r1
 80074ce:	4692      	mov	sl, r2
 80074d0:	eb1b 0509 	adds.w	r5, fp, r9
 80074d4:	eb4c 060a 	adc.w	r6, ip, sl
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	4619      	mov	r1, r3
 80074de:	f04f 0200 	mov.w	r2, #0
 80074e2:	f04f 0300 	mov.w	r3, #0
 80074e6:	f04f 0400 	mov.w	r4, #0
 80074ea:	0094      	lsls	r4, r2, #2
 80074ec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80074f0:	008b      	lsls	r3, r1, #2
 80074f2:	461a      	mov	r2, r3
 80074f4:	4623      	mov	r3, r4
 80074f6:	4628      	mov	r0, r5
 80074f8:	4631      	mov	r1, r6
 80074fa:	f7f9 fbcd 	bl	8000c98 <__aeabi_uldivmod>
 80074fe:	4603      	mov	r3, r0
 8007500:	460c      	mov	r4, r1
 8007502:	461a      	mov	r2, r3
 8007504:	4b9a      	ldr	r3, [pc, #616]	; (8007770 <UART_SetConfig+0x6f4>)
 8007506:	fba3 1302 	umull	r1, r3, r3, r2
 800750a:	095b      	lsrs	r3, r3, #5
 800750c:	2164      	movs	r1, #100	; 0x64
 800750e:	fb01 f303 	mul.w	r3, r1, r3
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	011b      	lsls	r3, r3, #4
 8007516:	3332      	adds	r3, #50	; 0x32
 8007518:	4a95      	ldr	r2, [pc, #596]	; (8007770 <UART_SetConfig+0x6f4>)
 800751a:	fba2 2303 	umull	r2, r3, r2, r3
 800751e:	095b      	lsrs	r3, r3, #5
 8007520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007524:	4498      	add	r8, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	469b      	mov	fp, r3
 800752a:	f04f 0c00 	mov.w	ip, #0
 800752e:	46d9      	mov	r9, fp
 8007530:	46e2      	mov	sl, ip
 8007532:	eb19 0309 	adds.w	r3, r9, r9
 8007536:	eb4a 040a 	adc.w	r4, sl, sl
 800753a:	4699      	mov	r9, r3
 800753c:	46a2      	mov	sl, r4
 800753e:	eb19 090b 	adds.w	r9, r9, fp
 8007542:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007546:	f04f 0100 	mov.w	r1, #0
 800754a:	f04f 0200 	mov.w	r2, #0
 800754e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007552:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007556:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800755a:	4689      	mov	r9, r1
 800755c:	4692      	mov	sl, r2
 800755e:	eb1b 0509 	adds.w	r5, fp, r9
 8007562:	eb4c 060a 	adc.w	r6, ip, sl
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	4619      	mov	r1, r3
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	f04f 0300 	mov.w	r3, #0
 8007574:	f04f 0400 	mov.w	r4, #0
 8007578:	0094      	lsls	r4, r2, #2
 800757a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800757e:	008b      	lsls	r3, r1, #2
 8007580:	461a      	mov	r2, r3
 8007582:	4623      	mov	r3, r4
 8007584:	4628      	mov	r0, r5
 8007586:	4631      	mov	r1, r6
 8007588:	f7f9 fb86 	bl	8000c98 <__aeabi_uldivmod>
 800758c:	4603      	mov	r3, r0
 800758e:	460c      	mov	r4, r1
 8007590:	461a      	mov	r2, r3
 8007592:	4b77      	ldr	r3, [pc, #476]	; (8007770 <UART_SetConfig+0x6f4>)
 8007594:	fba3 1302 	umull	r1, r3, r3, r2
 8007598:	095b      	lsrs	r3, r3, #5
 800759a:	2164      	movs	r1, #100	; 0x64
 800759c:	fb01 f303 	mul.w	r3, r1, r3
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	011b      	lsls	r3, r3, #4
 80075a4:	3332      	adds	r3, #50	; 0x32
 80075a6:	4a72      	ldr	r2, [pc, #456]	; (8007770 <UART_SetConfig+0x6f4>)
 80075a8:	fba2 2303 	umull	r2, r3, r2, r3
 80075ac:	095b      	lsrs	r3, r3, #5
 80075ae:	f003 020f 	and.w	r2, r3, #15
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4442      	add	r2, r8
 80075b8:	609a      	str	r2, [r3, #8]
 80075ba:	e0d0      	b.n	800775e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80075bc:	f7fe fd82 	bl	80060c4 <HAL_RCC_GetPCLK1Freq>
 80075c0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	469a      	mov	sl, r3
 80075c6:	f04f 0b00 	mov.w	fp, #0
 80075ca:	46d0      	mov	r8, sl
 80075cc:	46d9      	mov	r9, fp
 80075ce:	eb18 0308 	adds.w	r3, r8, r8
 80075d2:	eb49 0409 	adc.w	r4, r9, r9
 80075d6:	4698      	mov	r8, r3
 80075d8:	46a1      	mov	r9, r4
 80075da:	eb18 080a 	adds.w	r8, r8, sl
 80075de:	eb49 090b 	adc.w	r9, r9, fp
 80075e2:	f04f 0100 	mov.w	r1, #0
 80075e6:	f04f 0200 	mov.w	r2, #0
 80075ea:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80075ee:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80075f2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80075f6:	4688      	mov	r8, r1
 80075f8:	4691      	mov	r9, r2
 80075fa:	eb1a 0508 	adds.w	r5, sl, r8
 80075fe:	eb4b 0609 	adc.w	r6, fp, r9
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	4619      	mov	r1, r3
 8007608:	f04f 0200 	mov.w	r2, #0
 800760c:	f04f 0300 	mov.w	r3, #0
 8007610:	f04f 0400 	mov.w	r4, #0
 8007614:	0094      	lsls	r4, r2, #2
 8007616:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800761a:	008b      	lsls	r3, r1, #2
 800761c:	461a      	mov	r2, r3
 800761e:	4623      	mov	r3, r4
 8007620:	4628      	mov	r0, r5
 8007622:	4631      	mov	r1, r6
 8007624:	f7f9 fb38 	bl	8000c98 <__aeabi_uldivmod>
 8007628:	4603      	mov	r3, r0
 800762a:	460c      	mov	r4, r1
 800762c:	461a      	mov	r2, r3
 800762e:	4b50      	ldr	r3, [pc, #320]	; (8007770 <UART_SetConfig+0x6f4>)
 8007630:	fba3 2302 	umull	r2, r3, r3, r2
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	469b      	mov	fp, r3
 800763e:	f04f 0c00 	mov.w	ip, #0
 8007642:	46d9      	mov	r9, fp
 8007644:	46e2      	mov	sl, ip
 8007646:	eb19 0309 	adds.w	r3, r9, r9
 800764a:	eb4a 040a 	adc.w	r4, sl, sl
 800764e:	4699      	mov	r9, r3
 8007650:	46a2      	mov	sl, r4
 8007652:	eb19 090b 	adds.w	r9, r9, fp
 8007656:	eb4a 0a0c 	adc.w	sl, sl, ip
 800765a:	f04f 0100 	mov.w	r1, #0
 800765e:	f04f 0200 	mov.w	r2, #0
 8007662:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007666:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800766a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800766e:	4689      	mov	r9, r1
 8007670:	4692      	mov	sl, r2
 8007672:	eb1b 0509 	adds.w	r5, fp, r9
 8007676:	eb4c 060a 	adc.w	r6, ip, sl
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	4619      	mov	r1, r3
 8007680:	f04f 0200 	mov.w	r2, #0
 8007684:	f04f 0300 	mov.w	r3, #0
 8007688:	f04f 0400 	mov.w	r4, #0
 800768c:	0094      	lsls	r4, r2, #2
 800768e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007692:	008b      	lsls	r3, r1, #2
 8007694:	461a      	mov	r2, r3
 8007696:	4623      	mov	r3, r4
 8007698:	4628      	mov	r0, r5
 800769a:	4631      	mov	r1, r6
 800769c:	f7f9 fafc 	bl	8000c98 <__aeabi_uldivmod>
 80076a0:	4603      	mov	r3, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	461a      	mov	r2, r3
 80076a6:	4b32      	ldr	r3, [pc, #200]	; (8007770 <UART_SetConfig+0x6f4>)
 80076a8:	fba3 1302 	umull	r1, r3, r3, r2
 80076ac:	095b      	lsrs	r3, r3, #5
 80076ae:	2164      	movs	r1, #100	; 0x64
 80076b0:	fb01 f303 	mul.w	r3, r1, r3
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	3332      	adds	r3, #50	; 0x32
 80076ba:	4a2d      	ldr	r2, [pc, #180]	; (8007770 <UART_SetConfig+0x6f4>)
 80076bc:	fba2 2303 	umull	r2, r3, r2, r3
 80076c0:	095b      	lsrs	r3, r3, #5
 80076c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80076c6:	4498      	add	r8, r3
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	469b      	mov	fp, r3
 80076cc:	f04f 0c00 	mov.w	ip, #0
 80076d0:	46d9      	mov	r9, fp
 80076d2:	46e2      	mov	sl, ip
 80076d4:	eb19 0309 	adds.w	r3, r9, r9
 80076d8:	eb4a 040a 	adc.w	r4, sl, sl
 80076dc:	4699      	mov	r9, r3
 80076de:	46a2      	mov	sl, r4
 80076e0:	eb19 090b 	adds.w	r9, r9, fp
 80076e4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80076e8:	f04f 0100 	mov.w	r1, #0
 80076ec:	f04f 0200 	mov.w	r2, #0
 80076f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80076f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80076f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80076fc:	4689      	mov	r9, r1
 80076fe:	4692      	mov	sl, r2
 8007700:	eb1b 0509 	adds.w	r5, fp, r9
 8007704:	eb4c 060a 	adc.w	r6, ip, sl
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	4619      	mov	r1, r3
 800770e:	f04f 0200 	mov.w	r2, #0
 8007712:	f04f 0300 	mov.w	r3, #0
 8007716:	f04f 0400 	mov.w	r4, #0
 800771a:	0094      	lsls	r4, r2, #2
 800771c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007720:	008b      	lsls	r3, r1, #2
 8007722:	461a      	mov	r2, r3
 8007724:	4623      	mov	r3, r4
 8007726:	4628      	mov	r0, r5
 8007728:	4631      	mov	r1, r6
 800772a:	f7f9 fab5 	bl	8000c98 <__aeabi_uldivmod>
 800772e:	4603      	mov	r3, r0
 8007730:	460c      	mov	r4, r1
 8007732:	461a      	mov	r2, r3
 8007734:	4b0e      	ldr	r3, [pc, #56]	; (8007770 <UART_SetConfig+0x6f4>)
 8007736:	fba3 1302 	umull	r1, r3, r3, r2
 800773a:	095b      	lsrs	r3, r3, #5
 800773c:	2164      	movs	r1, #100	; 0x64
 800773e:	fb01 f303 	mul.w	r3, r1, r3
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	011b      	lsls	r3, r3, #4
 8007746:	3332      	adds	r3, #50	; 0x32
 8007748:	4a09      	ldr	r2, [pc, #36]	; (8007770 <UART_SetConfig+0x6f4>)
 800774a:	fba2 2303 	umull	r2, r3, r2, r3
 800774e:	095b      	lsrs	r3, r3, #5
 8007750:	f003 020f 	and.w	r2, r3, #15
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4442      	add	r2, r8
 800775a:	609a      	str	r2, [r3, #8]
}
 800775c:	e7ff      	b.n	800775e <UART_SetConfig+0x6e2>
 800775e:	bf00      	nop
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007768:	40011000 	.word	0x40011000
 800776c:	40011400 	.word	0x40011400
 8007770:	51eb851f 	.word	0x51eb851f

08007774 <__errno>:
 8007774:	4b01      	ldr	r3, [pc, #4]	; (800777c <__errno+0x8>)
 8007776:	6818      	ldr	r0, [r3, #0]
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	20000020 	.word	0x20000020

08007780 <__libc_init_array>:
 8007780:	b570      	push	{r4, r5, r6, lr}
 8007782:	4e0d      	ldr	r6, [pc, #52]	; (80077b8 <__libc_init_array+0x38>)
 8007784:	4c0d      	ldr	r4, [pc, #52]	; (80077bc <__libc_init_array+0x3c>)
 8007786:	1ba4      	subs	r4, r4, r6
 8007788:	10a4      	asrs	r4, r4, #2
 800778a:	2500      	movs	r5, #0
 800778c:	42a5      	cmp	r5, r4
 800778e:	d109      	bne.n	80077a4 <__libc_init_array+0x24>
 8007790:	4e0b      	ldr	r6, [pc, #44]	; (80077c0 <__libc_init_array+0x40>)
 8007792:	4c0c      	ldr	r4, [pc, #48]	; (80077c4 <__libc_init_array+0x44>)
 8007794:	f003 fb42 	bl	800ae1c <_init>
 8007798:	1ba4      	subs	r4, r4, r6
 800779a:	10a4      	asrs	r4, r4, #2
 800779c:	2500      	movs	r5, #0
 800779e:	42a5      	cmp	r5, r4
 80077a0:	d105      	bne.n	80077ae <__libc_init_array+0x2e>
 80077a2:	bd70      	pop	{r4, r5, r6, pc}
 80077a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077a8:	4798      	blx	r3
 80077aa:	3501      	adds	r5, #1
 80077ac:	e7ee      	b.n	800778c <__libc_init_array+0xc>
 80077ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077b2:	4798      	blx	r3
 80077b4:	3501      	adds	r5, #1
 80077b6:	e7f2      	b.n	800779e <__libc_init_array+0x1e>
 80077b8:	0800b448 	.word	0x0800b448
 80077bc:	0800b448 	.word	0x0800b448
 80077c0:	0800b448 	.word	0x0800b448
 80077c4:	0800b44c 	.word	0x0800b44c

080077c8 <memset>:
 80077c8:	4402      	add	r2, r0
 80077ca:	4603      	mov	r3, r0
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d100      	bne.n	80077d2 <memset+0xa>
 80077d0:	4770      	bx	lr
 80077d2:	f803 1b01 	strb.w	r1, [r3], #1
 80077d6:	e7f9      	b.n	80077cc <memset+0x4>

080077d8 <__cvt>:
 80077d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077dc:	ec55 4b10 	vmov	r4, r5, d0
 80077e0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80077e2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80077e6:	2d00      	cmp	r5, #0
 80077e8:	460e      	mov	r6, r1
 80077ea:	4691      	mov	r9, r2
 80077ec:	4619      	mov	r1, r3
 80077ee:	bfb8      	it	lt
 80077f0:	4622      	movlt	r2, r4
 80077f2:	462b      	mov	r3, r5
 80077f4:	f027 0720 	bic.w	r7, r7, #32
 80077f8:	bfbb      	ittet	lt
 80077fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80077fe:	461d      	movlt	r5, r3
 8007800:	2300      	movge	r3, #0
 8007802:	232d      	movlt	r3, #45	; 0x2d
 8007804:	bfb8      	it	lt
 8007806:	4614      	movlt	r4, r2
 8007808:	2f46      	cmp	r7, #70	; 0x46
 800780a:	700b      	strb	r3, [r1, #0]
 800780c:	d004      	beq.n	8007818 <__cvt+0x40>
 800780e:	2f45      	cmp	r7, #69	; 0x45
 8007810:	d100      	bne.n	8007814 <__cvt+0x3c>
 8007812:	3601      	adds	r6, #1
 8007814:	2102      	movs	r1, #2
 8007816:	e000      	b.n	800781a <__cvt+0x42>
 8007818:	2103      	movs	r1, #3
 800781a:	ab03      	add	r3, sp, #12
 800781c:	9301      	str	r3, [sp, #4]
 800781e:	ab02      	add	r3, sp, #8
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	4632      	mov	r2, r6
 8007824:	4653      	mov	r3, sl
 8007826:	ec45 4b10 	vmov	d0, r4, r5
 800782a:	f001 fb65 	bl	8008ef8 <_dtoa_r>
 800782e:	2f47      	cmp	r7, #71	; 0x47
 8007830:	4680      	mov	r8, r0
 8007832:	d102      	bne.n	800783a <__cvt+0x62>
 8007834:	f019 0f01 	tst.w	r9, #1
 8007838:	d026      	beq.n	8007888 <__cvt+0xb0>
 800783a:	2f46      	cmp	r7, #70	; 0x46
 800783c:	eb08 0906 	add.w	r9, r8, r6
 8007840:	d111      	bne.n	8007866 <__cvt+0x8e>
 8007842:	f898 3000 	ldrb.w	r3, [r8]
 8007846:	2b30      	cmp	r3, #48	; 0x30
 8007848:	d10a      	bne.n	8007860 <__cvt+0x88>
 800784a:	2200      	movs	r2, #0
 800784c:	2300      	movs	r3, #0
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f9 f941 	bl	8000ad8 <__aeabi_dcmpeq>
 8007856:	b918      	cbnz	r0, 8007860 <__cvt+0x88>
 8007858:	f1c6 0601 	rsb	r6, r6, #1
 800785c:	f8ca 6000 	str.w	r6, [sl]
 8007860:	f8da 3000 	ldr.w	r3, [sl]
 8007864:	4499      	add	r9, r3
 8007866:	2200      	movs	r2, #0
 8007868:	2300      	movs	r3, #0
 800786a:	4620      	mov	r0, r4
 800786c:	4629      	mov	r1, r5
 800786e:	f7f9 f933 	bl	8000ad8 <__aeabi_dcmpeq>
 8007872:	b938      	cbnz	r0, 8007884 <__cvt+0xac>
 8007874:	2230      	movs	r2, #48	; 0x30
 8007876:	9b03      	ldr	r3, [sp, #12]
 8007878:	454b      	cmp	r3, r9
 800787a:	d205      	bcs.n	8007888 <__cvt+0xb0>
 800787c:	1c59      	adds	r1, r3, #1
 800787e:	9103      	str	r1, [sp, #12]
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e7f8      	b.n	8007876 <__cvt+0x9e>
 8007884:	f8cd 900c 	str.w	r9, [sp, #12]
 8007888:	9b03      	ldr	r3, [sp, #12]
 800788a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800788c:	eba3 0308 	sub.w	r3, r3, r8
 8007890:	4640      	mov	r0, r8
 8007892:	6013      	str	r3, [r2, #0]
 8007894:	b004      	add	sp, #16
 8007896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800789a <__exponent>:
 800789a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800789c:	2900      	cmp	r1, #0
 800789e:	4604      	mov	r4, r0
 80078a0:	bfba      	itte	lt
 80078a2:	4249      	neglt	r1, r1
 80078a4:	232d      	movlt	r3, #45	; 0x2d
 80078a6:	232b      	movge	r3, #43	; 0x2b
 80078a8:	2909      	cmp	r1, #9
 80078aa:	f804 2b02 	strb.w	r2, [r4], #2
 80078ae:	7043      	strb	r3, [r0, #1]
 80078b0:	dd20      	ble.n	80078f4 <__exponent+0x5a>
 80078b2:	f10d 0307 	add.w	r3, sp, #7
 80078b6:	461f      	mov	r7, r3
 80078b8:	260a      	movs	r6, #10
 80078ba:	fb91 f5f6 	sdiv	r5, r1, r6
 80078be:	fb06 1115 	mls	r1, r6, r5, r1
 80078c2:	3130      	adds	r1, #48	; 0x30
 80078c4:	2d09      	cmp	r5, #9
 80078c6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80078ca:	f103 32ff 	add.w	r2, r3, #4294967295
 80078ce:	4629      	mov	r1, r5
 80078d0:	dc09      	bgt.n	80078e6 <__exponent+0x4c>
 80078d2:	3130      	adds	r1, #48	; 0x30
 80078d4:	3b02      	subs	r3, #2
 80078d6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80078da:	42bb      	cmp	r3, r7
 80078dc:	4622      	mov	r2, r4
 80078de:	d304      	bcc.n	80078ea <__exponent+0x50>
 80078e0:	1a10      	subs	r0, r2, r0
 80078e2:	b003      	add	sp, #12
 80078e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078e6:	4613      	mov	r3, r2
 80078e8:	e7e7      	b.n	80078ba <__exponent+0x20>
 80078ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078ee:	f804 2b01 	strb.w	r2, [r4], #1
 80078f2:	e7f2      	b.n	80078da <__exponent+0x40>
 80078f4:	2330      	movs	r3, #48	; 0x30
 80078f6:	4419      	add	r1, r3
 80078f8:	7083      	strb	r3, [r0, #2]
 80078fa:	1d02      	adds	r2, r0, #4
 80078fc:	70c1      	strb	r1, [r0, #3]
 80078fe:	e7ef      	b.n	80078e0 <__exponent+0x46>

08007900 <_printf_float>:
 8007900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	b08d      	sub	sp, #52	; 0x34
 8007906:	460c      	mov	r4, r1
 8007908:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800790c:	4616      	mov	r6, r2
 800790e:	461f      	mov	r7, r3
 8007910:	4605      	mov	r5, r0
 8007912:	f002 fbd1 	bl	800a0b8 <_localeconv_r>
 8007916:	6803      	ldr	r3, [r0, #0]
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	4618      	mov	r0, r3
 800791c:	f7f8 fc60 	bl	80001e0 <strlen>
 8007920:	2300      	movs	r3, #0
 8007922:	930a      	str	r3, [sp, #40]	; 0x28
 8007924:	f8d8 3000 	ldr.w	r3, [r8]
 8007928:	9005      	str	r0, [sp, #20]
 800792a:	3307      	adds	r3, #7
 800792c:	f023 0307 	bic.w	r3, r3, #7
 8007930:	f103 0208 	add.w	r2, r3, #8
 8007934:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007938:	f8d4 b000 	ldr.w	fp, [r4]
 800793c:	f8c8 2000 	str.w	r2, [r8]
 8007940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007944:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007948:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800794c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007950:	9307      	str	r3, [sp, #28]
 8007952:	f8cd 8018 	str.w	r8, [sp, #24]
 8007956:	f04f 32ff 	mov.w	r2, #4294967295
 800795a:	4ba7      	ldr	r3, [pc, #668]	; (8007bf8 <_printf_float+0x2f8>)
 800795c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007960:	f7f9 f8ec 	bl	8000b3c <__aeabi_dcmpun>
 8007964:	bb70      	cbnz	r0, 80079c4 <_printf_float+0xc4>
 8007966:	f04f 32ff 	mov.w	r2, #4294967295
 800796a:	4ba3      	ldr	r3, [pc, #652]	; (8007bf8 <_printf_float+0x2f8>)
 800796c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007970:	f7f9 f8c6 	bl	8000b00 <__aeabi_dcmple>
 8007974:	bb30      	cbnz	r0, 80079c4 <_printf_float+0xc4>
 8007976:	2200      	movs	r2, #0
 8007978:	2300      	movs	r3, #0
 800797a:	4640      	mov	r0, r8
 800797c:	4649      	mov	r1, r9
 800797e:	f7f9 f8b5 	bl	8000aec <__aeabi_dcmplt>
 8007982:	b110      	cbz	r0, 800798a <_printf_float+0x8a>
 8007984:	232d      	movs	r3, #45	; 0x2d
 8007986:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800798a:	4a9c      	ldr	r2, [pc, #624]	; (8007bfc <_printf_float+0x2fc>)
 800798c:	4b9c      	ldr	r3, [pc, #624]	; (8007c00 <_printf_float+0x300>)
 800798e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007992:	bf8c      	ite	hi
 8007994:	4690      	movhi	r8, r2
 8007996:	4698      	movls	r8, r3
 8007998:	2303      	movs	r3, #3
 800799a:	f02b 0204 	bic.w	r2, fp, #4
 800799e:	6123      	str	r3, [r4, #16]
 80079a0:	6022      	str	r2, [r4, #0]
 80079a2:	f04f 0900 	mov.w	r9, #0
 80079a6:	9700      	str	r7, [sp, #0]
 80079a8:	4633      	mov	r3, r6
 80079aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80079ac:	4621      	mov	r1, r4
 80079ae:	4628      	mov	r0, r5
 80079b0:	f000 f9e6 	bl	8007d80 <_printf_common>
 80079b4:	3001      	adds	r0, #1
 80079b6:	f040 808d 	bne.w	8007ad4 <_printf_float+0x1d4>
 80079ba:	f04f 30ff 	mov.w	r0, #4294967295
 80079be:	b00d      	add	sp, #52	; 0x34
 80079c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c4:	4642      	mov	r2, r8
 80079c6:	464b      	mov	r3, r9
 80079c8:	4640      	mov	r0, r8
 80079ca:	4649      	mov	r1, r9
 80079cc:	f7f9 f8b6 	bl	8000b3c <__aeabi_dcmpun>
 80079d0:	b110      	cbz	r0, 80079d8 <_printf_float+0xd8>
 80079d2:	4a8c      	ldr	r2, [pc, #560]	; (8007c04 <_printf_float+0x304>)
 80079d4:	4b8c      	ldr	r3, [pc, #560]	; (8007c08 <_printf_float+0x308>)
 80079d6:	e7da      	b.n	800798e <_printf_float+0x8e>
 80079d8:	6861      	ldr	r1, [r4, #4]
 80079da:	1c4b      	adds	r3, r1, #1
 80079dc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80079e0:	a80a      	add	r0, sp, #40	; 0x28
 80079e2:	d13e      	bne.n	8007a62 <_printf_float+0x162>
 80079e4:	2306      	movs	r3, #6
 80079e6:	6063      	str	r3, [r4, #4]
 80079e8:	2300      	movs	r3, #0
 80079ea:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80079ee:	ab09      	add	r3, sp, #36	; 0x24
 80079f0:	9300      	str	r3, [sp, #0]
 80079f2:	ec49 8b10 	vmov	d0, r8, r9
 80079f6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079fa:	6022      	str	r2, [r4, #0]
 80079fc:	f8cd a004 	str.w	sl, [sp, #4]
 8007a00:	6861      	ldr	r1, [r4, #4]
 8007a02:	4628      	mov	r0, r5
 8007a04:	f7ff fee8 	bl	80077d8 <__cvt>
 8007a08:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007a0c:	2b47      	cmp	r3, #71	; 0x47
 8007a0e:	4680      	mov	r8, r0
 8007a10:	d109      	bne.n	8007a26 <_printf_float+0x126>
 8007a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a14:	1cd8      	adds	r0, r3, #3
 8007a16:	db02      	blt.n	8007a1e <_printf_float+0x11e>
 8007a18:	6862      	ldr	r2, [r4, #4]
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	dd47      	ble.n	8007aae <_printf_float+0x1ae>
 8007a1e:	f1aa 0a02 	sub.w	sl, sl, #2
 8007a22:	fa5f fa8a 	uxtb.w	sl, sl
 8007a26:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007a2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a2c:	d824      	bhi.n	8007a78 <_printf_float+0x178>
 8007a2e:	3901      	subs	r1, #1
 8007a30:	4652      	mov	r2, sl
 8007a32:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007a36:	9109      	str	r1, [sp, #36]	; 0x24
 8007a38:	f7ff ff2f 	bl	800789a <__exponent>
 8007a3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a3e:	1813      	adds	r3, r2, r0
 8007a40:	2a01      	cmp	r2, #1
 8007a42:	4681      	mov	r9, r0
 8007a44:	6123      	str	r3, [r4, #16]
 8007a46:	dc02      	bgt.n	8007a4e <_printf_float+0x14e>
 8007a48:	6822      	ldr	r2, [r4, #0]
 8007a4a:	07d1      	lsls	r1, r2, #31
 8007a4c:	d501      	bpl.n	8007a52 <_printf_float+0x152>
 8007a4e:	3301      	adds	r3, #1
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d0a5      	beq.n	80079a6 <_printf_float+0xa6>
 8007a5a:	232d      	movs	r3, #45	; 0x2d
 8007a5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a60:	e7a1      	b.n	80079a6 <_printf_float+0xa6>
 8007a62:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007a66:	f000 8177 	beq.w	8007d58 <_printf_float+0x458>
 8007a6a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007a6e:	d1bb      	bne.n	80079e8 <_printf_float+0xe8>
 8007a70:	2900      	cmp	r1, #0
 8007a72:	d1b9      	bne.n	80079e8 <_printf_float+0xe8>
 8007a74:	2301      	movs	r3, #1
 8007a76:	e7b6      	b.n	80079e6 <_printf_float+0xe6>
 8007a78:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007a7c:	d119      	bne.n	8007ab2 <_printf_float+0x1b2>
 8007a7e:	2900      	cmp	r1, #0
 8007a80:	6863      	ldr	r3, [r4, #4]
 8007a82:	dd0c      	ble.n	8007a9e <_printf_float+0x19e>
 8007a84:	6121      	str	r1, [r4, #16]
 8007a86:	b913      	cbnz	r3, 8007a8e <_printf_float+0x18e>
 8007a88:	6822      	ldr	r2, [r4, #0]
 8007a8a:	07d2      	lsls	r2, r2, #31
 8007a8c:	d502      	bpl.n	8007a94 <_printf_float+0x194>
 8007a8e:	3301      	adds	r3, #1
 8007a90:	440b      	add	r3, r1
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a96:	65a3      	str	r3, [r4, #88]	; 0x58
 8007a98:	f04f 0900 	mov.w	r9, #0
 8007a9c:	e7d9      	b.n	8007a52 <_printf_float+0x152>
 8007a9e:	b913      	cbnz	r3, 8007aa6 <_printf_float+0x1a6>
 8007aa0:	6822      	ldr	r2, [r4, #0]
 8007aa2:	07d0      	lsls	r0, r2, #31
 8007aa4:	d501      	bpl.n	8007aaa <_printf_float+0x1aa>
 8007aa6:	3302      	adds	r3, #2
 8007aa8:	e7f3      	b.n	8007a92 <_printf_float+0x192>
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e7f1      	b.n	8007a92 <_printf_float+0x192>
 8007aae:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007ab2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	db05      	blt.n	8007ac6 <_printf_float+0x1c6>
 8007aba:	6822      	ldr	r2, [r4, #0]
 8007abc:	6123      	str	r3, [r4, #16]
 8007abe:	07d1      	lsls	r1, r2, #31
 8007ac0:	d5e8      	bpl.n	8007a94 <_printf_float+0x194>
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	e7e5      	b.n	8007a92 <_printf_float+0x192>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	bfd4      	ite	le
 8007aca:	f1c3 0302 	rsble	r3, r3, #2
 8007ace:	2301      	movgt	r3, #1
 8007ad0:	4413      	add	r3, r2
 8007ad2:	e7de      	b.n	8007a92 <_printf_float+0x192>
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	055a      	lsls	r2, r3, #21
 8007ad8:	d407      	bmi.n	8007aea <_printf_float+0x1ea>
 8007ada:	6923      	ldr	r3, [r4, #16]
 8007adc:	4642      	mov	r2, r8
 8007ade:	4631      	mov	r1, r6
 8007ae0:	4628      	mov	r0, r5
 8007ae2:	47b8      	blx	r7
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d12b      	bne.n	8007b40 <_printf_float+0x240>
 8007ae8:	e767      	b.n	80079ba <_printf_float+0xba>
 8007aea:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007aee:	f240 80dc 	bls.w	8007caa <_printf_float+0x3aa>
 8007af2:	2200      	movs	r2, #0
 8007af4:	2300      	movs	r3, #0
 8007af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007afa:	f7f8 ffed 	bl	8000ad8 <__aeabi_dcmpeq>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	d033      	beq.n	8007b6a <_printf_float+0x26a>
 8007b02:	2301      	movs	r3, #1
 8007b04:	4a41      	ldr	r2, [pc, #260]	; (8007c0c <_printf_float+0x30c>)
 8007b06:	4631      	mov	r1, r6
 8007b08:	4628      	mov	r0, r5
 8007b0a:	47b8      	blx	r7
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	f43f af54 	beq.w	80079ba <_printf_float+0xba>
 8007b12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b16:	429a      	cmp	r2, r3
 8007b18:	db02      	blt.n	8007b20 <_printf_float+0x220>
 8007b1a:	6823      	ldr	r3, [r4, #0]
 8007b1c:	07d8      	lsls	r0, r3, #31
 8007b1e:	d50f      	bpl.n	8007b40 <_printf_float+0x240>
 8007b20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b24:	4631      	mov	r1, r6
 8007b26:	4628      	mov	r0, r5
 8007b28:	47b8      	blx	r7
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	f43f af45 	beq.w	80079ba <_printf_float+0xba>
 8007b30:	f04f 0800 	mov.w	r8, #0
 8007b34:	f104 091a 	add.w	r9, r4, #26
 8007b38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	4543      	cmp	r3, r8
 8007b3e:	dc09      	bgt.n	8007b54 <_printf_float+0x254>
 8007b40:	6823      	ldr	r3, [r4, #0]
 8007b42:	079b      	lsls	r3, r3, #30
 8007b44:	f100 8103 	bmi.w	8007d4e <_printf_float+0x44e>
 8007b48:	68e0      	ldr	r0, [r4, #12]
 8007b4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b4c:	4298      	cmp	r0, r3
 8007b4e:	bfb8      	it	lt
 8007b50:	4618      	movlt	r0, r3
 8007b52:	e734      	b.n	80079be <_printf_float+0xbe>
 8007b54:	2301      	movs	r3, #1
 8007b56:	464a      	mov	r2, r9
 8007b58:	4631      	mov	r1, r6
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	47b8      	blx	r7
 8007b5e:	3001      	adds	r0, #1
 8007b60:	f43f af2b 	beq.w	80079ba <_printf_float+0xba>
 8007b64:	f108 0801 	add.w	r8, r8, #1
 8007b68:	e7e6      	b.n	8007b38 <_printf_float+0x238>
 8007b6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	dc2b      	bgt.n	8007bc8 <_printf_float+0x2c8>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4a26      	ldr	r2, [pc, #152]	; (8007c0c <_printf_float+0x30c>)
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f af1d 	beq.w	80079ba <_printf_float+0xba>
 8007b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b82:	b923      	cbnz	r3, 8007b8e <_printf_float+0x28e>
 8007b84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b86:	b913      	cbnz	r3, 8007b8e <_printf_float+0x28e>
 8007b88:	6823      	ldr	r3, [r4, #0]
 8007b8a:	07d9      	lsls	r1, r3, #31
 8007b8c:	d5d8      	bpl.n	8007b40 <_printf_float+0x240>
 8007b8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b92:	4631      	mov	r1, r6
 8007b94:	4628      	mov	r0, r5
 8007b96:	47b8      	blx	r7
 8007b98:	3001      	adds	r0, #1
 8007b9a:	f43f af0e 	beq.w	80079ba <_printf_float+0xba>
 8007b9e:	f04f 0900 	mov.w	r9, #0
 8007ba2:	f104 0a1a 	add.w	sl, r4, #26
 8007ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba8:	425b      	negs	r3, r3
 8007baa:	454b      	cmp	r3, r9
 8007bac:	dc01      	bgt.n	8007bb2 <_printf_float+0x2b2>
 8007bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bb0:	e794      	b.n	8007adc <_printf_float+0x1dc>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	4652      	mov	r2, sl
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b8      	blx	r7
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	f43f aefc 	beq.w	80079ba <_printf_float+0xba>
 8007bc2:	f109 0901 	add.w	r9, r9, #1
 8007bc6:	e7ee      	b.n	8007ba6 <_printf_float+0x2a6>
 8007bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	bfa8      	it	ge
 8007bd0:	461a      	movge	r2, r3
 8007bd2:	2a00      	cmp	r2, #0
 8007bd4:	4691      	mov	r9, r2
 8007bd6:	dd07      	ble.n	8007be8 <_printf_float+0x2e8>
 8007bd8:	4613      	mov	r3, r2
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4642      	mov	r2, r8
 8007bde:	4628      	mov	r0, r5
 8007be0:	47b8      	blx	r7
 8007be2:	3001      	adds	r0, #1
 8007be4:	f43f aee9 	beq.w	80079ba <_printf_float+0xba>
 8007be8:	f104 031a 	add.w	r3, r4, #26
 8007bec:	f04f 0b00 	mov.w	fp, #0
 8007bf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bf4:	9306      	str	r3, [sp, #24]
 8007bf6:	e015      	b.n	8007c24 <_printf_float+0x324>
 8007bf8:	7fefffff 	.word	0x7fefffff
 8007bfc:	0800b12c 	.word	0x0800b12c
 8007c00:	0800b128 	.word	0x0800b128
 8007c04:	0800b134 	.word	0x0800b134
 8007c08:	0800b130 	.word	0x0800b130
 8007c0c:	0800b138 	.word	0x0800b138
 8007c10:	2301      	movs	r3, #1
 8007c12:	9a06      	ldr	r2, [sp, #24]
 8007c14:	4631      	mov	r1, r6
 8007c16:	4628      	mov	r0, r5
 8007c18:	47b8      	blx	r7
 8007c1a:	3001      	adds	r0, #1
 8007c1c:	f43f aecd 	beq.w	80079ba <_printf_float+0xba>
 8007c20:	f10b 0b01 	add.w	fp, fp, #1
 8007c24:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007c28:	ebaa 0309 	sub.w	r3, sl, r9
 8007c2c:	455b      	cmp	r3, fp
 8007c2e:	dcef      	bgt.n	8007c10 <_printf_float+0x310>
 8007c30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c34:	429a      	cmp	r2, r3
 8007c36:	44d0      	add	r8, sl
 8007c38:	db15      	blt.n	8007c66 <_printf_float+0x366>
 8007c3a:	6823      	ldr	r3, [r4, #0]
 8007c3c:	07da      	lsls	r2, r3, #31
 8007c3e:	d412      	bmi.n	8007c66 <_printf_float+0x366>
 8007c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c42:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c44:	eba3 020a 	sub.w	r2, r3, sl
 8007c48:	eba3 0a01 	sub.w	sl, r3, r1
 8007c4c:	4592      	cmp	sl, r2
 8007c4e:	bfa8      	it	ge
 8007c50:	4692      	movge	sl, r2
 8007c52:	f1ba 0f00 	cmp.w	sl, #0
 8007c56:	dc0e      	bgt.n	8007c76 <_printf_float+0x376>
 8007c58:	f04f 0800 	mov.w	r8, #0
 8007c5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c60:	f104 091a 	add.w	r9, r4, #26
 8007c64:	e019      	b.n	8007c9a <_printf_float+0x39a>
 8007c66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c6a:	4631      	mov	r1, r6
 8007c6c:	4628      	mov	r0, r5
 8007c6e:	47b8      	blx	r7
 8007c70:	3001      	adds	r0, #1
 8007c72:	d1e5      	bne.n	8007c40 <_printf_float+0x340>
 8007c74:	e6a1      	b.n	80079ba <_printf_float+0xba>
 8007c76:	4653      	mov	r3, sl
 8007c78:	4642      	mov	r2, r8
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	d1e9      	bne.n	8007c58 <_printf_float+0x358>
 8007c84:	e699      	b.n	80079ba <_printf_float+0xba>
 8007c86:	2301      	movs	r3, #1
 8007c88:	464a      	mov	r2, r9
 8007c8a:	4631      	mov	r1, r6
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	47b8      	blx	r7
 8007c90:	3001      	adds	r0, #1
 8007c92:	f43f ae92 	beq.w	80079ba <_printf_float+0xba>
 8007c96:	f108 0801 	add.w	r8, r8, #1
 8007c9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c9e:	1a9b      	subs	r3, r3, r2
 8007ca0:	eba3 030a 	sub.w	r3, r3, sl
 8007ca4:	4543      	cmp	r3, r8
 8007ca6:	dcee      	bgt.n	8007c86 <_printf_float+0x386>
 8007ca8:	e74a      	b.n	8007b40 <_printf_float+0x240>
 8007caa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cac:	2a01      	cmp	r2, #1
 8007cae:	dc01      	bgt.n	8007cb4 <_printf_float+0x3b4>
 8007cb0:	07db      	lsls	r3, r3, #31
 8007cb2:	d53a      	bpl.n	8007d2a <_printf_float+0x42a>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	4642      	mov	r2, r8
 8007cb8:	4631      	mov	r1, r6
 8007cba:	4628      	mov	r0, r5
 8007cbc:	47b8      	blx	r7
 8007cbe:	3001      	adds	r0, #1
 8007cc0:	f43f ae7b 	beq.w	80079ba <_printf_float+0xba>
 8007cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cc8:	4631      	mov	r1, r6
 8007cca:	4628      	mov	r0, r5
 8007ccc:	47b8      	blx	r7
 8007cce:	3001      	adds	r0, #1
 8007cd0:	f108 0801 	add.w	r8, r8, #1
 8007cd4:	f43f ae71 	beq.w	80079ba <_printf_float+0xba>
 8007cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f103 3aff 	add.w	sl, r3, #4294967295
 8007ce0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	f7f8 fef7 	bl	8000ad8 <__aeabi_dcmpeq>
 8007cea:	b9c8      	cbnz	r0, 8007d20 <_printf_float+0x420>
 8007cec:	4653      	mov	r3, sl
 8007cee:	4642      	mov	r2, r8
 8007cf0:	4631      	mov	r1, r6
 8007cf2:	4628      	mov	r0, r5
 8007cf4:	47b8      	blx	r7
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	d10e      	bne.n	8007d18 <_printf_float+0x418>
 8007cfa:	e65e      	b.n	80079ba <_printf_float+0xba>
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	4652      	mov	r2, sl
 8007d00:	4631      	mov	r1, r6
 8007d02:	4628      	mov	r0, r5
 8007d04:	47b8      	blx	r7
 8007d06:	3001      	adds	r0, #1
 8007d08:	f43f ae57 	beq.w	80079ba <_printf_float+0xba>
 8007d0c:	f108 0801 	add.w	r8, r8, #1
 8007d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d12:	3b01      	subs	r3, #1
 8007d14:	4543      	cmp	r3, r8
 8007d16:	dcf1      	bgt.n	8007cfc <_printf_float+0x3fc>
 8007d18:	464b      	mov	r3, r9
 8007d1a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007d1e:	e6de      	b.n	8007ade <_printf_float+0x1de>
 8007d20:	f04f 0800 	mov.w	r8, #0
 8007d24:	f104 0a1a 	add.w	sl, r4, #26
 8007d28:	e7f2      	b.n	8007d10 <_printf_float+0x410>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e7df      	b.n	8007cee <_printf_float+0x3ee>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	464a      	mov	r2, r9
 8007d32:	4631      	mov	r1, r6
 8007d34:	4628      	mov	r0, r5
 8007d36:	47b8      	blx	r7
 8007d38:	3001      	adds	r0, #1
 8007d3a:	f43f ae3e 	beq.w	80079ba <_printf_float+0xba>
 8007d3e:	f108 0801 	add.w	r8, r8, #1
 8007d42:	68e3      	ldr	r3, [r4, #12]
 8007d44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d46:	1a9b      	subs	r3, r3, r2
 8007d48:	4543      	cmp	r3, r8
 8007d4a:	dcf0      	bgt.n	8007d2e <_printf_float+0x42e>
 8007d4c:	e6fc      	b.n	8007b48 <_printf_float+0x248>
 8007d4e:	f04f 0800 	mov.w	r8, #0
 8007d52:	f104 0919 	add.w	r9, r4, #25
 8007d56:	e7f4      	b.n	8007d42 <_printf_float+0x442>
 8007d58:	2900      	cmp	r1, #0
 8007d5a:	f43f ae8b 	beq.w	8007a74 <_printf_float+0x174>
 8007d5e:	2300      	movs	r3, #0
 8007d60:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007d64:	ab09      	add	r3, sp, #36	; 0x24
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	ec49 8b10 	vmov	d0, r8, r9
 8007d6c:	6022      	str	r2, [r4, #0]
 8007d6e:	f8cd a004 	str.w	sl, [sp, #4]
 8007d72:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007d76:	4628      	mov	r0, r5
 8007d78:	f7ff fd2e 	bl	80077d8 <__cvt>
 8007d7c:	4680      	mov	r8, r0
 8007d7e:	e648      	b.n	8007a12 <_printf_float+0x112>

08007d80 <_printf_common>:
 8007d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d84:	4691      	mov	r9, r2
 8007d86:	461f      	mov	r7, r3
 8007d88:	688a      	ldr	r2, [r1, #8]
 8007d8a:	690b      	ldr	r3, [r1, #16]
 8007d8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d90:	4293      	cmp	r3, r2
 8007d92:	bfb8      	it	lt
 8007d94:	4613      	movlt	r3, r2
 8007d96:	f8c9 3000 	str.w	r3, [r9]
 8007d9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d9e:	4606      	mov	r6, r0
 8007da0:	460c      	mov	r4, r1
 8007da2:	b112      	cbz	r2, 8007daa <_printf_common+0x2a>
 8007da4:	3301      	adds	r3, #1
 8007da6:	f8c9 3000 	str.w	r3, [r9]
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	0699      	lsls	r1, r3, #26
 8007dae:	bf42      	ittt	mi
 8007db0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007db4:	3302      	addmi	r3, #2
 8007db6:	f8c9 3000 	strmi.w	r3, [r9]
 8007dba:	6825      	ldr	r5, [r4, #0]
 8007dbc:	f015 0506 	ands.w	r5, r5, #6
 8007dc0:	d107      	bne.n	8007dd2 <_printf_common+0x52>
 8007dc2:	f104 0a19 	add.w	sl, r4, #25
 8007dc6:	68e3      	ldr	r3, [r4, #12]
 8007dc8:	f8d9 2000 	ldr.w	r2, [r9]
 8007dcc:	1a9b      	subs	r3, r3, r2
 8007dce:	42ab      	cmp	r3, r5
 8007dd0:	dc28      	bgt.n	8007e24 <_printf_common+0xa4>
 8007dd2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007dd6:	6822      	ldr	r2, [r4, #0]
 8007dd8:	3300      	adds	r3, #0
 8007dda:	bf18      	it	ne
 8007ddc:	2301      	movne	r3, #1
 8007dde:	0692      	lsls	r2, r2, #26
 8007de0:	d42d      	bmi.n	8007e3e <_printf_common+0xbe>
 8007de2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007de6:	4639      	mov	r1, r7
 8007de8:	4630      	mov	r0, r6
 8007dea:	47c0      	blx	r8
 8007dec:	3001      	adds	r0, #1
 8007dee:	d020      	beq.n	8007e32 <_printf_common+0xb2>
 8007df0:	6823      	ldr	r3, [r4, #0]
 8007df2:	68e5      	ldr	r5, [r4, #12]
 8007df4:	f8d9 2000 	ldr.w	r2, [r9]
 8007df8:	f003 0306 	and.w	r3, r3, #6
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	bf08      	it	eq
 8007e00:	1aad      	subeq	r5, r5, r2
 8007e02:	68a3      	ldr	r3, [r4, #8]
 8007e04:	6922      	ldr	r2, [r4, #16]
 8007e06:	bf0c      	ite	eq
 8007e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e0c:	2500      	movne	r5, #0
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	bfc4      	itt	gt
 8007e12:	1a9b      	subgt	r3, r3, r2
 8007e14:	18ed      	addgt	r5, r5, r3
 8007e16:	f04f 0900 	mov.w	r9, #0
 8007e1a:	341a      	adds	r4, #26
 8007e1c:	454d      	cmp	r5, r9
 8007e1e:	d11a      	bne.n	8007e56 <_printf_common+0xd6>
 8007e20:	2000      	movs	r0, #0
 8007e22:	e008      	b.n	8007e36 <_printf_common+0xb6>
 8007e24:	2301      	movs	r3, #1
 8007e26:	4652      	mov	r2, sl
 8007e28:	4639      	mov	r1, r7
 8007e2a:	4630      	mov	r0, r6
 8007e2c:	47c0      	blx	r8
 8007e2e:	3001      	adds	r0, #1
 8007e30:	d103      	bne.n	8007e3a <_printf_common+0xba>
 8007e32:	f04f 30ff 	mov.w	r0, #4294967295
 8007e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3a:	3501      	adds	r5, #1
 8007e3c:	e7c3      	b.n	8007dc6 <_printf_common+0x46>
 8007e3e:	18e1      	adds	r1, r4, r3
 8007e40:	1c5a      	adds	r2, r3, #1
 8007e42:	2030      	movs	r0, #48	; 0x30
 8007e44:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007e48:	4422      	add	r2, r4
 8007e4a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007e4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007e52:	3302      	adds	r3, #2
 8007e54:	e7c5      	b.n	8007de2 <_printf_common+0x62>
 8007e56:	2301      	movs	r3, #1
 8007e58:	4622      	mov	r2, r4
 8007e5a:	4639      	mov	r1, r7
 8007e5c:	4630      	mov	r0, r6
 8007e5e:	47c0      	blx	r8
 8007e60:	3001      	adds	r0, #1
 8007e62:	d0e6      	beq.n	8007e32 <_printf_common+0xb2>
 8007e64:	f109 0901 	add.w	r9, r9, #1
 8007e68:	e7d8      	b.n	8007e1c <_printf_common+0x9c>
	...

08007e6c <_printf_i>:
 8007e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e70:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007e74:	460c      	mov	r4, r1
 8007e76:	7e09      	ldrb	r1, [r1, #24]
 8007e78:	b085      	sub	sp, #20
 8007e7a:	296e      	cmp	r1, #110	; 0x6e
 8007e7c:	4617      	mov	r7, r2
 8007e7e:	4606      	mov	r6, r0
 8007e80:	4698      	mov	r8, r3
 8007e82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e84:	f000 80b3 	beq.w	8007fee <_printf_i+0x182>
 8007e88:	d822      	bhi.n	8007ed0 <_printf_i+0x64>
 8007e8a:	2963      	cmp	r1, #99	; 0x63
 8007e8c:	d036      	beq.n	8007efc <_printf_i+0x90>
 8007e8e:	d80a      	bhi.n	8007ea6 <_printf_i+0x3a>
 8007e90:	2900      	cmp	r1, #0
 8007e92:	f000 80b9 	beq.w	8008008 <_printf_i+0x19c>
 8007e96:	2958      	cmp	r1, #88	; 0x58
 8007e98:	f000 8083 	beq.w	8007fa2 <_printf_i+0x136>
 8007e9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ea0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007ea4:	e032      	b.n	8007f0c <_printf_i+0xa0>
 8007ea6:	2964      	cmp	r1, #100	; 0x64
 8007ea8:	d001      	beq.n	8007eae <_printf_i+0x42>
 8007eaa:	2969      	cmp	r1, #105	; 0x69
 8007eac:	d1f6      	bne.n	8007e9c <_printf_i+0x30>
 8007eae:	6820      	ldr	r0, [r4, #0]
 8007eb0:	6813      	ldr	r3, [r2, #0]
 8007eb2:	0605      	lsls	r5, r0, #24
 8007eb4:	f103 0104 	add.w	r1, r3, #4
 8007eb8:	d52a      	bpl.n	8007f10 <_printf_i+0xa4>
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	6011      	str	r1, [r2, #0]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	da03      	bge.n	8007eca <_printf_i+0x5e>
 8007ec2:	222d      	movs	r2, #45	; 0x2d
 8007ec4:	425b      	negs	r3, r3
 8007ec6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007eca:	486f      	ldr	r0, [pc, #444]	; (8008088 <_printf_i+0x21c>)
 8007ecc:	220a      	movs	r2, #10
 8007ece:	e039      	b.n	8007f44 <_printf_i+0xd8>
 8007ed0:	2973      	cmp	r1, #115	; 0x73
 8007ed2:	f000 809d 	beq.w	8008010 <_printf_i+0x1a4>
 8007ed6:	d808      	bhi.n	8007eea <_printf_i+0x7e>
 8007ed8:	296f      	cmp	r1, #111	; 0x6f
 8007eda:	d020      	beq.n	8007f1e <_printf_i+0xb2>
 8007edc:	2970      	cmp	r1, #112	; 0x70
 8007ede:	d1dd      	bne.n	8007e9c <_printf_i+0x30>
 8007ee0:	6823      	ldr	r3, [r4, #0]
 8007ee2:	f043 0320 	orr.w	r3, r3, #32
 8007ee6:	6023      	str	r3, [r4, #0]
 8007ee8:	e003      	b.n	8007ef2 <_printf_i+0x86>
 8007eea:	2975      	cmp	r1, #117	; 0x75
 8007eec:	d017      	beq.n	8007f1e <_printf_i+0xb2>
 8007eee:	2978      	cmp	r1, #120	; 0x78
 8007ef0:	d1d4      	bne.n	8007e9c <_printf_i+0x30>
 8007ef2:	2378      	movs	r3, #120	; 0x78
 8007ef4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ef8:	4864      	ldr	r0, [pc, #400]	; (800808c <_printf_i+0x220>)
 8007efa:	e055      	b.n	8007fa8 <_printf_i+0x13c>
 8007efc:	6813      	ldr	r3, [r2, #0]
 8007efe:	1d19      	adds	r1, r3, #4
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	6011      	str	r1, [r2, #0]
 8007f04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e08c      	b.n	800802a <_printf_i+0x1be>
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	6011      	str	r1, [r2, #0]
 8007f14:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f18:	bf18      	it	ne
 8007f1a:	b21b      	sxthne	r3, r3
 8007f1c:	e7cf      	b.n	8007ebe <_printf_i+0x52>
 8007f1e:	6813      	ldr	r3, [r2, #0]
 8007f20:	6825      	ldr	r5, [r4, #0]
 8007f22:	1d18      	adds	r0, r3, #4
 8007f24:	6010      	str	r0, [r2, #0]
 8007f26:	0628      	lsls	r0, r5, #24
 8007f28:	d501      	bpl.n	8007f2e <_printf_i+0xc2>
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	e002      	b.n	8007f34 <_printf_i+0xc8>
 8007f2e:	0668      	lsls	r0, r5, #25
 8007f30:	d5fb      	bpl.n	8007f2a <_printf_i+0xbe>
 8007f32:	881b      	ldrh	r3, [r3, #0]
 8007f34:	4854      	ldr	r0, [pc, #336]	; (8008088 <_printf_i+0x21c>)
 8007f36:	296f      	cmp	r1, #111	; 0x6f
 8007f38:	bf14      	ite	ne
 8007f3a:	220a      	movne	r2, #10
 8007f3c:	2208      	moveq	r2, #8
 8007f3e:	2100      	movs	r1, #0
 8007f40:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007f44:	6865      	ldr	r5, [r4, #4]
 8007f46:	60a5      	str	r5, [r4, #8]
 8007f48:	2d00      	cmp	r5, #0
 8007f4a:	f2c0 8095 	blt.w	8008078 <_printf_i+0x20c>
 8007f4e:	6821      	ldr	r1, [r4, #0]
 8007f50:	f021 0104 	bic.w	r1, r1, #4
 8007f54:	6021      	str	r1, [r4, #0]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d13d      	bne.n	8007fd6 <_printf_i+0x16a>
 8007f5a:	2d00      	cmp	r5, #0
 8007f5c:	f040 808e 	bne.w	800807c <_printf_i+0x210>
 8007f60:	4665      	mov	r5, ip
 8007f62:	2a08      	cmp	r2, #8
 8007f64:	d10b      	bne.n	8007f7e <_printf_i+0x112>
 8007f66:	6823      	ldr	r3, [r4, #0]
 8007f68:	07db      	lsls	r3, r3, #31
 8007f6a:	d508      	bpl.n	8007f7e <_printf_i+0x112>
 8007f6c:	6923      	ldr	r3, [r4, #16]
 8007f6e:	6862      	ldr	r2, [r4, #4]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	bfde      	ittt	le
 8007f74:	2330      	movle	r3, #48	; 0x30
 8007f76:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f7a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f7e:	ebac 0305 	sub.w	r3, ip, r5
 8007f82:	6123      	str	r3, [r4, #16]
 8007f84:	f8cd 8000 	str.w	r8, [sp]
 8007f88:	463b      	mov	r3, r7
 8007f8a:	aa03      	add	r2, sp, #12
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	4630      	mov	r0, r6
 8007f90:	f7ff fef6 	bl	8007d80 <_printf_common>
 8007f94:	3001      	adds	r0, #1
 8007f96:	d14d      	bne.n	8008034 <_printf_i+0x1c8>
 8007f98:	f04f 30ff 	mov.w	r0, #4294967295
 8007f9c:	b005      	add	sp, #20
 8007f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fa2:	4839      	ldr	r0, [pc, #228]	; (8008088 <_printf_i+0x21c>)
 8007fa4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007fa8:	6813      	ldr	r3, [r2, #0]
 8007faa:	6821      	ldr	r1, [r4, #0]
 8007fac:	1d1d      	adds	r5, r3, #4
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6015      	str	r5, [r2, #0]
 8007fb2:	060a      	lsls	r2, r1, #24
 8007fb4:	d50b      	bpl.n	8007fce <_printf_i+0x162>
 8007fb6:	07ca      	lsls	r2, r1, #31
 8007fb8:	bf44      	itt	mi
 8007fba:	f041 0120 	orrmi.w	r1, r1, #32
 8007fbe:	6021      	strmi	r1, [r4, #0]
 8007fc0:	b91b      	cbnz	r3, 8007fca <_printf_i+0x15e>
 8007fc2:	6822      	ldr	r2, [r4, #0]
 8007fc4:	f022 0220 	bic.w	r2, r2, #32
 8007fc8:	6022      	str	r2, [r4, #0]
 8007fca:	2210      	movs	r2, #16
 8007fcc:	e7b7      	b.n	8007f3e <_printf_i+0xd2>
 8007fce:	064d      	lsls	r5, r1, #25
 8007fd0:	bf48      	it	mi
 8007fd2:	b29b      	uxthmi	r3, r3
 8007fd4:	e7ef      	b.n	8007fb6 <_printf_i+0x14a>
 8007fd6:	4665      	mov	r5, ip
 8007fd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007fdc:	fb02 3311 	mls	r3, r2, r1, r3
 8007fe0:	5cc3      	ldrb	r3, [r0, r3]
 8007fe2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	2900      	cmp	r1, #0
 8007fea:	d1f5      	bne.n	8007fd8 <_printf_i+0x16c>
 8007fec:	e7b9      	b.n	8007f62 <_printf_i+0xf6>
 8007fee:	6813      	ldr	r3, [r2, #0]
 8007ff0:	6825      	ldr	r5, [r4, #0]
 8007ff2:	6961      	ldr	r1, [r4, #20]
 8007ff4:	1d18      	adds	r0, r3, #4
 8007ff6:	6010      	str	r0, [r2, #0]
 8007ff8:	0628      	lsls	r0, r5, #24
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	d501      	bpl.n	8008002 <_printf_i+0x196>
 8007ffe:	6019      	str	r1, [r3, #0]
 8008000:	e002      	b.n	8008008 <_printf_i+0x19c>
 8008002:	066a      	lsls	r2, r5, #25
 8008004:	d5fb      	bpl.n	8007ffe <_printf_i+0x192>
 8008006:	8019      	strh	r1, [r3, #0]
 8008008:	2300      	movs	r3, #0
 800800a:	6123      	str	r3, [r4, #16]
 800800c:	4665      	mov	r5, ip
 800800e:	e7b9      	b.n	8007f84 <_printf_i+0x118>
 8008010:	6813      	ldr	r3, [r2, #0]
 8008012:	1d19      	adds	r1, r3, #4
 8008014:	6011      	str	r1, [r2, #0]
 8008016:	681d      	ldr	r5, [r3, #0]
 8008018:	6862      	ldr	r2, [r4, #4]
 800801a:	2100      	movs	r1, #0
 800801c:	4628      	mov	r0, r5
 800801e:	f7f8 f8e7 	bl	80001f0 <memchr>
 8008022:	b108      	cbz	r0, 8008028 <_printf_i+0x1bc>
 8008024:	1b40      	subs	r0, r0, r5
 8008026:	6060      	str	r0, [r4, #4]
 8008028:	6863      	ldr	r3, [r4, #4]
 800802a:	6123      	str	r3, [r4, #16]
 800802c:	2300      	movs	r3, #0
 800802e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008032:	e7a7      	b.n	8007f84 <_printf_i+0x118>
 8008034:	6923      	ldr	r3, [r4, #16]
 8008036:	462a      	mov	r2, r5
 8008038:	4639      	mov	r1, r7
 800803a:	4630      	mov	r0, r6
 800803c:	47c0      	blx	r8
 800803e:	3001      	adds	r0, #1
 8008040:	d0aa      	beq.n	8007f98 <_printf_i+0x12c>
 8008042:	6823      	ldr	r3, [r4, #0]
 8008044:	079b      	lsls	r3, r3, #30
 8008046:	d413      	bmi.n	8008070 <_printf_i+0x204>
 8008048:	68e0      	ldr	r0, [r4, #12]
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	4298      	cmp	r0, r3
 800804e:	bfb8      	it	lt
 8008050:	4618      	movlt	r0, r3
 8008052:	e7a3      	b.n	8007f9c <_printf_i+0x130>
 8008054:	2301      	movs	r3, #1
 8008056:	464a      	mov	r2, r9
 8008058:	4639      	mov	r1, r7
 800805a:	4630      	mov	r0, r6
 800805c:	47c0      	blx	r8
 800805e:	3001      	adds	r0, #1
 8008060:	d09a      	beq.n	8007f98 <_printf_i+0x12c>
 8008062:	3501      	adds	r5, #1
 8008064:	68e3      	ldr	r3, [r4, #12]
 8008066:	9a03      	ldr	r2, [sp, #12]
 8008068:	1a9b      	subs	r3, r3, r2
 800806a:	42ab      	cmp	r3, r5
 800806c:	dcf2      	bgt.n	8008054 <_printf_i+0x1e8>
 800806e:	e7eb      	b.n	8008048 <_printf_i+0x1dc>
 8008070:	2500      	movs	r5, #0
 8008072:	f104 0919 	add.w	r9, r4, #25
 8008076:	e7f5      	b.n	8008064 <_printf_i+0x1f8>
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1ac      	bne.n	8007fd6 <_printf_i+0x16a>
 800807c:	7803      	ldrb	r3, [r0, #0]
 800807e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008082:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008086:	e76c      	b.n	8007f62 <_printf_i+0xf6>
 8008088:	0800b13a 	.word	0x0800b13a
 800808c:	0800b14b 	.word	0x0800b14b

08008090 <siprintf>:
 8008090:	b40e      	push	{r1, r2, r3}
 8008092:	b500      	push	{lr}
 8008094:	b09c      	sub	sp, #112	; 0x70
 8008096:	ab1d      	add	r3, sp, #116	; 0x74
 8008098:	9002      	str	r0, [sp, #8]
 800809a:	9006      	str	r0, [sp, #24]
 800809c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80080a0:	4809      	ldr	r0, [pc, #36]	; (80080c8 <siprintf+0x38>)
 80080a2:	9107      	str	r1, [sp, #28]
 80080a4:	9104      	str	r1, [sp, #16]
 80080a6:	4909      	ldr	r1, [pc, #36]	; (80080cc <siprintf+0x3c>)
 80080a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80080ac:	9105      	str	r1, [sp, #20]
 80080ae:	6800      	ldr	r0, [r0, #0]
 80080b0:	9301      	str	r3, [sp, #4]
 80080b2:	a902      	add	r1, sp, #8
 80080b4:	f002 fd42 	bl	800ab3c <_svfiprintf_r>
 80080b8:	9b02      	ldr	r3, [sp, #8]
 80080ba:	2200      	movs	r2, #0
 80080bc:	701a      	strb	r2, [r3, #0]
 80080be:	b01c      	add	sp, #112	; 0x70
 80080c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80080c4:	b003      	add	sp, #12
 80080c6:	4770      	bx	lr
 80080c8:	20000020 	.word	0x20000020
 80080cc:	ffff0208 	.word	0xffff0208

080080d0 <strcat>:
 80080d0:	b510      	push	{r4, lr}
 80080d2:	4603      	mov	r3, r0
 80080d4:	781a      	ldrb	r2, [r3, #0]
 80080d6:	1c5c      	adds	r4, r3, #1
 80080d8:	b93a      	cbnz	r2, 80080ea <strcat+0x1a>
 80080da:	3b01      	subs	r3, #1
 80080dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080e4:	2a00      	cmp	r2, #0
 80080e6:	d1f9      	bne.n	80080dc <strcat+0xc>
 80080e8:	bd10      	pop	{r4, pc}
 80080ea:	4623      	mov	r3, r4
 80080ec:	e7f2      	b.n	80080d4 <strcat+0x4>

080080ee <sulp>:
 80080ee:	b570      	push	{r4, r5, r6, lr}
 80080f0:	4604      	mov	r4, r0
 80080f2:	460d      	mov	r5, r1
 80080f4:	ec45 4b10 	vmov	d0, r4, r5
 80080f8:	4616      	mov	r6, r2
 80080fa:	f002 fadb 	bl	800a6b4 <__ulp>
 80080fe:	ec51 0b10 	vmov	r0, r1, d0
 8008102:	b17e      	cbz	r6, 8008124 <sulp+0x36>
 8008104:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008108:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800810c:	2b00      	cmp	r3, #0
 800810e:	dd09      	ble.n	8008124 <sulp+0x36>
 8008110:	051b      	lsls	r3, r3, #20
 8008112:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008116:	2400      	movs	r4, #0
 8008118:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800811c:	4622      	mov	r2, r4
 800811e:	462b      	mov	r3, r5
 8008120:	f7f8 fa72 	bl	8000608 <__aeabi_dmul>
 8008124:	bd70      	pop	{r4, r5, r6, pc}
	...

08008128 <_strtod_l>:
 8008128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800812c:	461f      	mov	r7, r3
 800812e:	b0a1      	sub	sp, #132	; 0x84
 8008130:	2300      	movs	r3, #0
 8008132:	4681      	mov	r9, r0
 8008134:	4638      	mov	r0, r7
 8008136:	460e      	mov	r6, r1
 8008138:	9217      	str	r2, [sp, #92]	; 0x5c
 800813a:	931c      	str	r3, [sp, #112]	; 0x70
 800813c:	f001 ffba 	bl	800a0b4 <__localeconv_l>
 8008140:	4680      	mov	r8, r0
 8008142:	6800      	ldr	r0, [r0, #0]
 8008144:	f7f8 f84c 	bl	80001e0 <strlen>
 8008148:	f04f 0a00 	mov.w	sl, #0
 800814c:	4604      	mov	r4, r0
 800814e:	f04f 0b00 	mov.w	fp, #0
 8008152:	961b      	str	r6, [sp, #108]	; 0x6c
 8008154:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008156:	781a      	ldrb	r2, [r3, #0]
 8008158:	2a0d      	cmp	r2, #13
 800815a:	d832      	bhi.n	80081c2 <_strtod_l+0x9a>
 800815c:	2a09      	cmp	r2, #9
 800815e:	d236      	bcs.n	80081ce <_strtod_l+0xa6>
 8008160:	2a00      	cmp	r2, #0
 8008162:	d03e      	beq.n	80081e2 <_strtod_l+0xba>
 8008164:	2300      	movs	r3, #0
 8008166:	930d      	str	r3, [sp, #52]	; 0x34
 8008168:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800816a:	782b      	ldrb	r3, [r5, #0]
 800816c:	2b30      	cmp	r3, #48	; 0x30
 800816e:	f040 80ac 	bne.w	80082ca <_strtod_l+0x1a2>
 8008172:	786b      	ldrb	r3, [r5, #1]
 8008174:	2b58      	cmp	r3, #88	; 0x58
 8008176:	d001      	beq.n	800817c <_strtod_l+0x54>
 8008178:	2b78      	cmp	r3, #120	; 0x78
 800817a:	d167      	bne.n	800824c <_strtod_l+0x124>
 800817c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800817e:	9301      	str	r3, [sp, #4]
 8008180:	ab1c      	add	r3, sp, #112	; 0x70
 8008182:	9300      	str	r3, [sp, #0]
 8008184:	9702      	str	r7, [sp, #8]
 8008186:	ab1d      	add	r3, sp, #116	; 0x74
 8008188:	4a88      	ldr	r2, [pc, #544]	; (80083ac <_strtod_l+0x284>)
 800818a:	a91b      	add	r1, sp, #108	; 0x6c
 800818c:	4648      	mov	r0, r9
 800818e:	f001 fcba 	bl	8009b06 <__gethex>
 8008192:	f010 0407 	ands.w	r4, r0, #7
 8008196:	4606      	mov	r6, r0
 8008198:	d005      	beq.n	80081a6 <_strtod_l+0x7e>
 800819a:	2c06      	cmp	r4, #6
 800819c:	d12b      	bne.n	80081f6 <_strtod_l+0xce>
 800819e:	3501      	adds	r5, #1
 80081a0:	2300      	movs	r3, #0
 80081a2:	951b      	str	r5, [sp, #108]	; 0x6c
 80081a4:	930d      	str	r3, [sp, #52]	; 0x34
 80081a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f040 859a 	bne.w	8008ce2 <_strtod_l+0xbba>
 80081ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081b0:	b1e3      	cbz	r3, 80081ec <_strtod_l+0xc4>
 80081b2:	4652      	mov	r2, sl
 80081b4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80081b8:	ec43 2b10 	vmov	d0, r2, r3
 80081bc:	b021      	add	sp, #132	; 0x84
 80081be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081c2:	2a2b      	cmp	r2, #43	; 0x2b
 80081c4:	d015      	beq.n	80081f2 <_strtod_l+0xca>
 80081c6:	2a2d      	cmp	r2, #45	; 0x2d
 80081c8:	d004      	beq.n	80081d4 <_strtod_l+0xac>
 80081ca:	2a20      	cmp	r2, #32
 80081cc:	d1ca      	bne.n	8008164 <_strtod_l+0x3c>
 80081ce:	3301      	adds	r3, #1
 80081d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80081d2:	e7bf      	b.n	8008154 <_strtod_l+0x2c>
 80081d4:	2201      	movs	r2, #1
 80081d6:	920d      	str	r2, [sp, #52]	; 0x34
 80081d8:	1c5a      	adds	r2, r3, #1
 80081da:	921b      	str	r2, [sp, #108]	; 0x6c
 80081dc:	785b      	ldrb	r3, [r3, #1]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d1c2      	bne.n	8008168 <_strtod_l+0x40>
 80081e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f040 8579 	bne.w	8008cde <_strtod_l+0xbb6>
 80081ec:	4652      	mov	r2, sl
 80081ee:	465b      	mov	r3, fp
 80081f0:	e7e2      	b.n	80081b8 <_strtod_l+0x90>
 80081f2:	2200      	movs	r2, #0
 80081f4:	e7ef      	b.n	80081d6 <_strtod_l+0xae>
 80081f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80081f8:	b13a      	cbz	r2, 800820a <_strtod_l+0xe2>
 80081fa:	2135      	movs	r1, #53	; 0x35
 80081fc:	a81e      	add	r0, sp, #120	; 0x78
 80081fe:	f002 fb51 	bl	800a8a4 <__copybits>
 8008202:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008204:	4648      	mov	r0, r9
 8008206:	f001 ffbe 	bl	800a186 <_Bfree>
 800820a:	3c01      	subs	r4, #1
 800820c:	2c04      	cmp	r4, #4
 800820e:	d806      	bhi.n	800821e <_strtod_l+0xf6>
 8008210:	e8df f004 	tbb	[pc, r4]
 8008214:	1714030a 	.word	0x1714030a
 8008218:	0a          	.byte	0x0a
 8008219:	00          	.byte	0x00
 800821a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800821e:	0730      	lsls	r0, r6, #28
 8008220:	d5c1      	bpl.n	80081a6 <_strtod_l+0x7e>
 8008222:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008226:	e7be      	b.n	80081a6 <_strtod_l+0x7e>
 8008228:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800822c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800822e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008232:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008236:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800823a:	e7f0      	b.n	800821e <_strtod_l+0xf6>
 800823c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80083b0 <_strtod_l+0x288>
 8008240:	e7ed      	b.n	800821e <_strtod_l+0xf6>
 8008242:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008246:	f04f 3aff 	mov.w	sl, #4294967295
 800824a:	e7e8      	b.n	800821e <_strtod_l+0xf6>
 800824c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800824e:	1c5a      	adds	r2, r3, #1
 8008250:	921b      	str	r2, [sp, #108]	; 0x6c
 8008252:	785b      	ldrb	r3, [r3, #1]
 8008254:	2b30      	cmp	r3, #48	; 0x30
 8008256:	d0f9      	beq.n	800824c <_strtod_l+0x124>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d0a4      	beq.n	80081a6 <_strtod_l+0x7e>
 800825c:	2301      	movs	r3, #1
 800825e:	2500      	movs	r5, #0
 8008260:	9306      	str	r3, [sp, #24]
 8008262:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008264:	9308      	str	r3, [sp, #32]
 8008266:	9507      	str	r5, [sp, #28]
 8008268:	9505      	str	r5, [sp, #20]
 800826a:	220a      	movs	r2, #10
 800826c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800826e:	7807      	ldrb	r7, [r0, #0]
 8008270:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008274:	b2d9      	uxtb	r1, r3
 8008276:	2909      	cmp	r1, #9
 8008278:	d929      	bls.n	80082ce <_strtod_l+0x1a6>
 800827a:	4622      	mov	r2, r4
 800827c:	f8d8 1000 	ldr.w	r1, [r8]
 8008280:	f002 fd64 	bl	800ad4c <strncmp>
 8008284:	2800      	cmp	r0, #0
 8008286:	d031      	beq.n	80082ec <_strtod_l+0x1c4>
 8008288:	2000      	movs	r0, #0
 800828a:	9c05      	ldr	r4, [sp, #20]
 800828c:	9004      	str	r0, [sp, #16]
 800828e:	463b      	mov	r3, r7
 8008290:	4602      	mov	r2, r0
 8008292:	2b65      	cmp	r3, #101	; 0x65
 8008294:	d001      	beq.n	800829a <_strtod_l+0x172>
 8008296:	2b45      	cmp	r3, #69	; 0x45
 8008298:	d114      	bne.n	80082c4 <_strtod_l+0x19c>
 800829a:	b924      	cbnz	r4, 80082a6 <_strtod_l+0x17e>
 800829c:	b910      	cbnz	r0, 80082a4 <_strtod_l+0x17c>
 800829e:	9b06      	ldr	r3, [sp, #24]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d09e      	beq.n	80081e2 <_strtod_l+0xba>
 80082a4:	2400      	movs	r4, #0
 80082a6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80082a8:	1c73      	adds	r3, r6, #1
 80082aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80082ac:	7873      	ldrb	r3, [r6, #1]
 80082ae:	2b2b      	cmp	r3, #43	; 0x2b
 80082b0:	d078      	beq.n	80083a4 <_strtod_l+0x27c>
 80082b2:	2b2d      	cmp	r3, #45	; 0x2d
 80082b4:	d070      	beq.n	8008398 <_strtod_l+0x270>
 80082b6:	f04f 0c00 	mov.w	ip, #0
 80082ba:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80082be:	2f09      	cmp	r7, #9
 80082c0:	d97c      	bls.n	80083bc <_strtod_l+0x294>
 80082c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80082c4:	f04f 0e00 	mov.w	lr, #0
 80082c8:	e09a      	b.n	8008400 <_strtod_l+0x2d8>
 80082ca:	2300      	movs	r3, #0
 80082cc:	e7c7      	b.n	800825e <_strtod_l+0x136>
 80082ce:	9905      	ldr	r1, [sp, #20]
 80082d0:	2908      	cmp	r1, #8
 80082d2:	bfdd      	ittte	le
 80082d4:	9907      	ldrle	r1, [sp, #28]
 80082d6:	fb02 3301 	mlale	r3, r2, r1, r3
 80082da:	9307      	strle	r3, [sp, #28]
 80082dc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80082e0:	9b05      	ldr	r3, [sp, #20]
 80082e2:	3001      	adds	r0, #1
 80082e4:	3301      	adds	r3, #1
 80082e6:	9305      	str	r3, [sp, #20]
 80082e8:	901b      	str	r0, [sp, #108]	; 0x6c
 80082ea:	e7bf      	b.n	800826c <_strtod_l+0x144>
 80082ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082ee:	191a      	adds	r2, r3, r4
 80082f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80082f2:	9a05      	ldr	r2, [sp, #20]
 80082f4:	5d1b      	ldrb	r3, [r3, r4]
 80082f6:	2a00      	cmp	r2, #0
 80082f8:	d037      	beq.n	800836a <_strtod_l+0x242>
 80082fa:	9c05      	ldr	r4, [sp, #20]
 80082fc:	4602      	mov	r2, r0
 80082fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008302:	2909      	cmp	r1, #9
 8008304:	d913      	bls.n	800832e <_strtod_l+0x206>
 8008306:	2101      	movs	r1, #1
 8008308:	9104      	str	r1, [sp, #16]
 800830a:	e7c2      	b.n	8008292 <_strtod_l+0x16a>
 800830c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800830e:	1c5a      	adds	r2, r3, #1
 8008310:	921b      	str	r2, [sp, #108]	; 0x6c
 8008312:	785b      	ldrb	r3, [r3, #1]
 8008314:	3001      	adds	r0, #1
 8008316:	2b30      	cmp	r3, #48	; 0x30
 8008318:	d0f8      	beq.n	800830c <_strtod_l+0x1e4>
 800831a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800831e:	2a08      	cmp	r2, #8
 8008320:	f200 84e4 	bhi.w	8008cec <_strtod_l+0xbc4>
 8008324:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008326:	9208      	str	r2, [sp, #32]
 8008328:	4602      	mov	r2, r0
 800832a:	2000      	movs	r0, #0
 800832c:	4604      	mov	r4, r0
 800832e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8008332:	f100 0101 	add.w	r1, r0, #1
 8008336:	d012      	beq.n	800835e <_strtod_l+0x236>
 8008338:	440a      	add	r2, r1
 800833a:	eb00 0c04 	add.w	ip, r0, r4
 800833e:	4621      	mov	r1, r4
 8008340:	270a      	movs	r7, #10
 8008342:	458c      	cmp	ip, r1
 8008344:	d113      	bne.n	800836e <_strtod_l+0x246>
 8008346:	1821      	adds	r1, r4, r0
 8008348:	2908      	cmp	r1, #8
 800834a:	f104 0401 	add.w	r4, r4, #1
 800834e:	4404      	add	r4, r0
 8008350:	dc19      	bgt.n	8008386 <_strtod_l+0x25e>
 8008352:	9b07      	ldr	r3, [sp, #28]
 8008354:	210a      	movs	r1, #10
 8008356:	fb01 e303 	mla	r3, r1, r3, lr
 800835a:	9307      	str	r3, [sp, #28]
 800835c:	2100      	movs	r1, #0
 800835e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008360:	1c58      	adds	r0, r3, #1
 8008362:	901b      	str	r0, [sp, #108]	; 0x6c
 8008364:	785b      	ldrb	r3, [r3, #1]
 8008366:	4608      	mov	r0, r1
 8008368:	e7c9      	b.n	80082fe <_strtod_l+0x1d6>
 800836a:	9805      	ldr	r0, [sp, #20]
 800836c:	e7d3      	b.n	8008316 <_strtod_l+0x1ee>
 800836e:	2908      	cmp	r1, #8
 8008370:	f101 0101 	add.w	r1, r1, #1
 8008374:	dc03      	bgt.n	800837e <_strtod_l+0x256>
 8008376:	9b07      	ldr	r3, [sp, #28]
 8008378:	437b      	muls	r3, r7
 800837a:	9307      	str	r3, [sp, #28]
 800837c:	e7e1      	b.n	8008342 <_strtod_l+0x21a>
 800837e:	2910      	cmp	r1, #16
 8008380:	bfd8      	it	le
 8008382:	437d      	mulle	r5, r7
 8008384:	e7dd      	b.n	8008342 <_strtod_l+0x21a>
 8008386:	2c10      	cmp	r4, #16
 8008388:	bfdc      	itt	le
 800838a:	210a      	movle	r1, #10
 800838c:	fb01 e505 	mlale	r5, r1, r5, lr
 8008390:	e7e4      	b.n	800835c <_strtod_l+0x234>
 8008392:	2301      	movs	r3, #1
 8008394:	9304      	str	r3, [sp, #16]
 8008396:	e781      	b.n	800829c <_strtod_l+0x174>
 8008398:	f04f 0c01 	mov.w	ip, #1
 800839c:	1cb3      	adds	r3, r6, #2
 800839e:	931b      	str	r3, [sp, #108]	; 0x6c
 80083a0:	78b3      	ldrb	r3, [r6, #2]
 80083a2:	e78a      	b.n	80082ba <_strtod_l+0x192>
 80083a4:	f04f 0c00 	mov.w	ip, #0
 80083a8:	e7f8      	b.n	800839c <_strtod_l+0x274>
 80083aa:	bf00      	nop
 80083ac:	0800b15c 	.word	0x0800b15c
 80083b0:	7ff00000 	.word	0x7ff00000
 80083b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083b6:	1c5f      	adds	r7, r3, #1
 80083b8:	971b      	str	r7, [sp, #108]	; 0x6c
 80083ba:	785b      	ldrb	r3, [r3, #1]
 80083bc:	2b30      	cmp	r3, #48	; 0x30
 80083be:	d0f9      	beq.n	80083b4 <_strtod_l+0x28c>
 80083c0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80083c4:	2f08      	cmp	r7, #8
 80083c6:	f63f af7d 	bhi.w	80082c4 <_strtod_l+0x19c>
 80083ca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80083ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083d0:	930a      	str	r3, [sp, #40]	; 0x28
 80083d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083d4:	1c5f      	adds	r7, r3, #1
 80083d6:	971b      	str	r7, [sp, #108]	; 0x6c
 80083d8:	785b      	ldrb	r3, [r3, #1]
 80083da:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80083de:	f1b8 0f09 	cmp.w	r8, #9
 80083e2:	d937      	bls.n	8008454 <_strtod_l+0x32c>
 80083e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80083e6:	1a7f      	subs	r7, r7, r1
 80083e8:	2f08      	cmp	r7, #8
 80083ea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80083ee:	dc37      	bgt.n	8008460 <_strtod_l+0x338>
 80083f0:	45be      	cmp	lr, r7
 80083f2:	bfa8      	it	ge
 80083f4:	46be      	movge	lr, r7
 80083f6:	f1bc 0f00 	cmp.w	ip, #0
 80083fa:	d001      	beq.n	8008400 <_strtod_l+0x2d8>
 80083fc:	f1ce 0e00 	rsb	lr, lr, #0
 8008400:	2c00      	cmp	r4, #0
 8008402:	d151      	bne.n	80084a8 <_strtod_l+0x380>
 8008404:	2800      	cmp	r0, #0
 8008406:	f47f aece 	bne.w	80081a6 <_strtod_l+0x7e>
 800840a:	9a06      	ldr	r2, [sp, #24]
 800840c:	2a00      	cmp	r2, #0
 800840e:	f47f aeca 	bne.w	80081a6 <_strtod_l+0x7e>
 8008412:	9a04      	ldr	r2, [sp, #16]
 8008414:	2a00      	cmp	r2, #0
 8008416:	f47f aee4 	bne.w	80081e2 <_strtod_l+0xba>
 800841a:	2b4e      	cmp	r3, #78	; 0x4e
 800841c:	d027      	beq.n	800846e <_strtod_l+0x346>
 800841e:	dc21      	bgt.n	8008464 <_strtod_l+0x33c>
 8008420:	2b49      	cmp	r3, #73	; 0x49
 8008422:	f47f aede 	bne.w	80081e2 <_strtod_l+0xba>
 8008426:	49a0      	ldr	r1, [pc, #640]	; (80086a8 <_strtod_l+0x580>)
 8008428:	a81b      	add	r0, sp, #108	; 0x6c
 800842a:	f001 fd9f 	bl	8009f6c <__match>
 800842e:	2800      	cmp	r0, #0
 8008430:	f43f aed7 	beq.w	80081e2 <_strtod_l+0xba>
 8008434:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008436:	499d      	ldr	r1, [pc, #628]	; (80086ac <_strtod_l+0x584>)
 8008438:	3b01      	subs	r3, #1
 800843a:	a81b      	add	r0, sp, #108	; 0x6c
 800843c:	931b      	str	r3, [sp, #108]	; 0x6c
 800843e:	f001 fd95 	bl	8009f6c <__match>
 8008442:	b910      	cbnz	r0, 800844a <_strtod_l+0x322>
 8008444:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008446:	3301      	adds	r3, #1
 8008448:	931b      	str	r3, [sp, #108]	; 0x6c
 800844a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80086c0 <_strtod_l+0x598>
 800844e:	f04f 0a00 	mov.w	sl, #0
 8008452:	e6a8      	b.n	80081a6 <_strtod_l+0x7e>
 8008454:	210a      	movs	r1, #10
 8008456:	fb01 3e0e 	mla	lr, r1, lr, r3
 800845a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800845e:	e7b8      	b.n	80083d2 <_strtod_l+0x2aa>
 8008460:	46be      	mov	lr, r7
 8008462:	e7c8      	b.n	80083f6 <_strtod_l+0x2ce>
 8008464:	2b69      	cmp	r3, #105	; 0x69
 8008466:	d0de      	beq.n	8008426 <_strtod_l+0x2fe>
 8008468:	2b6e      	cmp	r3, #110	; 0x6e
 800846a:	f47f aeba 	bne.w	80081e2 <_strtod_l+0xba>
 800846e:	4990      	ldr	r1, [pc, #576]	; (80086b0 <_strtod_l+0x588>)
 8008470:	a81b      	add	r0, sp, #108	; 0x6c
 8008472:	f001 fd7b 	bl	8009f6c <__match>
 8008476:	2800      	cmp	r0, #0
 8008478:	f43f aeb3 	beq.w	80081e2 <_strtod_l+0xba>
 800847c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800847e:	781b      	ldrb	r3, [r3, #0]
 8008480:	2b28      	cmp	r3, #40	; 0x28
 8008482:	d10e      	bne.n	80084a2 <_strtod_l+0x37a>
 8008484:	aa1e      	add	r2, sp, #120	; 0x78
 8008486:	498b      	ldr	r1, [pc, #556]	; (80086b4 <_strtod_l+0x58c>)
 8008488:	a81b      	add	r0, sp, #108	; 0x6c
 800848a:	f001 fd83 	bl	8009f94 <__hexnan>
 800848e:	2805      	cmp	r0, #5
 8008490:	d107      	bne.n	80084a2 <_strtod_l+0x37a>
 8008492:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008494:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008498:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800849c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80084a0:	e681      	b.n	80081a6 <_strtod_l+0x7e>
 80084a2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80086c8 <_strtod_l+0x5a0>
 80084a6:	e7d2      	b.n	800844e <_strtod_l+0x326>
 80084a8:	ebae 0302 	sub.w	r3, lr, r2
 80084ac:	9306      	str	r3, [sp, #24]
 80084ae:	9b05      	ldr	r3, [sp, #20]
 80084b0:	9807      	ldr	r0, [sp, #28]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	bf08      	it	eq
 80084b6:	4623      	moveq	r3, r4
 80084b8:	2c10      	cmp	r4, #16
 80084ba:	9305      	str	r3, [sp, #20]
 80084bc:	46a0      	mov	r8, r4
 80084be:	bfa8      	it	ge
 80084c0:	f04f 0810 	movge.w	r8, #16
 80084c4:	f7f8 f826 	bl	8000514 <__aeabi_ui2d>
 80084c8:	2c09      	cmp	r4, #9
 80084ca:	4682      	mov	sl, r0
 80084cc:	468b      	mov	fp, r1
 80084ce:	dc13      	bgt.n	80084f8 <_strtod_l+0x3d0>
 80084d0:	9b06      	ldr	r3, [sp, #24]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f43f ae67 	beq.w	80081a6 <_strtod_l+0x7e>
 80084d8:	9b06      	ldr	r3, [sp, #24]
 80084da:	dd7a      	ble.n	80085d2 <_strtod_l+0x4aa>
 80084dc:	2b16      	cmp	r3, #22
 80084de:	dc61      	bgt.n	80085a4 <_strtod_l+0x47c>
 80084e0:	4a75      	ldr	r2, [pc, #468]	; (80086b8 <_strtod_l+0x590>)
 80084e2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80084e6:	e9de 0100 	ldrd	r0, r1, [lr]
 80084ea:	4652      	mov	r2, sl
 80084ec:	465b      	mov	r3, fp
 80084ee:	f7f8 f88b 	bl	8000608 <__aeabi_dmul>
 80084f2:	4682      	mov	sl, r0
 80084f4:	468b      	mov	fp, r1
 80084f6:	e656      	b.n	80081a6 <_strtod_l+0x7e>
 80084f8:	4b6f      	ldr	r3, [pc, #444]	; (80086b8 <_strtod_l+0x590>)
 80084fa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80084fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008502:	f7f8 f881 	bl	8000608 <__aeabi_dmul>
 8008506:	4606      	mov	r6, r0
 8008508:	4628      	mov	r0, r5
 800850a:	460f      	mov	r7, r1
 800850c:	f7f8 f802 	bl	8000514 <__aeabi_ui2d>
 8008510:	4602      	mov	r2, r0
 8008512:	460b      	mov	r3, r1
 8008514:	4630      	mov	r0, r6
 8008516:	4639      	mov	r1, r7
 8008518:	f7f7 fec0 	bl	800029c <__adddf3>
 800851c:	2c0f      	cmp	r4, #15
 800851e:	4682      	mov	sl, r0
 8008520:	468b      	mov	fp, r1
 8008522:	ddd5      	ble.n	80084d0 <_strtod_l+0x3a8>
 8008524:	9b06      	ldr	r3, [sp, #24]
 8008526:	eba4 0808 	sub.w	r8, r4, r8
 800852a:	4498      	add	r8, r3
 800852c:	f1b8 0f00 	cmp.w	r8, #0
 8008530:	f340 8096 	ble.w	8008660 <_strtod_l+0x538>
 8008534:	f018 030f 	ands.w	r3, r8, #15
 8008538:	d00a      	beq.n	8008550 <_strtod_l+0x428>
 800853a:	495f      	ldr	r1, [pc, #380]	; (80086b8 <_strtod_l+0x590>)
 800853c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008540:	4652      	mov	r2, sl
 8008542:	465b      	mov	r3, fp
 8008544:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008548:	f7f8 f85e 	bl	8000608 <__aeabi_dmul>
 800854c:	4682      	mov	sl, r0
 800854e:	468b      	mov	fp, r1
 8008550:	f038 080f 	bics.w	r8, r8, #15
 8008554:	d073      	beq.n	800863e <_strtod_l+0x516>
 8008556:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800855a:	dd47      	ble.n	80085ec <_strtod_l+0x4c4>
 800855c:	2400      	movs	r4, #0
 800855e:	46a0      	mov	r8, r4
 8008560:	9407      	str	r4, [sp, #28]
 8008562:	9405      	str	r4, [sp, #20]
 8008564:	2322      	movs	r3, #34	; 0x22
 8008566:	f8df b158 	ldr.w	fp, [pc, #344]	; 80086c0 <_strtod_l+0x598>
 800856a:	f8c9 3000 	str.w	r3, [r9]
 800856e:	f04f 0a00 	mov.w	sl, #0
 8008572:	9b07      	ldr	r3, [sp, #28]
 8008574:	2b00      	cmp	r3, #0
 8008576:	f43f ae16 	beq.w	80081a6 <_strtod_l+0x7e>
 800857a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800857c:	4648      	mov	r0, r9
 800857e:	f001 fe02 	bl	800a186 <_Bfree>
 8008582:	9905      	ldr	r1, [sp, #20]
 8008584:	4648      	mov	r0, r9
 8008586:	f001 fdfe 	bl	800a186 <_Bfree>
 800858a:	4641      	mov	r1, r8
 800858c:	4648      	mov	r0, r9
 800858e:	f001 fdfa 	bl	800a186 <_Bfree>
 8008592:	9907      	ldr	r1, [sp, #28]
 8008594:	4648      	mov	r0, r9
 8008596:	f001 fdf6 	bl	800a186 <_Bfree>
 800859a:	4621      	mov	r1, r4
 800859c:	4648      	mov	r0, r9
 800859e:	f001 fdf2 	bl	800a186 <_Bfree>
 80085a2:	e600      	b.n	80081a6 <_strtod_l+0x7e>
 80085a4:	9a06      	ldr	r2, [sp, #24]
 80085a6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80085aa:	4293      	cmp	r3, r2
 80085ac:	dbba      	blt.n	8008524 <_strtod_l+0x3fc>
 80085ae:	4d42      	ldr	r5, [pc, #264]	; (80086b8 <_strtod_l+0x590>)
 80085b0:	f1c4 040f 	rsb	r4, r4, #15
 80085b4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80085b8:	4652      	mov	r2, sl
 80085ba:	465b      	mov	r3, fp
 80085bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085c0:	f7f8 f822 	bl	8000608 <__aeabi_dmul>
 80085c4:	9b06      	ldr	r3, [sp, #24]
 80085c6:	1b1c      	subs	r4, r3, r4
 80085c8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80085cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80085d0:	e78d      	b.n	80084ee <_strtod_l+0x3c6>
 80085d2:	f113 0f16 	cmn.w	r3, #22
 80085d6:	dba5      	blt.n	8008524 <_strtod_l+0x3fc>
 80085d8:	4a37      	ldr	r2, [pc, #220]	; (80086b8 <_strtod_l+0x590>)
 80085da:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80085de:	e9d2 2300 	ldrd	r2, r3, [r2]
 80085e2:	4650      	mov	r0, sl
 80085e4:	4659      	mov	r1, fp
 80085e6:	f7f8 f939 	bl	800085c <__aeabi_ddiv>
 80085ea:	e782      	b.n	80084f2 <_strtod_l+0x3ca>
 80085ec:	2300      	movs	r3, #0
 80085ee:	4e33      	ldr	r6, [pc, #204]	; (80086bc <_strtod_l+0x594>)
 80085f0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80085f4:	4650      	mov	r0, sl
 80085f6:	4659      	mov	r1, fp
 80085f8:	461d      	mov	r5, r3
 80085fa:	f1b8 0f01 	cmp.w	r8, #1
 80085fe:	dc21      	bgt.n	8008644 <_strtod_l+0x51c>
 8008600:	b10b      	cbz	r3, 8008606 <_strtod_l+0x4de>
 8008602:	4682      	mov	sl, r0
 8008604:	468b      	mov	fp, r1
 8008606:	4b2d      	ldr	r3, [pc, #180]	; (80086bc <_strtod_l+0x594>)
 8008608:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800860c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008610:	4652      	mov	r2, sl
 8008612:	465b      	mov	r3, fp
 8008614:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008618:	f7f7 fff6 	bl	8000608 <__aeabi_dmul>
 800861c:	4b28      	ldr	r3, [pc, #160]	; (80086c0 <_strtod_l+0x598>)
 800861e:	460a      	mov	r2, r1
 8008620:	400b      	ands	r3, r1
 8008622:	4928      	ldr	r1, [pc, #160]	; (80086c4 <_strtod_l+0x59c>)
 8008624:	428b      	cmp	r3, r1
 8008626:	4682      	mov	sl, r0
 8008628:	d898      	bhi.n	800855c <_strtod_l+0x434>
 800862a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800862e:	428b      	cmp	r3, r1
 8008630:	bf86      	itte	hi
 8008632:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80086cc <_strtod_l+0x5a4>
 8008636:	f04f 3aff 	movhi.w	sl, #4294967295
 800863a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800863e:	2300      	movs	r3, #0
 8008640:	9304      	str	r3, [sp, #16]
 8008642:	e077      	b.n	8008734 <_strtod_l+0x60c>
 8008644:	f018 0f01 	tst.w	r8, #1
 8008648:	d006      	beq.n	8008658 <_strtod_l+0x530>
 800864a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800864e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008652:	f7f7 ffd9 	bl	8000608 <__aeabi_dmul>
 8008656:	2301      	movs	r3, #1
 8008658:	3501      	adds	r5, #1
 800865a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800865e:	e7cc      	b.n	80085fa <_strtod_l+0x4d2>
 8008660:	d0ed      	beq.n	800863e <_strtod_l+0x516>
 8008662:	f1c8 0800 	rsb	r8, r8, #0
 8008666:	f018 020f 	ands.w	r2, r8, #15
 800866a:	d00a      	beq.n	8008682 <_strtod_l+0x55a>
 800866c:	4b12      	ldr	r3, [pc, #72]	; (80086b8 <_strtod_l+0x590>)
 800866e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008672:	4650      	mov	r0, sl
 8008674:	4659      	mov	r1, fp
 8008676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867a:	f7f8 f8ef 	bl	800085c <__aeabi_ddiv>
 800867e:	4682      	mov	sl, r0
 8008680:	468b      	mov	fp, r1
 8008682:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008686:	d0da      	beq.n	800863e <_strtod_l+0x516>
 8008688:	f1b8 0f1f 	cmp.w	r8, #31
 800868c:	dd20      	ble.n	80086d0 <_strtod_l+0x5a8>
 800868e:	2400      	movs	r4, #0
 8008690:	46a0      	mov	r8, r4
 8008692:	9407      	str	r4, [sp, #28]
 8008694:	9405      	str	r4, [sp, #20]
 8008696:	2322      	movs	r3, #34	; 0x22
 8008698:	f04f 0a00 	mov.w	sl, #0
 800869c:	f04f 0b00 	mov.w	fp, #0
 80086a0:	f8c9 3000 	str.w	r3, [r9]
 80086a4:	e765      	b.n	8008572 <_strtod_l+0x44a>
 80086a6:	bf00      	nop
 80086a8:	0800b12d 	.word	0x0800b12d
 80086ac:	0800b1b3 	.word	0x0800b1b3
 80086b0:	0800b135 	.word	0x0800b135
 80086b4:	0800b170 	.word	0x0800b170
 80086b8:	0800b258 	.word	0x0800b258
 80086bc:	0800b230 	.word	0x0800b230
 80086c0:	7ff00000 	.word	0x7ff00000
 80086c4:	7ca00000 	.word	0x7ca00000
 80086c8:	fff80000 	.word	0xfff80000
 80086cc:	7fefffff 	.word	0x7fefffff
 80086d0:	f018 0310 	ands.w	r3, r8, #16
 80086d4:	bf18      	it	ne
 80086d6:	236a      	movne	r3, #106	; 0x6a
 80086d8:	4da0      	ldr	r5, [pc, #640]	; (800895c <_strtod_l+0x834>)
 80086da:	9304      	str	r3, [sp, #16]
 80086dc:	4650      	mov	r0, sl
 80086de:	4659      	mov	r1, fp
 80086e0:	2300      	movs	r3, #0
 80086e2:	f1b8 0f00 	cmp.w	r8, #0
 80086e6:	f300 810a 	bgt.w	80088fe <_strtod_l+0x7d6>
 80086ea:	b10b      	cbz	r3, 80086f0 <_strtod_l+0x5c8>
 80086ec:	4682      	mov	sl, r0
 80086ee:	468b      	mov	fp, r1
 80086f0:	9b04      	ldr	r3, [sp, #16]
 80086f2:	b1bb      	cbz	r3, 8008724 <_strtod_l+0x5fc>
 80086f4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80086f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	4659      	mov	r1, fp
 8008700:	dd10      	ble.n	8008724 <_strtod_l+0x5fc>
 8008702:	2b1f      	cmp	r3, #31
 8008704:	f340 8107 	ble.w	8008916 <_strtod_l+0x7ee>
 8008708:	2b34      	cmp	r3, #52	; 0x34
 800870a:	bfde      	ittt	le
 800870c:	3b20      	suble	r3, #32
 800870e:	f04f 32ff 	movle.w	r2, #4294967295
 8008712:	fa02 f303 	lslle.w	r3, r2, r3
 8008716:	f04f 0a00 	mov.w	sl, #0
 800871a:	bfcc      	ite	gt
 800871c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008720:	ea03 0b01 	andle.w	fp, r3, r1
 8008724:	2200      	movs	r2, #0
 8008726:	2300      	movs	r3, #0
 8008728:	4650      	mov	r0, sl
 800872a:	4659      	mov	r1, fp
 800872c:	f7f8 f9d4 	bl	8000ad8 <__aeabi_dcmpeq>
 8008730:	2800      	cmp	r0, #0
 8008732:	d1ac      	bne.n	800868e <_strtod_l+0x566>
 8008734:	9b07      	ldr	r3, [sp, #28]
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	9a05      	ldr	r2, [sp, #20]
 800873a:	9908      	ldr	r1, [sp, #32]
 800873c:	4623      	mov	r3, r4
 800873e:	4648      	mov	r0, r9
 8008740:	f001 fd73 	bl	800a22a <__s2b>
 8008744:	9007      	str	r0, [sp, #28]
 8008746:	2800      	cmp	r0, #0
 8008748:	f43f af08 	beq.w	800855c <_strtod_l+0x434>
 800874c:	9a06      	ldr	r2, [sp, #24]
 800874e:	9b06      	ldr	r3, [sp, #24]
 8008750:	2a00      	cmp	r2, #0
 8008752:	f1c3 0300 	rsb	r3, r3, #0
 8008756:	bfa8      	it	ge
 8008758:	2300      	movge	r3, #0
 800875a:	930e      	str	r3, [sp, #56]	; 0x38
 800875c:	2400      	movs	r4, #0
 800875e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008762:	9316      	str	r3, [sp, #88]	; 0x58
 8008764:	46a0      	mov	r8, r4
 8008766:	9b07      	ldr	r3, [sp, #28]
 8008768:	4648      	mov	r0, r9
 800876a:	6859      	ldr	r1, [r3, #4]
 800876c:	f001 fcd7 	bl	800a11e <_Balloc>
 8008770:	9005      	str	r0, [sp, #20]
 8008772:	2800      	cmp	r0, #0
 8008774:	f43f aef6 	beq.w	8008564 <_strtod_l+0x43c>
 8008778:	9b07      	ldr	r3, [sp, #28]
 800877a:	691a      	ldr	r2, [r3, #16]
 800877c:	3202      	adds	r2, #2
 800877e:	f103 010c 	add.w	r1, r3, #12
 8008782:	0092      	lsls	r2, r2, #2
 8008784:	300c      	adds	r0, #12
 8008786:	f001 fcbf 	bl	800a108 <memcpy>
 800878a:	aa1e      	add	r2, sp, #120	; 0x78
 800878c:	a91d      	add	r1, sp, #116	; 0x74
 800878e:	ec4b ab10 	vmov	d0, sl, fp
 8008792:	4648      	mov	r0, r9
 8008794:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008798:	f002 f802 	bl	800a7a0 <__d2b>
 800879c:	901c      	str	r0, [sp, #112]	; 0x70
 800879e:	2800      	cmp	r0, #0
 80087a0:	f43f aee0 	beq.w	8008564 <_strtod_l+0x43c>
 80087a4:	2101      	movs	r1, #1
 80087a6:	4648      	mov	r0, r9
 80087a8:	f001 fdcb 	bl	800a342 <__i2b>
 80087ac:	4680      	mov	r8, r0
 80087ae:	2800      	cmp	r0, #0
 80087b0:	f43f aed8 	beq.w	8008564 <_strtod_l+0x43c>
 80087b4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80087b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80087b8:	2e00      	cmp	r6, #0
 80087ba:	bfab      	itete	ge
 80087bc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80087be:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80087c0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80087c2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80087c4:	bfac      	ite	ge
 80087c6:	18f7      	addge	r7, r6, r3
 80087c8:	1b9d      	sublt	r5, r3, r6
 80087ca:	9b04      	ldr	r3, [sp, #16]
 80087cc:	1af6      	subs	r6, r6, r3
 80087ce:	4416      	add	r6, r2
 80087d0:	4b63      	ldr	r3, [pc, #396]	; (8008960 <_strtod_l+0x838>)
 80087d2:	3e01      	subs	r6, #1
 80087d4:	429e      	cmp	r6, r3
 80087d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80087da:	f280 80af 	bge.w	800893c <_strtod_l+0x814>
 80087de:	1b9b      	subs	r3, r3, r6
 80087e0:	2b1f      	cmp	r3, #31
 80087e2:	eba2 0203 	sub.w	r2, r2, r3
 80087e6:	f04f 0101 	mov.w	r1, #1
 80087ea:	f300 809b 	bgt.w	8008924 <_strtod_l+0x7fc>
 80087ee:	fa01 f303 	lsl.w	r3, r1, r3
 80087f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80087f4:	2300      	movs	r3, #0
 80087f6:	930a      	str	r3, [sp, #40]	; 0x28
 80087f8:	18be      	adds	r6, r7, r2
 80087fa:	9b04      	ldr	r3, [sp, #16]
 80087fc:	42b7      	cmp	r7, r6
 80087fe:	4415      	add	r5, r2
 8008800:	441d      	add	r5, r3
 8008802:	463b      	mov	r3, r7
 8008804:	bfa8      	it	ge
 8008806:	4633      	movge	r3, r6
 8008808:	42ab      	cmp	r3, r5
 800880a:	bfa8      	it	ge
 800880c:	462b      	movge	r3, r5
 800880e:	2b00      	cmp	r3, #0
 8008810:	bfc2      	ittt	gt
 8008812:	1af6      	subgt	r6, r6, r3
 8008814:	1aed      	subgt	r5, r5, r3
 8008816:	1aff      	subgt	r7, r7, r3
 8008818:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800881a:	b1bb      	cbz	r3, 800884c <_strtod_l+0x724>
 800881c:	4641      	mov	r1, r8
 800881e:	461a      	mov	r2, r3
 8008820:	4648      	mov	r0, r9
 8008822:	f001 fe2d 	bl	800a480 <__pow5mult>
 8008826:	4680      	mov	r8, r0
 8008828:	2800      	cmp	r0, #0
 800882a:	f43f ae9b 	beq.w	8008564 <_strtod_l+0x43c>
 800882e:	4601      	mov	r1, r0
 8008830:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008832:	4648      	mov	r0, r9
 8008834:	f001 fd8e 	bl	800a354 <__multiply>
 8008838:	900c      	str	r0, [sp, #48]	; 0x30
 800883a:	2800      	cmp	r0, #0
 800883c:	f43f ae92 	beq.w	8008564 <_strtod_l+0x43c>
 8008840:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008842:	4648      	mov	r0, r9
 8008844:	f001 fc9f 	bl	800a186 <_Bfree>
 8008848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800884a:	931c      	str	r3, [sp, #112]	; 0x70
 800884c:	2e00      	cmp	r6, #0
 800884e:	dc7a      	bgt.n	8008946 <_strtod_l+0x81e>
 8008850:	9b06      	ldr	r3, [sp, #24]
 8008852:	2b00      	cmp	r3, #0
 8008854:	dd08      	ble.n	8008868 <_strtod_l+0x740>
 8008856:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008858:	9905      	ldr	r1, [sp, #20]
 800885a:	4648      	mov	r0, r9
 800885c:	f001 fe10 	bl	800a480 <__pow5mult>
 8008860:	9005      	str	r0, [sp, #20]
 8008862:	2800      	cmp	r0, #0
 8008864:	f43f ae7e 	beq.w	8008564 <_strtod_l+0x43c>
 8008868:	2d00      	cmp	r5, #0
 800886a:	dd08      	ble.n	800887e <_strtod_l+0x756>
 800886c:	462a      	mov	r2, r5
 800886e:	9905      	ldr	r1, [sp, #20]
 8008870:	4648      	mov	r0, r9
 8008872:	f001 fe53 	bl	800a51c <__lshift>
 8008876:	9005      	str	r0, [sp, #20]
 8008878:	2800      	cmp	r0, #0
 800887a:	f43f ae73 	beq.w	8008564 <_strtod_l+0x43c>
 800887e:	2f00      	cmp	r7, #0
 8008880:	dd08      	ble.n	8008894 <_strtod_l+0x76c>
 8008882:	4641      	mov	r1, r8
 8008884:	463a      	mov	r2, r7
 8008886:	4648      	mov	r0, r9
 8008888:	f001 fe48 	bl	800a51c <__lshift>
 800888c:	4680      	mov	r8, r0
 800888e:	2800      	cmp	r0, #0
 8008890:	f43f ae68 	beq.w	8008564 <_strtod_l+0x43c>
 8008894:	9a05      	ldr	r2, [sp, #20]
 8008896:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008898:	4648      	mov	r0, r9
 800889a:	f001 fead 	bl	800a5f8 <__mdiff>
 800889e:	4604      	mov	r4, r0
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f43f ae5f 	beq.w	8008564 <_strtod_l+0x43c>
 80088a6:	68c3      	ldr	r3, [r0, #12]
 80088a8:	930c      	str	r3, [sp, #48]	; 0x30
 80088aa:	2300      	movs	r3, #0
 80088ac:	60c3      	str	r3, [r0, #12]
 80088ae:	4641      	mov	r1, r8
 80088b0:	f001 fe88 	bl	800a5c4 <__mcmp>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	da55      	bge.n	8008964 <_strtod_l+0x83c>
 80088b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ba:	b9e3      	cbnz	r3, 80088f6 <_strtod_l+0x7ce>
 80088bc:	f1ba 0f00 	cmp.w	sl, #0
 80088c0:	d119      	bne.n	80088f6 <_strtod_l+0x7ce>
 80088c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80088c6:	b9b3      	cbnz	r3, 80088f6 <_strtod_l+0x7ce>
 80088c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80088cc:	0d1b      	lsrs	r3, r3, #20
 80088ce:	051b      	lsls	r3, r3, #20
 80088d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80088d4:	d90f      	bls.n	80088f6 <_strtod_l+0x7ce>
 80088d6:	6963      	ldr	r3, [r4, #20]
 80088d8:	b913      	cbnz	r3, 80088e0 <_strtod_l+0x7b8>
 80088da:	6923      	ldr	r3, [r4, #16]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	dd0a      	ble.n	80088f6 <_strtod_l+0x7ce>
 80088e0:	4621      	mov	r1, r4
 80088e2:	2201      	movs	r2, #1
 80088e4:	4648      	mov	r0, r9
 80088e6:	f001 fe19 	bl	800a51c <__lshift>
 80088ea:	4641      	mov	r1, r8
 80088ec:	4604      	mov	r4, r0
 80088ee:	f001 fe69 	bl	800a5c4 <__mcmp>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	dc67      	bgt.n	80089c6 <_strtod_l+0x89e>
 80088f6:	9b04      	ldr	r3, [sp, #16]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d171      	bne.n	80089e0 <_strtod_l+0x8b8>
 80088fc:	e63d      	b.n	800857a <_strtod_l+0x452>
 80088fe:	f018 0f01 	tst.w	r8, #1
 8008902:	d004      	beq.n	800890e <_strtod_l+0x7e6>
 8008904:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008908:	f7f7 fe7e 	bl	8000608 <__aeabi_dmul>
 800890c:	2301      	movs	r3, #1
 800890e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008912:	3508      	adds	r5, #8
 8008914:	e6e5      	b.n	80086e2 <_strtod_l+0x5ba>
 8008916:	f04f 32ff 	mov.w	r2, #4294967295
 800891a:	fa02 f303 	lsl.w	r3, r2, r3
 800891e:	ea03 0a0a 	and.w	sl, r3, sl
 8008922:	e6ff      	b.n	8008724 <_strtod_l+0x5fc>
 8008924:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008928:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800892c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008930:	36e2      	adds	r6, #226	; 0xe2
 8008932:	fa01 f306 	lsl.w	r3, r1, r6
 8008936:	930a      	str	r3, [sp, #40]	; 0x28
 8008938:	910f      	str	r1, [sp, #60]	; 0x3c
 800893a:	e75d      	b.n	80087f8 <_strtod_l+0x6d0>
 800893c:	2300      	movs	r3, #0
 800893e:	930a      	str	r3, [sp, #40]	; 0x28
 8008940:	2301      	movs	r3, #1
 8008942:	930f      	str	r3, [sp, #60]	; 0x3c
 8008944:	e758      	b.n	80087f8 <_strtod_l+0x6d0>
 8008946:	4632      	mov	r2, r6
 8008948:	991c      	ldr	r1, [sp, #112]	; 0x70
 800894a:	4648      	mov	r0, r9
 800894c:	f001 fde6 	bl	800a51c <__lshift>
 8008950:	901c      	str	r0, [sp, #112]	; 0x70
 8008952:	2800      	cmp	r0, #0
 8008954:	f47f af7c 	bne.w	8008850 <_strtod_l+0x728>
 8008958:	e604      	b.n	8008564 <_strtod_l+0x43c>
 800895a:	bf00      	nop
 800895c:	0800b188 	.word	0x0800b188
 8008960:	fffffc02 	.word	0xfffffc02
 8008964:	465d      	mov	r5, fp
 8008966:	f040 8086 	bne.w	8008a76 <_strtod_l+0x94e>
 800896a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800896c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008970:	b32a      	cbz	r2, 80089be <_strtod_l+0x896>
 8008972:	4aaf      	ldr	r2, [pc, #700]	; (8008c30 <_strtod_l+0xb08>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d153      	bne.n	8008a20 <_strtod_l+0x8f8>
 8008978:	9b04      	ldr	r3, [sp, #16]
 800897a:	4650      	mov	r0, sl
 800897c:	b1d3      	cbz	r3, 80089b4 <_strtod_l+0x88c>
 800897e:	4aad      	ldr	r2, [pc, #692]	; (8008c34 <_strtod_l+0xb0c>)
 8008980:	402a      	ands	r2, r5
 8008982:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008986:	f04f 31ff 	mov.w	r1, #4294967295
 800898a:	d816      	bhi.n	80089ba <_strtod_l+0x892>
 800898c:	0d12      	lsrs	r2, r2, #20
 800898e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008992:	fa01 f303 	lsl.w	r3, r1, r3
 8008996:	4298      	cmp	r0, r3
 8008998:	d142      	bne.n	8008a20 <_strtod_l+0x8f8>
 800899a:	4ba7      	ldr	r3, [pc, #668]	; (8008c38 <_strtod_l+0xb10>)
 800899c:	429d      	cmp	r5, r3
 800899e:	d102      	bne.n	80089a6 <_strtod_l+0x87e>
 80089a0:	3001      	adds	r0, #1
 80089a2:	f43f addf 	beq.w	8008564 <_strtod_l+0x43c>
 80089a6:	4ba3      	ldr	r3, [pc, #652]	; (8008c34 <_strtod_l+0xb0c>)
 80089a8:	402b      	ands	r3, r5
 80089aa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80089ae:	f04f 0a00 	mov.w	sl, #0
 80089b2:	e7a0      	b.n	80088f6 <_strtod_l+0x7ce>
 80089b4:	f04f 33ff 	mov.w	r3, #4294967295
 80089b8:	e7ed      	b.n	8008996 <_strtod_l+0x86e>
 80089ba:	460b      	mov	r3, r1
 80089bc:	e7eb      	b.n	8008996 <_strtod_l+0x86e>
 80089be:	bb7b      	cbnz	r3, 8008a20 <_strtod_l+0x8f8>
 80089c0:	f1ba 0f00 	cmp.w	sl, #0
 80089c4:	d12c      	bne.n	8008a20 <_strtod_l+0x8f8>
 80089c6:	9904      	ldr	r1, [sp, #16]
 80089c8:	4a9a      	ldr	r2, [pc, #616]	; (8008c34 <_strtod_l+0xb0c>)
 80089ca:	465b      	mov	r3, fp
 80089cc:	b1f1      	cbz	r1, 8008a0c <_strtod_l+0x8e4>
 80089ce:	ea02 010b 	and.w	r1, r2, fp
 80089d2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80089d6:	dc19      	bgt.n	8008a0c <_strtod_l+0x8e4>
 80089d8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80089dc:	f77f ae5b 	ble.w	8008696 <_strtod_l+0x56e>
 80089e0:	4a96      	ldr	r2, [pc, #600]	; (8008c3c <_strtod_l+0xb14>)
 80089e2:	2300      	movs	r3, #0
 80089e4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80089e8:	4650      	mov	r0, sl
 80089ea:	4659      	mov	r1, fp
 80089ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80089f0:	f7f7 fe0a 	bl	8000608 <__aeabi_dmul>
 80089f4:	4682      	mov	sl, r0
 80089f6:	468b      	mov	fp, r1
 80089f8:	2900      	cmp	r1, #0
 80089fa:	f47f adbe 	bne.w	800857a <_strtod_l+0x452>
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f47f adbb 	bne.w	800857a <_strtod_l+0x452>
 8008a04:	2322      	movs	r3, #34	; 0x22
 8008a06:	f8c9 3000 	str.w	r3, [r9]
 8008a0a:	e5b6      	b.n	800857a <_strtod_l+0x452>
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008a12:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008a16:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008a1a:	f04f 3aff 	mov.w	sl, #4294967295
 8008a1e:	e76a      	b.n	80088f6 <_strtod_l+0x7ce>
 8008a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a22:	b193      	cbz	r3, 8008a4a <_strtod_l+0x922>
 8008a24:	422b      	tst	r3, r5
 8008a26:	f43f af66 	beq.w	80088f6 <_strtod_l+0x7ce>
 8008a2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a2c:	9a04      	ldr	r2, [sp, #16]
 8008a2e:	4650      	mov	r0, sl
 8008a30:	4659      	mov	r1, fp
 8008a32:	b173      	cbz	r3, 8008a52 <_strtod_l+0x92a>
 8008a34:	f7ff fb5b 	bl	80080ee <sulp>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a40:	f7f7 fc2c 	bl	800029c <__adddf3>
 8008a44:	4682      	mov	sl, r0
 8008a46:	468b      	mov	fp, r1
 8008a48:	e755      	b.n	80088f6 <_strtod_l+0x7ce>
 8008a4a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a4c:	ea13 0f0a 	tst.w	r3, sl
 8008a50:	e7e9      	b.n	8008a26 <_strtod_l+0x8fe>
 8008a52:	f7ff fb4c 	bl	80080ee <sulp>
 8008a56:	4602      	mov	r2, r0
 8008a58:	460b      	mov	r3, r1
 8008a5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a5e:	f7f7 fc1b 	bl	8000298 <__aeabi_dsub>
 8008a62:	2200      	movs	r2, #0
 8008a64:	2300      	movs	r3, #0
 8008a66:	4682      	mov	sl, r0
 8008a68:	468b      	mov	fp, r1
 8008a6a:	f7f8 f835 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	f47f ae11 	bne.w	8008696 <_strtod_l+0x56e>
 8008a74:	e73f      	b.n	80088f6 <_strtod_l+0x7ce>
 8008a76:	4641      	mov	r1, r8
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f001 fee0 	bl	800a83e <__ratio>
 8008a7e:	ec57 6b10 	vmov	r6, r7, d0
 8008a82:	2200      	movs	r2, #0
 8008a84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a88:	ee10 0a10 	vmov	r0, s0
 8008a8c:	4639      	mov	r1, r7
 8008a8e:	f7f8 f837 	bl	8000b00 <__aeabi_dcmple>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d077      	beq.n	8008b86 <_strtod_l+0xa5e>
 8008a96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d04a      	beq.n	8008b32 <_strtod_l+0xa0a>
 8008a9c:	4b68      	ldr	r3, [pc, #416]	; (8008c40 <_strtod_l+0xb18>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008aa4:	4f66      	ldr	r7, [pc, #408]	; (8008c40 <_strtod_l+0xb18>)
 8008aa6:	2600      	movs	r6, #0
 8008aa8:	4b62      	ldr	r3, [pc, #392]	; (8008c34 <_strtod_l+0xb0c>)
 8008aaa:	402b      	ands	r3, r5
 8008aac:	930f      	str	r3, [sp, #60]	; 0x3c
 8008aae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008ab0:	4b64      	ldr	r3, [pc, #400]	; (8008c44 <_strtod_l+0xb1c>)
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	f040 80ce 	bne.w	8008c54 <_strtod_l+0xb2c>
 8008ab8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008abc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008ac0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8008ac4:	ec4b ab10 	vmov	d0, sl, fp
 8008ac8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8008acc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008ad0:	f001 fdf0 	bl	800a6b4 <__ulp>
 8008ad4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008ad8:	ec53 2b10 	vmov	r2, r3, d0
 8008adc:	f7f7 fd94 	bl	8000608 <__aeabi_dmul>
 8008ae0:	4652      	mov	r2, sl
 8008ae2:	465b      	mov	r3, fp
 8008ae4:	f7f7 fbda 	bl	800029c <__adddf3>
 8008ae8:	460b      	mov	r3, r1
 8008aea:	4952      	ldr	r1, [pc, #328]	; (8008c34 <_strtod_l+0xb0c>)
 8008aec:	4a56      	ldr	r2, [pc, #344]	; (8008c48 <_strtod_l+0xb20>)
 8008aee:	4019      	ands	r1, r3
 8008af0:	4291      	cmp	r1, r2
 8008af2:	4682      	mov	sl, r0
 8008af4:	d95b      	bls.n	8008bae <_strtod_l+0xa86>
 8008af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d103      	bne.n	8008b08 <_strtod_l+0x9e0>
 8008b00:	9b08      	ldr	r3, [sp, #32]
 8008b02:	3301      	adds	r3, #1
 8008b04:	f43f ad2e 	beq.w	8008564 <_strtod_l+0x43c>
 8008b08:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008c38 <_strtod_l+0xb10>
 8008b0c:	f04f 3aff 	mov.w	sl, #4294967295
 8008b10:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008b12:	4648      	mov	r0, r9
 8008b14:	f001 fb37 	bl	800a186 <_Bfree>
 8008b18:	9905      	ldr	r1, [sp, #20]
 8008b1a:	4648      	mov	r0, r9
 8008b1c:	f001 fb33 	bl	800a186 <_Bfree>
 8008b20:	4641      	mov	r1, r8
 8008b22:	4648      	mov	r0, r9
 8008b24:	f001 fb2f 	bl	800a186 <_Bfree>
 8008b28:	4621      	mov	r1, r4
 8008b2a:	4648      	mov	r0, r9
 8008b2c:	f001 fb2b 	bl	800a186 <_Bfree>
 8008b30:	e619      	b.n	8008766 <_strtod_l+0x63e>
 8008b32:	f1ba 0f00 	cmp.w	sl, #0
 8008b36:	d11a      	bne.n	8008b6e <_strtod_l+0xa46>
 8008b38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b3c:	b9eb      	cbnz	r3, 8008b7a <_strtod_l+0xa52>
 8008b3e:	2200      	movs	r2, #0
 8008b40:	4b3f      	ldr	r3, [pc, #252]	; (8008c40 <_strtod_l+0xb18>)
 8008b42:	4630      	mov	r0, r6
 8008b44:	4639      	mov	r1, r7
 8008b46:	f7f7 ffd1 	bl	8000aec <__aeabi_dcmplt>
 8008b4a:	b9c8      	cbnz	r0, 8008b80 <_strtod_l+0xa58>
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	4639      	mov	r1, r7
 8008b50:	2200      	movs	r2, #0
 8008b52:	4b3e      	ldr	r3, [pc, #248]	; (8008c4c <_strtod_l+0xb24>)
 8008b54:	f7f7 fd58 	bl	8000608 <__aeabi_dmul>
 8008b58:	4606      	mov	r6, r0
 8008b5a:	460f      	mov	r7, r1
 8008b5c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008b60:	9618      	str	r6, [sp, #96]	; 0x60
 8008b62:	9319      	str	r3, [sp, #100]	; 0x64
 8008b64:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008b68:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008b6c:	e79c      	b.n	8008aa8 <_strtod_l+0x980>
 8008b6e:	f1ba 0f01 	cmp.w	sl, #1
 8008b72:	d102      	bne.n	8008b7a <_strtod_l+0xa52>
 8008b74:	2d00      	cmp	r5, #0
 8008b76:	f43f ad8e 	beq.w	8008696 <_strtod_l+0x56e>
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	4b34      	ldr	r3, [pc, #208]	; (8008c50 <_strtod_l+0xb28>)
 8008b7e:	e78f      	b.n	8008aa0 <_strtod_l+0x978>
 8008b80:	2600      	movs	r6, #0
 8008b82:	4f32      	ldr	r7, [pc, #200]	; (8008c4c <_strtod_l+0xb24>)
 8008b84:	e7ea      	b.n	8008b5c <_strtod_l+0xa34>
 8008b86:	4b31      	ldr	r3, [pc, #196]	; (8008c4c <_strtod_l+0xb24>)
 8008b88:	4630      	mov	r0, r6
 8008b8a:	4639      	mov	r1, r7
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f7f7 fd3b 	bl	8000608 <__aeabi_dmul>
 8008b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b94:	4606      	mov	r6, r0
 8008b96:	460f      	mov	r7, r1
 8008b98:	b933      	cbnz	r3, 8008ba8 <_strtod_l+0xa80>
 8008b9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b9e:	9010      	str	r0, [sp, #64]	; 0x40
 8008ba0:	9311      	str	r3, [sp, #68]	; 0x44
 8008ba2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ba6:	e7df      	b.n	8008b68 <_strtod_l+0xa40>
 8008ba8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008bac:	e7f9      	b.n	8008ba2 <_strtod_l+0xa7a>
 8008bae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008bb2:	9b04      	ldr	r3, [sp, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1ab      	bne.n	8008b10 <_strtod_l+0x9e8>
 8008bb8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008bbc:	0d1b      	lsrs	r3, r3, #20
 8008bbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008bc0:	051b      	lsls	r3, r3, #20
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	465d      	mov	r5, fp
 8008bc6:	d1a3      	bne.n	8008b10 <_strtod_l+0x9e8>
 8008bc8:	4639      	mov	r1, r7
 8008bca:	4630      	mov	r0, r6
 8008bcc:	f7f7 ffcc 	bl	8000b68 <__aeabi_d2iz>
 8008bd0:	f7f7 fcb0 	bl	8000534 <__aeabi_i2d>
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4602      	mov	r2, r0
 8008bd8:	4639      	mov	r1, r7
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7f7 fb5c 	bl	8000298 <__aeabi_dsub>
 8008be0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008be2:	4606      	mov	r6, r0
 8008be4:	460f      	mov	r7, r1
 8008be6:	b933      	cbnz	r3, 8008bf6 <_strtod_l+0xace>
 8008be8:	f1ba 0f00 	cmp.w	sl, #0
 8008bec:	d103      	bne.n	8008bf6 <_strtod_l+0xace>
 8008bee:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	d06d      	beq.n	8008cd2 <_strtod_l+0xbaa>
 8008bf6:	a30a      	add	r3, pc, #40	; (adr r3, 8008c20 <_strtod_l+0xaf8>)
 8008bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	4639      	mov	r1, r7
 8008c00:	f7f7 ff74 	bl	8000aec <__aeabi_dcmplt>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	f47f acb8 	bne.w	800857a <_strtod_l+0x452>
 8008c0a:	a307      	add	r3, pc, #28	; (adr r3, 8008c28 <_strtod_l+0xb00>)
 8008c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 ff88 	bl	8000b28 <__aeabi_dcmpgt>
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	f43f af79 	beq.w	8008b10 <_strtod_l+0x9e8>
 8008c1e:	e4ac      	b.n	800857a <_strtod_l+0x452>
 8008c20:	94a03595 	.word	0x94a03595
 8008c24:	3fdfffff 	.word	0x3fdfffff
 8008c28:	35afe535 	.word	0x35afe535
 8008c2c:	3fe00000 	.word	0x3fe00000
 8008c30:	000fffff 	.word	0x000fffff
 8008c34:	7ff00000 	.word	0x7ff00000
 8008c38:	7fefffff 	.word	0x7fefffff
 8008c3c:	39500000 	.word	0x39500000
 8008c40:	3ff00000 	.word	0x3ff00000
 8008c44:	7fe00000 	.word	0x7fe00000
 8008c48:	7c9fffff 	.word	0x7c9fffff
 8008c4c:	3fe00000 	.word	0x3fe00000
 8008c50:	bff00000 	.word	0xbff00000
 8008c54:	9b04      	ldr	r3, [sp, #16]
 8008c56:	b333      	cbz	r3, 8008ca6 <_strtod_l+0xb7e>
 8008c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c5a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008c5e:	d822      	bhi.n	8008ca6 <_strtod_l+0xb7e>
 8008c60:	a327      	add	r3, pc, #156	; (adr r3, 8008d00 <_strtod_l+0xbd8>)
 8008c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c66:	4630      	mov	r0, r6
 8008c68:	4639      	mov	r1, r7
 8008c6a:	f7f7 ff49 	bl	8000b00 <__aeabi_dcmple>
 8008c6e:	b1a0      	cbz	r0, 8008c9a <_strtod_l+0xb72>
 8008c70:	4639      	mov	r1, r7
 8008c72:	4630      	mov	r0, r6
 8008c74:	f7f7 ffa0 	bl	8000bb8 <__aeabi_d2uiz>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	bf08      	it	eq
 8008c7c:	2001      	moveq	r0, #1
 8008c7e:	f7f7 fc49 	bl	8000514 <__aeabi_ui2d>
 8008c82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c84:	4606      	mov	r6, r0
 8008c86:	460f      	mov	r7, r1
 8008c88:	bb03      	cbnz	r3, 8008ccc <_strtod_l+0xba4>
 8008c8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c8e:	9012      	str	r0, [sp, #72]	; 0x48
 8008c90:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c92:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008c96:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008c9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008c9e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008ca2:	1a9b      	subs	r3, r3, r2
 8008ca4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ca6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008caa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008cae:	f001 fd01 	bl	800a6b4 <__ulp>
 8008cb2:	4650      	mov	r0, sl
 8008cb4:	ec53 2b10 	vmov	r2, r3, d0
 8008cb8:	4659      	mov	r1, fp
 8008cba:	f7f7 fca5 	bl	8000608 <__aeabi_dmul>
 8008cbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008cc2:	f7f7 faeb 	bl	800029c <__adddf3>
 8008cc6:	4682      	mov	sl, r0
 8008cc8:	468b      	mov	fp, r1
 8008cca:	e772      	b.n	8008bb2 <_strtod_l+0xa8a>
 8008ccc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008cd0:	e7df      	b.n	8008c92 <_strtod_l+0xb6a>
 8008cd2:	a30d      	add	r3, pc, #52	; (adr r3, 8008d08 <_strtod_l+0xbe0>)
 8008cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd8:	f7f7 ff08 	bl	8000aec <__aeabi_dcmplt>
 8008cdc:	e79c      	b.n	8008c18 <_strtod_l+0xaf0>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	930d      	str	r3, [sp, #52]	; 0x34
 8008ce2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008ce4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ce6:	6013      	str	r3, [r2, #0]
 8008ce8:	f7ff ba61 	b.w	80081ae <_strtod_l+0x86>
 8008cec:	2b65      	cmp	r3, #101	; 0x65
 8008cee:	f04f 0200 	mov.w	r2, #0
 8008cf2:	f43f ab4e 	beq.w	8008392 <_strtod_l+0x26a>
 8008cf6:	2101      	movs	r1, #1
 8008cf8:	4614      	mov	r4, r2
 8008cfa:	9104      	str	r1, [sp, #16]
 8008cfc:	f7ff bacb 	b.w	8008296 <_strtod_l+0x16e>
 8008d00:	ffc00000 	.word	0xffc00000
 8008d04:	41dfffff 	.word	0x41dfffff
 8008d08:	94a03595 	.word	0x94a03595
 8008d0c:	3fcfffff 	.word	0x3fcfffff

08008d10 <strtod>:
 8008d10:	4b07      	ldr	r3, [pc, #28]	; (8008d30 <strtod+0x20>)
 8008d12:	4a08      	ldr	r2, [pc, #32]	; (8008d34 <strtod+0x24>)
 8008d14:	b410      	push	{r4}
 8008d16:	681c      	ldr	r4, [r3, #0]
 8008d18:	6a23      	ldr	r3, [r4, #32]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	bf08      	it	eq
 8008d1e:	4613      	moveq	r3, r2
 8008d20:	460a      	mov	r2, r1
 8008d22:	4601      	mov	r1, r0
 8008d24:	4620      	mov	r0, r4
 8008d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008d2a:	f7ff b9fd 	b.w	8008128 <_strtod_l>
 8008d2e:	bf00      	nop
 8008d30:	20000020 	.word	0x20000020
 8008d34:	20000084 	.word	0x20000084

08008d38 <strtok>:
 8008d38:	4b13      	ldr	r3, [pc, #76]	; (8008d88 <strtok+0x50>)
 8008d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d3e:	681d      	ldr	r5, [r3, #0]
 8008d40:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008d42:	4606      	mov	r6, r0
 8008d44:	460f      	mov	r7, r1
 8008d46:	b9b4      	cbnz	r4, 8008d76 <strtok+0x3e>
 8008d48:	2050      	movs	r0, #80	; 0x50
 8008d4a:	f001 f9c3 	bl	800a0d4 <malloc>
 8008d4e:	65a8      	str	r0, [r5, #88]	; 0x58
 8008d50:	e9c0 4400 	strd	r4, r4, [r0]
 8008d54:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008d58:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008d5c:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008d60:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008d64:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008d68:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008d6c:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008d70:	6184      	str	r4, [r0, #24]
 8008d72:	7704      	strb	r4, [r0, #28]
 8008d74:	6244      	str	r4, [r0, #36]	; 0x24
 8008d76:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008d78:	4639      	mov	r1, r7
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d82:	f000 b803 	b.w	8008d8c <__strtok_r>
 8008d86:	bf00      	nop
 8008d88:	20000020 	.word	0x20000020

08008d8c <__strtok_r>:
 8008d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d8e:	b918      	cbnz	r0, 8008d98 <__strtok_r+0xc>
 8008d90:	6810      	ldr	r0, [r2, #0]
 8008d92:	b908      	cbnz	r0, 8008d98 <__strtok_r+0xc>
 8008d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d96:	4620      	mov	r0, r4
 8008d98:	4604      	mov	r4, r0
 8008d9a:	460f      	mov	r7, r1
 8008d9c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008da0:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008da4:	b91e      	cbnz	r6, 8008dae <__strtok_r+0x22>
 8008da6:	b96d      	cbnz	r5, 8008dc4 <__strtok_r+0x38>
 8008da8:	6015      	str	r5, [r2, #0]
 8008daa:	4628      	mov	r0, r5
 8008dac:	e7f2      	b.n	8008d94 <__strtok_r+0x8>
 8008dae:	42b5      	cmp	r5, r6
 8008db0:	d1f6      	bne.n	8008da0 <__strtok_r+0x14>
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1ef      	bne.n	8008d96 <__strtok_r+0xa>
 8008db6:	6014      	str	r4, [r2, #0]
 8008db8:	7003      	strb	r3, [r0, #0]
 8008dba:	e7eb      	b.n	8008d94 <__strtok_r+0x8>
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	e00d      	b.n	8008ddc <__strtok_r+0x50>
 8008dc0:	b926      	cbnz	r6, 8008dcc <__strtok_r+0x40>
 8008dc2:	461c      	mov	r4, r3
 8008dc4:	4623      	mov	r3, r4
 8008dc6:	460f      	mov	r7, r1
 8008dc8:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008dcc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008dd0:	42b5      	cmp	r5, r6
 8008dd2:	d1f5      	bne.n	8008dc0 <__strtok_r+0x34>
 8008dd4:	2d00      	cmp	r5, #0
 8008dd6:	d0f1      	beq.n	8008dbc <__strtok_r+0x30>
 8008dd8:	2100      	movs	r1, #0
 8008dda:	7021      	strb	r1, [r4, #0]
 8008ddc:	6013      	str	r3, [r2, #0]
 8008dde:	e7d9      	b.n	8008d94 <__strtok_r+0x8>

08008de0 <quorem>:
 8008de0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de4:	6903      	ldr	r3, [r0, #16]
 8008de6:	690c      	ldr	r4, [r1, #16]
 8008de8:	42a3      	cmp	r3, r4
 8008dea:	4680      	mov	r8, r0
 8008dec:	f2c0 8082 	blt.w	8008ef4 <quorem+0x114>
 8008df0:	3c01      	subs	r4, #1
 8008df2:	f101 0714 	add.w	r7, r1, #20
 8008df6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008dfa:	f100 0614 	add.w	r6, r0, #20
 8008dfe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008e02:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008e06:	eb06 030c 	add.w	r3, r6, ip
 8008e0a:	3501      	adds	r5, #1
 8008e0c:	eb07 090c 	add.w	r9, r7, ip
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	fbb0 f5f5 	udiv	r5, r0, r5
 8008e16:	b395      	cbz	r5, 8008e7e <quorem+0x9e>
 8008e18:	f04f 0a00 	mov.w	sl, #0
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	46b6      	mov	lr, r6
 8008e20:	46d3      	mov	fp, sl
 8008e22:	f850 2b04 	ldr.w	r2, [r0], #4
 8008e26:	b293      	uxth	r3, r2
 8008e28:	fb05 a303 	mla	r3, r5, r3, sl
 8008e2c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	ebab 0303 	sub.w	r3, fp, r3
 8008e36:	0c12      	lsrs	r2, r2, #16
 8008e38:	f8de b000 	ldr.w	fp, [lr]
 8008e3c:	fb05 a202 	mla	r2, r5, r2, sl
 8008e40:	fa13 f38b 	uxtah	r3, r3, fp
 8008e44:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008e48:	fa1f fb82 	uxth.w	fp, r2
 8008e4c:	f8de 2000 	ldr.w	r2, [lr]
 8008e50:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008e54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008e5e:	4581      	cmp	r9, r0
 8008e60:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008e64:	f84e 3b04 	str.w	r3, [lr], #4
 8008e68:	d2db      	bcs.n	8008e22 <quorem+0x42>
 8008e6a:	f856 300c 	ldr.w	r3, [r6, ip]
 8008e6e:	b933      	cbnz	r3, 8008e7e <quorem+0x9e>
 8008e70:	9b01      	ldr	r3, [sp, #4]
 8008e72:	3b04      	subs	r3, #4
 8008e74:	429e      	cmp	r6, r3
 8008e76:	461a      	mov	r2, r3
 8008e78:	d330      	bcc.n	8008edc <quorem+0xfc>
 8008e7a:	f8c8 4010 	str.w	r4, [r8, #16]
 8008e7e:	4640      	mov	r0, r8
 8008e80:	f001 fba0 	bl	800a5c4 <__mcmp>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	db25      	blt.n	8008ed4 <quorem+0xf4>
 8008e88:	3501      	adds	r5, #1
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	f04f 0c00 	mov.w	ip, #0
 8008e90:	f857 2b04 	ldr.w	r2, [r7], #4
 8008e94:	f8d0 e000 	ldr.w	lr, [r0]
 8008e98:	b293      	uxth	r3, r2
 8008e9a:	ebac 0303 	sub.w	r3, ip, r3
 8008e9e:	0c12      	lsrs	r2, r2, #16
 8008ea0:	fa13 f38e 	uxtah	r3, r3, lr
 8008ea4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008ea8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008eac:	b29b      	uxth	r3, r3
 8008eae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eb2:	45b9      	cmp	r9, r7
 8008eb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008eb8:	f840 3b04 	str.w	r3, [r0], #4
 8008ebc:	d2e8      	bcs.n	8008e90 <quorem+0xb0>
 8008ebe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008ec2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008ec6:	b92a      	cbnz	r2, 8008ed4 <quorem+0xf4>
 8008ec8:	3b04      	subs	r3, #4
 8008eca:	429e      	cmp	r6, r3
 8008ecc:	461a      	mov	r2, r3
 8008ece:	d30b      	bcc.n	8008ee8 <quorem+0x108>
 8008ed0:	f8c8 4010 	str.w	r4, [r8, #16]
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	b003      	add	sp, #12
 8008ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008edc:	6812      	ldr	r2, [r2, #0]
 8008ede:	3b04      	subs	r3, #4
 8008ee0:	2a00      	cmp	r2, #0
 8008ee2:	d1ca      	bne.n	8008e7a <quorem+0x9a>
 8008ee4:	3c01      	subs	r4, #1
 8008ee6:	e7c5      	b.n	8008e74 <quorem+0x94>
 8008ee8:	6812      	ldr	r2, [r2, #0]
 8008eea:	3b04      	subs	r3, #4
 8008eec:	2a00      	cmp	r2, #0
 8008eee:	d1ef      	bne.n	8008ed0 <quorem+0xf0>
 8008ef0:	3c01      	subs	r4, #1
 8008ef2:	e7ea      	b.n	8008eca <quorem+0xea>
 8008ef4:	2000      	movs	r0, #0
 8008ef6:	e7ee      	b.n	8008ed6 <quorem+0xf6>

08008ef8 <_dtoa_r>:
 8008ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	ec57 6b10 	vmov	r6, r7, d0
 8008f00:	b097      	sub	sp, #92	; 0x5c
 8008f02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f04:	9106      	str	r1, [sp, #24]
 8008f06:	4604      	mov	r4, r0
 8008f08:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f0a:	9312      	str	r3, [sp, #72]	; 0x48
 8008f0c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008f10:	e9cd 6700 	strd	r6, r7, [sp]
 8008f14:	b93d      	cbnz	r5, 8008f26 <_dtoa_r+0x2e>
 8008f16:	2010      	movs	r0, #16
 8008f18:	f001 f8dc 	bl	800a0d4 <malloc>
 8008f1c:	6260      	str	r0, [r4, #36]	; 0x24
 8008f1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008f22:	6005      	str	r5, [r0, #0]
 8008f24:	60c5      	str	r5, [r0, #12]
 8008f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f28:	6819      	ldr	r1, [r3, #0]
 8008f2a:	b151      	cbz	r1, 8008f42 <_dtoa_r+0x4a>
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	604a      	str	r2, [r1, #4]
 8008f30:	2301      	movs	r3, #1
 8008f32:	4093      	lsls	r3, r2
 8008f34:	608b      	str	r3, [r1, #8]
 8008f36:	4620      	mov	r0, r4
 8008f38:	f001 f925 	bl	800a186 <_Bfree>
 8008f3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f3e:	2200      	movs	r2, #0
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	1e3b      	subs	r3, r7, #0
 8008f44:	bfbb      	ittet	lt
 8008f46:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008f4a:	9301      	strlt	r3, [sp, #4]
 8008f4c:	2300      	movge	r3, #0
 8008f4e:	2201      	movlt	r2, #1
 8008f50:	bfac      	ite	ge
 8008f52:	f8c8 3000 	strge.w	r3, [r8]
 8008f56:	f8c8 2000 	strlt.w	r2, [r8]
 8008f5a:	4baf      	ldr	r3, [pc, #700]	; (8009218 <_dtoa_r+0x320>)
 8008f5c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008f60:	ea33 0308 	bics.w	r3, r3, r8
 8008f64:	d114      	bne.n	8008f90 <_dtoa_r+0x98>
 8008f66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008f68:	f242 730f 	movw	r3, #9999	; 0x270f
 8008f6c:	6013      	str	r3, [r2, #0]
 8008f6e:	9b00      	ldr	r3, [sp, #0]
 8008f70:	b923      	cbnz	r3, 8008f7c <_dtoa_r+0x84>
 8008f72:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008f76:	2800      	cmp	r0, #0
 8008f78:	f000 8542 	beq.w	8009a00 <_dtoa_r+0xb08>
 8008f7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f7e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800922c <_dtoa_r+0x334>
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 8544 	beq.w	8009a10 <_dtoa_r+0xb18>
 8008f88:	f10b 0303 	add.w	r3, fp, #3
 8008f8c:	f000 bd3e 	b.w	8009a0c <_dtoa_r+0xb14>
 8008f90:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008f94:	2200      	movs	r2, #0
 8008f96:	2300      	movs	r3, #0
 8008f98:	4630      	mov	r0, r6
 8008f9a:	4639      	mov	r1, r7
 8008f9c:	f7f7 fd9c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fa0:	4681      	mov	r9, r0
 8008fa2:	b168      	cbz	r0, 8008fc0 <_dtoa_r+0xc8>
 8008fa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	6013      	str	r3, [r2, #0]
 8008faa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 8524 	beq.w	80099fa <_dtoa_r+0xb02>
 8008fb2:	4b9a      	ldr	r3, [pc, #616]	; (800921c <_dtoa_r+0x324>)
 8008fb4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008fb6:	f103 3bff 	add.w	fp, r3, #4294967295
 8008fba:	6013      	str	r3, [r2, #0]
 8008fbc:	f000 bd28 	b.w	8009a10 <_dtoa_r+0xb18>
 8008fc0:	aa14      	add	r2, sp, #80	; 0x50
 8008fc2:	a915      	add	r1, sp, #84	; 0x54
 8008fc4:	ec47 6b10 	vmov	d0, r6, r7
 8008fc8:	4620      	mov	r0, r4
 8008fca:	f001 fbe9 	bl	800a7a0 <__d2b>
 8008fce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008fd2:	9004      	str	r0, [sp, #16]
 8008fd4:	2d00      	cmp	r5, #0
 8008fd6:	d07c      	beq.n	80090d2 <_dtoa_r+0x1da>
 8008fd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008fdc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008fe0:	46b2      	mov	sl, r6
 8008fe2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008fe6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008fea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008fee:	2200      	movs	r2, #0
 8008ff0:	4b8b      	ldr	r3, [pc, #556]	; (8009220 <_dtoa_r+0x328>)
 8008ff2:	4650      	mov	r0, sl
 8008ff4:	4659      	mov	r1, fp
 8008ff6:	f7f7 f94f 	bl	8000298 <__aeabi_dsub>
 8008ffa:	a381      	add	r3, pc, #516	; (adr r3, 8009200 <_dtoa_r+0x308>)
 8008ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009000:	f7f7 fb02 	bl	8000608 <__aeabi_dmul>
 8009004:	a380      	add	r3, pc, #512	; (adr r3, 8009208 <_dtoa_r+0x310>)
 8009006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800900a:	f7f7 f947 	bl	800029c <__adddf3>
 800900e:	4606      	mov	r6, r0
 8009010:	4628      	mov	r0, r5
 8009012:	460f      	mov	r7, r1
 8009014:	f7f7 fa8e 	bl	8000534 <__aeabi_i2d>
 8009018:	a37d      	add	r3, pc, #500	; (adr r3, 8009210 <_dtoa_r+0x318>)
 800901a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901e:	f7f7 faf3 	bl	8000608 <__aeabi_dmul>
 8009022:	4602      	mov	r2, r0
 8009024:	460b      	mov	r3, r1
 8009026:	4630      	mov	r0, r6
 8009028:	4639      	mov	r1, r7
 800902a:	f7f7 f937 	bl	800029c <__adddf3>
 800902e:	4606      	mov	r6, r0
 8009030:	460f      	mov	r7, r1
 8009032:	f7f7 fd99 	bl	8000b68 <__aeabi_d2iz>
 8009036:	2200      	movs	r2, #0
 8009038:	4682      	mov	sl, r0
 800903a:	2300      	movs	r3, #0
 800903c:	4630      	mov	r0, r6
 800903e:	4639      	mov	r1, r7
 8009040:	f7f7 fd54 	bl	8000aec <__aeabi_dcmplt>
 8009044:	b148      	cbz	r0, 800905a <_dtoa_r+0x162>
 8009046:	4650      	mov	r0, sl
 8009048:	f7f7 fa74 	bl	8000534 <__aeabi_i2d>
 800904c:	4632      	mov	r2, r6
 800904e:	463b      	mov	r3, r7
 8009050:	f7f7 fd42 	bl	8000ad8 <__aeabi_dcmpeq>
 8009054:	b908      	cbnz	r0, 800905a <_dtoa_r+0x162>
 8009056:	f10a 3aff 	add.w	sl, sl, #4294967295
 800905a:	f1ba 0f16 	cmp.w	sl, #22
 800905e:	d859      	bhi.n	8009114 <_dtoa_r+0x21c>
 8009060:	4970      	ldr	r1, [pc, #448]	; (8009224 <_dtoa_r+0x32c>)
 8009062:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009066:	e9dd 2300 	ldrd	r2, r3, [sp]
 800906a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800906e:	f7f7 fd5b 	bl	8000b28 <__aeabi_dcmpgt>
 8009072:	2800      	cmp	r0, #0
 8009074:	d050      	beq.n	8009118 <_dtoa_r+0x220>
 8009076:	f10a 3aff 	add.w	sl, sl, #4294967295
 800907a:	2300      	movs	r3, #0
 800907c:	930f      	str	r3, [sp, #60]	; 0x3c
 800907e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009080:	1b5d      	subs	r5, r3, r5
 8009082:	f1b5 0801 	subs.w	r8, r5, #1
 8009086:	bf49      	itett	mi
 8009088:	f1c5 0301 	rsbmi	r3, r5, #1
 800908c:	2300      	movpl	r3, #0
 800908e:	9305      	strmi	r3, [sp, #20]
 8009090:	f04f 0800 	movmi.w	r8, #0
 8009094:	bf58      	it	pl
 8009096:	9305      	strpl	r3, [sp, #20]
 8009098:	f1ba 0f00 	cmp.w	sl, #0
 800909c:	db3e      	blt.n	800911c <_dtoa_r+0x224>
 800909e:	2300      	movs	r3, #0
 80090a0:	44d0      	add	r8, sl
 80090a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80090a6:	9307      	str	r3, [sp, #28]
 80090a8:	9b06      	ldr	r3, [sp, #24]
 80090aa:	2b09      	cmp	r3, #9
 80090ac:	f200 8090 	bhi.w	80091d0 <_dtoa_r+0x2d8>
 80090b0:	2b05      	cmp	r3, #5
 80090b2:	bfc4      	itt	gt
 80090b4:	3b04      	subgt	r3, #4
 80090b6:	9306      	strgt	r3, [sp, #24]
 80090b8:	9b06      	ldr	r3, [sp, #24]
 80090ba:	f1a3 0302 	sub.w	r3, r3, #2
 80090be:	bfcc      	ite	gt
 80090c0:	2500      	movgt	r5, #0
 80090c2:	2501      	movle	r5, #1
 80090c4:	2b03      	cmp	r3, #3
 80090c6:	f200 808f 	bhi.w	80091e8 <_dtoa_r+0x2f0>
 80090ca:	e8df f003 	tbb	[pc, r3]
 80090ce:	7f7d      	.short	0x7f7d
 80090d0:	7131      	.short	0x7131
 80090d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80090d6:	441d      	add	r5, r3
 80090d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80090dc:	2820      	cmp	r0, #32
 80090de:	dd13      	ble.n	8009108 <_dtoa_r+0x210>
 80090e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80090e4:	9b00      	ldr	r3, [sp, #0]
 80090e6:	fa08 f800 	lsl.w	r8, r8, r0
 80090ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80090ee:	fa23 f000 	lsr.w	r0, r3, r0
 80090f2:	ea48 0000 	orr.w	r0, r8, r0
 80090f6:	f7f7 fa0d 	bl	8000514 <__aeabi_ui2d>
 80090fa:	2301      	movs	r3, #1
 80090fc:	4682      	mov	sl, r0
 80090fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009102:	3d01      	subs	r5, #1
 8009104:	9313      	str	r3, [sp, #76]	; 0x4c
 8009106:	e772      	b.n	8008fee <_dtoa_r+0xf6>
 8009108:	9b00      	ldr	r3, [sp, #0]
 800910a:	f1c0 0020 	rsb	r0, r0, #32
 800910e:	fa03 f000 	lsl.w	r0, r3, r0
 8009112:	e7f0      	b.n	80090f6 <_dtoa_r+0x1fe>
 8009114:	2301      	movs	r3, #1
 8009116:	e7b1      	b.n	800907c <_dtoa_r+0x184>
 8009118:	900f      	str	r0, [sp, #60]	; 0x3c
 800911a:	e7b0      	b.n	800907e <_dtoa_r+0x186>
 800911c:	9b05      	ldr	r3, [sp, #20]
 800911e:	eba3 030a 	sub.w	r3, r3, sl
 8009122:	9305      	str	r3, [sp, #20]
 8009124:	f1ca 0300 	rsb	r3, sl, #0
 8009128:	9307      	str	r3, [sp, #28]
 800912a:	2300      	movs	r3, #0
 800912c:	930e      	str	r3, [sp, #56]	; 0x38
 800912e:	e7bb      	b.n	80090a8 <_dtoa_r+0x1b0>
 8009130:	2301      	movs	r3, #1
 8009132:	930a      	str	r3, [sp, #40]	; 0x28
 8009134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009136:	2b00      	cmp	r3, #0
 8009138:	dd59      	ble.n	80091ee <_dtoa_r+0x2f6>
 800913a:	9302      	str	r3, [sp, #8]
 800913c:	4699      	mov	r9, r3
 800913e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009140:	2200      	movs	r2, #0
 8009142:	6072      	str	r2, [r6, #4]
 8009144:	2204      	movs	r2, #4
 8009146:	f102 0014 	add.w	r0, r2, #20
 800914a:	4298      	cmp	r0, r3
 800914c:	6871      	ldr	r1, [r6, #4]
 800914e:	d953      	bls.n	80091f8 <_dtoa_r+0x300>
 8009150:	4620      	mov	r0, r4
 8009152:	f000 ffe4 	bl	800a11e <_Balloc>
 8009156:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009158:	6030      	str	r0, [r6, #0]
 800915a:	f1b9 0f0e 	cmp.w	r9, #14
 800915e:	f8d3 b000 	ldr.w	fp, [r3]
 8009162:	f200 80e6 	bhi.w	8009332 <_dtoa_r+0x43a>
 8009166:	2d00      	cmp	r5, #0
 8009168:	f000 80e3 	beq.w	8009332 <_dtoa_r+0x43a>
 800916c:	ed9d 7b00 	vldr	d7, [sp]
 8009170:	f1ba 0f00 	cmp.w	sl, #0
 8009174:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009178:	dd74      	ble.n	8009264 <_dtoa_r+0x36c>
 800917a:	4a2a      	ldr	r2, [pc, #168]	; (8009224 <_dtoa_r+0x32c>)
 800917c:	f00a 030f 	and.w	r3, sl, #15
 8009180:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009184:	ed93 7b00 	vldr	d7, [r3]
 8009188:	ea4f 162a 	mov.w	r6, sl, asr #4
 800918c:	06f0      	lsls	r0, r6, #27
 800918e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009192:	d565      	bpl.n	8009260 <_dtoa_r+0x368>
 8009194:	4b24      	ldr	r3, [pc, #144]	; (8009228 <_dtoa_r+0x330>)
 8009196:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800919a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800919e:	f7f7 fb5d 	bl	800085c <__aeabi_ddiv>
 80091a2:	e9cd 0100 	strd	r0, r1, [sp]
 80091a6:	f006 060f 	and.w	r6, r6, #15
 80091aa:	2503      	movs	r5, #3
 80091ac:	4f1e      	ldr	r7, [pc, #120]	; (8009228 <_dtoa_r+0x330>)
 80091ae:	e04c      	b.n	800924a <_dtoa_r+0x352>
 80091b0:	2301      	movs	r3, #1
 80091b2:	930a      	str	r3, [sp, #40]	; 0x28
 80091b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091b6:	4453      	add	r3, sl
 80091b8:	f103 0901 	add.w	r9, r3, #1
 80091bc:	9302      	str	r3, [sp, #8]
 80091be:	464b      	mov	r3, r9
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	bfb8      	it	lt
 80091c4:	2301      	movlt	r3, #1
 80091c6:	e7ba      	b.n	800913e <_dtoa_r+0x246>
 80091c8:	2300      	movs	r3, #0
 80091ca:	e7b2      	b.n	8009132 <_dtoa_r+0x23a>
 80091cc:	2300      	movs	r3, #0
 80091ce:	e7f0      	b.n	80091b2 <_dtoa_r+0x2ba>
 80091d0:	2501      	movs	r5, #1
 80091d2:	2300      	movs	r3, #0
 80091d4:	9306      	str	r3, [sp, #24]
 80091d6:	950a      	str	r5, [sp, #40]	; 0x28
 80091d8:	f04f 33ff 	mov.w	r3, #4294967295
 80091dc:	9302      	str	r3, [sp, #8]
 80091de:	4699      	mov	r9, r3
 80091e0:	2200      	movs	r2, #0
 80091e2:	2312      	movs	r3, #18
 80091e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80091e6:	e7aa      	b.n	800913e <_dtoa_r+0x246>
 80091e8:	2301      	movs	r3, #1
 80091ea:	930a      	str	r3, [sp, #40]	; 0x28
 80091ec:	e7f4      	b.n	80091d8 <_dtoa_r+0x2e0>
 80091ee:	2301      	movs	r3, #1
 80091f0:	9302      	str	r3, [sp, #8]
 80091f2:	4699      	mov	r9, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	e7f5      	b.n	80091e4 <_dtoa_r+0x2ec>
 80091f8:	3101      	adds	r1, #1
 80091fa:	6071      	str	r1, [r6, #4]
 80091fc:	0052      	lsls	r2, r2, #1
 80091fe:	e7a2      	b.n	8009146 <_dtoa_r+0x24e>
 8009200:	636f4361 	.word	0x636f4361
 8009204:	3fd287a7 	.word	0x3fd287a7
 8009208:	8b60c8b3 	.word	0x8b60c8b3
 800920c:	3fc68a28 	.word	0x3fc68a28
 8009210:	509f79fb 	.word	0x509f79fb
 8009214:	3fd34413 	.word	0x3fd34413
 8009218:	7ff00000 	.word	0x7ff00000
 800921c:	0800b139 	.word	0x0800b139
 8009220:	3ff80000 	.word	0x3ff80000
 8009224:	0800b258 	.word	0x0800b258
 8009228:	0800b230 	.word	0x0800b230
 800922c:	0800b1b9 	.word	0x0800b1b9
 8009230:	07f1      	lsls	r1, r6, #31
 8009232:	d508      	bpl.n	8009246 <_dtoa_r+0x34e>
 8009234:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800923c:	f7f7 f9e4 	bl	8000608 <__aeabi_dmul>
 8009240:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009244:	3501      	adds	r5, #1
 8009246:	1076      	asrs	r6, r6, #1
 8009248:	3708      	adds	r7, #8
 800924a:	2e00      	cmp	r6, #0
 800924c:	d1f0      	bne.n	8009230 <_dtoa_r+0x338>
 800924e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009252:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009256:	f7f7 fb01 	bl	800085c <__aeabi_ddiv>
 800925a:	e9cd 0100 	strd	r0, r1, [sp]
 800925e:	e01a      	b.n	8009296 <_dtoa_r+0x39e>
 8009260:	2502      	movs	r5, #2
 8009262:	e7a3      	b.n	80091ac <_dtoa_r+0x2b4>
 8009264:	f000 80a0 	beq.w	80093a8 <_dtoa_r+0x4b0>
 8009268:	f1ca 0600 	rsb	r6, sl, #0
 800926c:	4b9f      	ldr	r3, [pc, #636]	; (80094ec <_dtoa_r+0x5f4>)
 800926e:	4fa0      	ldr	r7, [pc, #640]	; (80094f0 <_dtoa_r+0x5f8>)
 8009270:	f006 020f 	and.w	r2, r6, #15
 8009274:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009280:	f7f7 f9c2 	bl	8000608 <__aeabi_dmul>
 8009284:	e9cd 0100 	strd	r0, r1, [sp]
 8009288:	1136      	asrs	r6, r6, #4
 800928a:	2300      	movs	r3, #0
 800928c:	2502      	movs	r5, #2
 800928e:	2e00      	cmp	r6, #0
 8009290:	d17f      	bne.n	8009392 <_dtoa_r+0x49a>
 8009292:	2b00      	cmp	r3, #0
 8009294:	d1e1      	bne.n	800925a <_dtoa_r+0x362>
 8009296:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009298:	2b00      	cmp	r3, #0
 800929a:	f000 8087 	beq.w	80093ac <_dtoa_r+0x4b4>
 800929e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80092a2:	2200      	movs	r2, #0
 80092a4:	4b93      	ldr	r3, [pc, #588]	; (80094f4 <_dtoa_r+0x5fc>)
 80092a6:	4630      	mov	r0, r6
 80092a8:	4639      	mov	r1, r7
 80092aa:	f7f7 fc1f 	bl	8000aec <__aeabi_dcmplt>
 80092ae:	2800      	cmp	r0, #0
 80092b0:	d07c      	beq.n	80093ac <_dtoa_r+0x4b4>
 80092b2:	f1b9 0f00 	cmp.w	r9, #0
 80092b6:	d079      	beq.n	80093ac <_dtoa_r+0x4b4>
 80092b8:	9b02      	ldr	r3, [sp, #8]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	dd35      	ble.n	800932a <_dtoa_r+0x432>
 80092be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80092c2:	9308      	str	r3, [sp, #32]
 80092c4:	4639      	mov	r1, r7
 80092c6:	2200      	movs	r2, #0
 80092c8:	4b8b      	ldr	r3, [pc, #556]	; (80094f8 <_dtoa_r+0x600>)
 80092ca:	4630      	mov	r0, r6
 80092cc:	f7f7 f99c 	bl	8000608 <__aeabi_dmul>
 80092d0:	e9cd 0100 	strd	r0, r1, [sp]
 80092d4:	9f02      	ldr	r7, [sp, #8]
 80092d6:	3501      	adds	r5, #1
 80092d8:	4628      	mov	r0, r5
 80092da:	f7f7 f92b 	bl	8000534 <__aeabi_i2d>
 80092de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092e2:	f7f7 f991 	bl	8000608 <__aeabi_dmul>
 80092e6:	2200      	movs	r2, #0
 80092e8:	4b84      	ldr	r3, [pc, #528]	; (80094fc <_dtoa_r+0x604>)
 80092ea:	f7f6 ffd7 	bl	800029c <__adddf3>
 80092ee:	4605      	mov	r5, r0
 80092f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80092f4:	2f00      	cmp	r7, #0
 80092f6:	d15d      	bne.n	80093b4 <_dtoa_r+0x4bc>
 80092f8:	2200      	movs	r2, #0
 80092fa:	4b81      	ldr	r3, [pc, #516]	; (8009500 <_dtoa_r+0x608>)
 80092fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009300:	f7f6 ffca 	bl	8000298 <__aeabi_dsub>
 8009304:	462a      	mov	r2, r5
 8009306:	4633      	mov	r3, r6
 8009308:	e9cd 0100 	strd	r0, r1, [sp]
 800930c:	f7f7 fc0c 	bl	8000b28 <__aeabi_dcmpgt>
 8009310:	2800      	cmp	r0, #0
 8009312:	f040 8288 	bne.w	8009826 <_dtoa_r+0x92e>
 8009316:	462a      	mov	r2, r5
 8009318:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800931c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009320:	f7f7 fbe4 	bl	8000aec <__aeabi_dcmplt>
 8009324:	2800      	cmp	r0, #0
 8009326:	f040 827c 	bne.w	8009822 <_dtoa_r+0x92a>
 800932a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800932e:	e9cd 2300 	strd	r2, r3, [sp]
 8009332:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009334:	2b00      	cmp	r3, #0
 8009336:	f2c0 8150 	blt.w	80095da <_dtoa_r+0x6e2>
 800933a:	f1ba 0f0e 	cmp.w	sl, #14
 800933e:	f300 814c 	bgt.w	80095da <_dtoa_r+0x6e2>
 8009342:	4b6a      	ldr	r3, [pc, #424]	; (80094ec <_dtoa_r+0x5f4>)
 8009344:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009348:	ed93 7b00 	vldr	d7, [r3]
 800934c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800934e:	2b00      	cmp	r3, #0
 8009350:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009354:	f280 80d8 	bge.w	8009508 <_dtoa_r+0x610>
 8009358:	f1b9 0f00 	cmp.w	r9, #0
 800935c:	f300 80d4 	bgt.w	8009508 <_dtoa_r+0x610>
 8009360:	f040 825e 	bne.w	8009820 <_dtoa_r+0x928>
 8009364:	2200      	movs	r2, #0
 8009366:	4b66      	ldr	r3, [pc, #408]	; (8009500 <_dtoa_r+0x608>)
 8009368:	ec51 0b17 	vmov	r0, r1, d7
 800936c:	f7f7 f94c 	bl	8000608 <__aeabi_dmul>
 8009370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009374:	f7f7 fbce 	bl	8000b14 <__aeabi_dcmpge>
 8009378:	464f      	mov	r7, r9
 800937a:	464e      	mov	r6, r9
 800937c:	2800      	cmp	r0, #0
 800937e:	f040 8234 	bne.w	80097ea <_dtoa_r+0x8f2>
 8009382:	2331      	movs	r3, #49	; 0x31
 8009384:	f10b 0501 	add.w	r5, fp, #1
 8009388:	f88b 3000 	strb.w	r3, [fp]
 800938c:	f10a 0a01 	add.w	sl, sl, #1
 8009390:	e22f      	b.n	80097f2 <_dtoa_r+0x8fa>
 8009392:	07f2      	lsls	r2, r6, #31
 8009394:	d505      	bpl.n	80093a2 <_dtoa_r+0x4aa>
 8009396:	e9d7 2300 	ldrd	r2, r3, [r7]
 800939a:	f7f7 f935 	bl	8000608 <__aeabi_dmul>
 800939e:	3501      	adds	r5, #1
 80093a0:	2301      	movs	r3, #1
 80093a2:	1076      	asrs	r6, r6, #1
 80093a4:	3708      	adds	r7, #8
 80093a6:	e772      	b.n	800928e <_dtoa_r+0x396>
 80093a8:	2502      	movs	r5, #2
 80093aa:	e774      	b.n	8009296 <_dtoa_r+0x39e>
 80093ac:	f8cd a020 	str.w	sl, [sp, #32]
 80093b0:	464f      	mov	r7, r9
 80093b2:	e791      	b.n	80092d8 <_dtoa_r+0x3e0>
 80093b4:	4b4d      	ldr	r3, [pc, #308]	; (80094ec <_dtoa_r+0x5f4>)
 80093b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80093ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80093be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d047      	beq.n	8009454 <_dtoa_r+0x55c>
 80093c4:	4602      	mov	r2, r0
 80093c6:	460b      	mov	r3, r1
 80093c8:	2000      	movs	r0, #0
 80093ca:	494e      	ldr	r1, [pc, #312]	; (8009504 <_dtoa_r+0x60c>)
 80093cc:	f7f7 fa46 	bl	800085c <__aeabi_ddiv>
 80093d0:	462a      	mov	r2, r5
 80093d2:	4633      	mov	r3, r6
 80093d4:	f7f6 ff60 	bl	8000298 <__aeabi_dsub>
 80093d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80093dc:	465d      	mov	r5, fp
 80093de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093e2:	f7f7 fbc1 	bl	8000b68 <__aeabi_d2iz>
 80093e6:	4606      	mov	r6, r0
 80093e8:	f7f7 f8a4 	bl	8000534 <__aeabi_i2d>
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093f4:	f7f6 ff50 	bl	8000298 <__aeabi_dsub>
 80093f8:	3630      	adds	r6, #48	; 0x30
 80093fa:	f805 6b01 	strb.w	r6, [r5], #1
 80093fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009402:	e9cd 0100 	strd	r0, r1, [sp]
 8009406:	f7f7 fb71 	bl	8000aec <__aeabi_dcmplt>
 800940a:	2800      	cmp	r0, #0
 800940c:	d163      	bne.n	80094d6 <_dtoa_r+0x5de>
 800940e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009412:	2000      	movs	r0, #0
 8009414:	4937      	ldr	r1, [pc, #220]	; (80094f4 <_dtoa_r+0x5fc>)
 8009416:	f7f6 ff3f 	bl	8000298 <__aeabi_dsub>
 800941a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800941e:	f7f7 fb65 	bl	8000aec <__aeabi_dcmplt>
 8009422:	2800      	cmp	r0, #0
 8009424:	f040 80b7 	bne.w	8009596 <_dtoa_r+0x69e>
 8009428:	eba5 030b 	sub.w	r3, r5, fp
 800942c:	429f      	cmp	r7, r3
 800942e:	f77f af7c 	ble.w	800932a <_dtoa_r+0x432>
 8009432:	2200      	movs	r2, #0
 8009434:	4b30      	ldr	r3, [pc, #192]	; (80094f8 <_dtoa_r+0x600>)
 8009436:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800943a:	f7f7 f8e5 	bl	8000608 <__aeabi_dmul>
 800943e:	2200      	movs	r2, #0
 8009440:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009444:	4b2c      	ldr	r3, [pc, #176]	; (80094f8 <_dtoa_r+0x600>)
 8009446:	e9dd 0100 	ldrd	r0, r1, [sp]
 800944a:	f7f7 f8dd 	bl	8000608 <__aeabi_dmul>
 800944e:	e9cd 0100 	strd	r0, r1, [sp]
 8009452:	e7c4      	b.n	80093de <_dtoa_r+0x4e6>
 8009454:	462a      	mov	r2, r5
 8009456:	4633      	mov	r3, r6
 8009458:	f7f7 f8d6 	bl	8000608 <__aeabi_dmul>
 800945c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009460:	eb0b 0507 	add.w	r5, fp, r7
 8009464:	465e      	mov	r6, fp
 8009466:	e9dd 0100 	ldrd	r0, r1, [sp]
 800946a:	f7f7 fb7d 	bl	8000b68 <__aeabi_d2iz>
 800946e:	4607      	mov	r7, r0
 8009470:	f7f7 f860 	bl	8000534 <__aeabi_i2d>
 8009474:	3730      	adds	r7, #48	; 0x30
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800947e:	f7f6 ff0b 	bl	8000298 <__aeabi_dsub>
 8009482:	f806 7b01 	strb.w	r7, [r6], #1
 8009486:	42ae      	cmp	r6, r5
 8009488:	e9cd 0100 	strd	r0, r1, [sp]
 800948c:	f04f 0200 	mov.w	r2, #0
 8009490:	d126      	bne.n	80094e0 <_dtoa_r+0x5e8>
 8009492:	4b1c      	ldr	r3, [pc, #112]	; (8009504 <_dtoa_r+0x60c>)
 8009494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009498:	f7f6 ff00 	bl	800029c <__adddf3>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094a4:	f7f7 fb40 	bl	8000b28 <__aeabi_dcmpgt>
 80094a8:	2800      	cmp	r0, #0
 80094aa:	d174      	bne.n	8009596 <_dtoa_r+0x69e>
 80094ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80094b0:	2000      	movs	r0, #0
 80094b2:	4914      	ldr	r1, [pc, #80]	; (8009504 <_dtoa_r+0x60c>)
 80094b4:	f7f6 fef0 	bl	8000298 <__aeabi_dsub>
 80094b8:	4602      	mov	r2, r0
 80094ba:	460b      	mov	r3, r1
 80094bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094c0:	f7f7 fb14 	bl	8000aec <__aeabi_dcmplt>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	f43f af30 	beq.w	800932a <_dtoa_r+0x432>
 80094ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80094ce:	2b30      	cmp	r3, #48	; 0x30
 80094d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80094d4:	d002      	beq.n	80094dc <_dtoa_r+0x5e4>
 80094d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80094da:	e04a      	b.n	8009572 <_dtoa_r+0x67a>
 80094dc:	4615      	mov	r5, r2
 80094de:	e7f4      	b.n	80094ca <_dtoa_r+0x5d2>
 80094e0:	4b05      	ldr	r3, [pc, #20]	; (80094f8 <_dtoa_r+0x600>)
 80094e2:	f7f7 f891 	bl	8000608 <__aeabi_dmul>
 80094e6:	e9cd 0100 	strd	r0, r1, [sp]
 80094ea:	e7bc      	b.n	8009466 <_dtoa_r+0x56e>
 80094ec:	0800b258 	.word	0x0800b258
 80094f0:	0800b230 	.word	0x0800b230
 80094f4:	3ff00000 	.word	0x3ff00000
 80094f8:	40240000 	.word	0x40240000
 80094fc:	401c0000 	.word	0x401c0000
 8009500:	40140000 	.word	0x40140000
 8009504:	3fe00000 	.word	0x3fe00000
 8009508:	e9dd 6700 	ldrd	r6, r7, [sp]
 800950c:	465d      	mov	r5, fp
 800950e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009512:	4630      	mov	r0, r6
 8009514:	4639      	mov	r1, r7
 8009516:	f7f7 f9a1 	bl	800085c <__aeabi_ddiv>
 800951a:	f7f7 fb25 	bl	8000b68 <__aeabi_d2iz>
 800951e:	4680      	mov	r8, r0
 8009520:	f7f7 f808 	bl	8000534 <__aeabi_i2d>
 8009524:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009528:	f7f7 f86e 	bl	8000608 <__aeabi_dmul>
 800952c:	4602      	mov	r2, r0
 800952e:	460b      	mov	r3, r1
 8009530:	4630      	mov	r0, r6
 8009532:	4639      	mov	r1, r7
 8009534:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009538:	f7f6 feae 	bl	8000298 <__aeabi_dsub>
 800953c:	f805 6b01 	strb.w	r6, [r5], #1
 8009540:	eba5 060b 	sub.w	r6, r5, fp
 8009544:	45b1      	cmp	r9, r6
 8009546:	4602      	mov	r2, r0
 8009548:	460b      	mov	r3, r1
 800954a:	d139      	bne.n	80095c0 <_dtoa_r+0x6c8>
 800954c:	f7f6 fea6 	bl	800029c <__adddf3>
 8009550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009554:	4606      	mov	r6, r0
 8009556:	460f      	mov	r7, r1
 8009558:	f7f7 fae6 	bl	8000b28 <__aeabi_dcmpgt>
 800955c:	b9c8      	cbnz	r0, 8009592 <_dtoa_r+0x69a>
 800955e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009562:	4630      	mov	r0, r6
 8009564:	4639      	mov	r1, r7
 8009566:	f7f7 fab7 	bl	8000ad8 <__aeabi_dcmpeq>
 800956a:	b110      	cbz	r0, 8009572 <_dtoa_r+0x67a>
 800956c:	f018 0f01 	tst.w	r8, #1
 8009570:	d10f      	bne.n	8009592 <_dtoa_r+0x69a>
 8009572:	9904      	ldr	r1, [sp, #16]
 8009574:	4620      	mov	r0, r4
 8009576:	f000 fe06 	bl	800a186 <_Bfree>
 800957a:	2300      	movs	r3, #0
 800957c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800957e:	702b      	strb	r3, [r5, #0]
 8009580:	f10a 0301 	add.w	r3, sl, #1
 8009584:	6013      	str	r3, [r2, #0]
 8009586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 8241 	beq.w	8009a10 <_dtoa_r+0xb18>
 800958e:	601d      	str	r5, [r3, #0]
 8009590:	e23e      	b.n	8009a10 <_dtoa_r+0xb18>
 8009592:	f8cd a020 	str.w	sl, [sp, #32]
 8009596:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800959a:	2a39      	cmp	r2, #57	; 0x39
 800959c:	f105 33ff 	add.w	r3, r5, #4294967295
 80095a0:	d108      	bne.n	80095b4 <_dtoa_r+0x6bc>
 80095a2:	459b      	cmp	fp, r3
 80095a4:	d10a      	bne.n	80095bc <_dtoa_r+0x6c4>
 80095a6:	9b08      	ldr	r3, [sp, #32]
 80095a8:	3301      	adds	r3, #1
 80095aa:	9308      	str	r3, [sp, #32]
 80095ac:	2330      	movs	r3, #48	; 0x30
 80095ae:	f88b 3000 	strb.w	r3, [fp]
 80095b2:	465b      	mov	r3, fp
 80095b4:	781a      	ldrb	r2, [r3, #0]
 80095b6:	3201      	adds	r2, #1
 80095b8:	701a      	strb	r2, [r3, #0]
 80095ba:	e78c      	b.n	80094d6 <_dtoa_r+0x5de>
 80095bc:	461d      	mov	r5, r3
 80095be:	e7ea      	b.n	8009596 <_dtoa_r+0x69e>
 80095c0:	2200      	movs	r2, #0
 80095c2:	4b9b      	ldr	r3, [pc, #620]	; (8009830 <_dtoa_r+0x938>)
 80095c4:	f7f7 f820 	bl	8000608 <__aeabi_dmul>
 80095c8:	2200      	movs	r2, #0
 80095ca:	2300      	movs	r3, #0
 80095cc:	4606      	mov	r6, r0
 80095ce:	460f      	mov	r7, r1
 80095d0:	f7f7 fa82 	bl	8000ad8 <__aeabi_dcmpeq>
 80095d4:	2800      	cmp	r0, #0
 80095d6:	d09a      	beq.n	800950e <_dtoa_r+0x616>
 80095d8:	e7cb      	b.n	8009572 <_dtoa_r+0x67a>
 80095da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095dc:	2a00      	cmp	r2, #0
 80095de:	f000 808b 	beq.w	80096f8 <_dtoa_r+0x800>
 80095e2:	9a06      	ldr	r2, [sp, #24]
 80095e4:	2a01      	cmp	r2, #1
 80095e6:	dc6e      	bgt.n	80096c6 <_dtoa_r+0x7ce>
 80095e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80095ea:	2a00      	cmp	r2, #0
 80095ec:	d067      	beq.n	80096be <_dtoa_r+0x7c6>
 80095ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80095f2:	9f07      	ldr	r7, [sp, #28]
 80095f4:	9d05      	ldr	r5, [sp, #20]
 80095f6:	9a05      	ldr	r2, [sp, #20]
 80095f8:	2101      	movs	r1, #1
 80095fa:	441a      	add	r2, r3
 80095fc:	4620      	mov	r0, r4
 80095fe:	9205      	str	r2, [sp, #20]
 8009600:	4498      	add	r8, r3
 8009602:	f000 fe9e 	bl	800a342 <__i2b>
 8009606:	4606      	mov	r6, r0
 8009608:	2d00      	cmp	r5, #0
 800960a:	dd0c      	ble.n	8009626 <_dtoa_r+0x72e>
 800960c:	f1b8 0f00 	cmp.w	r8, #0
 8009610:	dd09      	ble.n	8009626 <_dtoa_r+0x72e>
 8009612:	4545      	cmp	r5, r8
 8009614:	9a05      	ldr	r2, [sp, #20]
 8009616:	462b      	mov	r3, r5
 8009618:	bfa8      	it	ge
 800961a:	4643      	movge	r3, r8
 800961c:	1ad2      	subs	r2, r2, r3
 800961e:	9205      	str	r2, [sp, #20]
 8009620:	1aed      	subs	r5, r5, r3
 8009622:	eba8 0803 	sub.w	r8, r8, r3
 8009626:	9b07      	ldr	r3, [sp, #28]
 8009628:	b1eb      	cbz	r3, 8009666 <_dtoa_r+0x76e>
 800962a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800962c:	2b00      	cmp	r3, #0
 800962e:	d067      	beq.n	8009700 <_dtoa_r+0x808>
 8009630:	b18f      	cbz	r7, 8009656 <_dtoa_r+0x75e>
 8009632:	4631      	mov	r1, r6
 8009634:	463a      	mov	r2, r7
 8009636:	4620      	mov	r0, r4
 8009638:	f000 ff22 	bl	800a480 <__pow5mult>
 800963c:	9a04      	ldr	r2, [sp, #16]
 800963e:	4601      	mov	r1, r0
 8009640:	4606      	mov	r6, r0
 8009642:	4620      	mov	r0, r4
 8009644:	f000 fe86 	bl	800a354 <__multiply>
 8009648:	9904      	ldr	r1, [sp, #16]
 800964a:	9008      	str	r0, [sp, #32]
 800964c:	4620      	mov	r0, r4
 800964e:	f000 fd9a 	bl	800a186 <_Bfree>
 8009652:	9b08      	ldr	r3, [sp, #32]
 8009654:	9304      	str	r3, [sp, #16]
 8009656:	9b07      	ldr	r3, [sp, #28]
 8009658:	1bda      	subs	r2, r3, r7
 800965a:	d004      	beq.n	8009666 <_dtoa_r+0x76e>
 800965c:	9904      	ldr	r1, [sp, #16]
 800965e:	4620      	mov	r0, r4
 8009660:	f000 ff0e 	bl	800a480 <__pow5mult>
 8009664:	9004      	str	r0, [sp, #16]
 8009666:	2101      	movs	r1, #1
 8009668:	4620      	mov	r0, r4
 800966a:	f000 fe6a 	bl	800a342 <__i2b>
 800966e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009670:	4607      	mov	r7, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	f000 81d0 	beq.w	8009a18 <_dtoa_r+0xb20>
 8009678:	461a      	mov	r2, r3
 800967a:	4601      	mov	r1, r0
 800967c:	4620      	mov	r0, r4
 800967e:	f000 feff 	bl	800a480 <__pow5mult>
 8009682:	9b06      	ldr	r3, [sp, #24]
 8009684:	2b01      	cmp	r3, #1
 8009686:	4607      	mov	r7, r0
 8009688:	dc40      	bgt.n	800970c <_dtoa_r+0x814>
 800968a:	9b00      	ldr	r3, [sp, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d139      	bne.n	8009704 <_dtoa_r+0x80c>
 8009690:	9b01      	ldr	r3, [sp, #4]
 8009692:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009696:	2b00      	cmp	r3, #0
 8009698:	d136      	bne.n	8009708 <_dtoa_r+0x810>
 800969a:	9b01      	ldr	r3, [sp, #4]
 800969c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096a0:	0d1b      	lsrs	r3, r3, #20
 80096a2:	051b      	lsls	r3, r3, #20
 80096a4:	b12b      	cbz	r3, 80096b2 <_dtoa_r+0x7ba>
 80096a6:	9b05      	ldr	r3, [sp, #20]
 80096a8:	3301      	adds	r3, #1
 80096aa:	9305      	str	r3, [sp, #20]
 80096ac:	f108 0801 	add.w	r8, r8, #1
 80096b0:	2301      	movs	r3, #1
 80096b2:	9307      	str	r3, [sp, #28]
 80096b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d12a      	bne.n	8009710 <_dtoa_r+0x818>
 80096ba:	2001      	movs	r0, #1
 80096bc:	e030      	b.n	8009720 <_dtoa_r+0x828>
 80096be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80096c4:	e795      	b.n	80095f2 <_dtoa_r+0x6fa>
 80096c6:	9b07      	ldr	r3, [sp, #28]
 80096c8:	f109 37ff 	add.w	r7, r9, #4294967295
 80096cc:	42bb      	cmp	r3, r7
 80096ce:	bfbf      	itttt	lt
 80096d0:	9b07      	ldrlt	r3, [sp, #28]
 80096d2:	9707      	strlt	r7, [sp, #28]
 80096d4:	1afa      	sublt	r2, r7, r3
 80096d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80096d8:	bfbb      	ittet	lt
 80096da:	189b      	addlt	r3, r3, r2
 80096dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80096de:	1bdf      	subge	r7, r3, r7
 80096e0:	2700      	movlt	r7, #0
 80096e2:	f1b9 0f00 	cmp.w	r9, #0
 80096e6:	bfb5      	itete	lt
 80096e8:	9b05      	ldrlt	r3, [sp, #20]
 80096ea:	9d05      	ldrge	r5, [sp, #20]
 80096ec:	eba3 0509 	sublt.w	r5, r3, r9
 80096f0:	464b      	movge	r3, r9
 80096f2:	bfb8      	it	lt
 80096f4:	2300      	movlt	r3, #0
 80096f6:	e77e      	b.n	80095f6 <_dtoa_r+0x6fe>
 80096f8:	9f07      	ldr	r7, [sp, #28]
 80096fa:	9d05      	ldr	r5, [sp, #20]
 80096fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80096fe:	e783      	b.n	8009608 <_dtoa_r+0x710>
 8009700:	9a07      	ldr	r2, [sp, #28]
 8009702:	e7ab      	b.n	800965c <_dtoa_r+0x764>
 8009704:	2300      	movs	r3, #0
 8009706:	e7d4      	b.n	80096b2 <_dtoa_r+0x7ba>
 8009708:	9b00      	ldr	r3, [sp, #0]
 800970a:	e7d2      	b.n	80096b2 <_dtoa_r+0x7ba>
 800970c:	2300      	movs	r3, #0
 800970e:	9307      	str	r3, [sp, #28]
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009716:	6918      	ldr	r0, [r3, #16]
 8009718:	f000 fdc5 	bl	800a2a6 <__hi0bits>
 800971c:	f1c0 0020 	rsb	r0, r0, #32
 8009720:	4440      	add	r0, r8
 8009722:	f010 001f 	ands.w	r0, r0, #31
 8009726:	d047      	beq.n	80097b8 <_dtoa_r+0x8c0>
 8009728:	f1c0 0320 	rsb	r3, r0, #32
 800972c:	2b04      	cmp	r3, #4
 800972e:	dd3b      	ble.n	80097a8 <_dtoa_r+0x8b0>
 8009730:	9b05      	ldr	r3, [sp, #20]
 8009732:	f1c0 001c 	rsb	r0, r0, #28
 8009736:	4403      	add	r3, r0
 8009738:	9305      	str	r3, [sp, #20]
 800973a:	4405      	add	r5, r0
 800973c:	4480      	add	r8, r0
 800973e:	9b05      	ldr	r3, [sp, #20]
 8009740:	2b00      	cmp	r3, #0
 8009742:	dd05      	ble.n	8009750 <_dtoa_r+0x858>
 8009744:	461a      	mov	r2, r3
 8009746:	9904      	ldr	r1, [sp, #16]
 8009748:	4620      	mov	r0, r4
 800974a:	f000 fee7 	bl	800a51c <__lshift>
 800974e:	9004      	str	r0, [sp, #16]
 8009750:	f1b8 0f00 	cmp.w	r8, #0
 8009754:	dd05      	ble.n	8009762 <_dtoa_r+0x86a>
 8009756:	4639      	mov	r1, r7
 8009758:	4642      	mov	r2, r8
 800975a:	4620      	mov	r0, r4
 800975c:	f000 fede 	bl	800a51c <__lshift>
 8009760:	4607      	mov	r7, r0
 8009762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009764:	b353      	cbz	r3, 80097bc <_dtoa_r+0x8c4>
 8009766:	4639      	mov	r1, r7
 8009768:	9804      	ldr	r0, [sp, #16]
 800976a:	f000 ff2b 	bl	800a5c4 <__mcmp>
 800976e:	2800      	cmp	r0, #0
 8009770:	da24      	bge.n	80097bc <_dtoa_r+0x8c4>
 8009772:	2300      	movs	r3, #0
 8009774:	220a      	movs	r2, #10
 8009776:	9904      	ldr	r1, [sp, #16]
 8009778:	4620      	mov	r0, r4
 800977a:	f000 fd1b 	bl	800a1b4 <__multadd>
 800977e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009780:	9004      	str	r0, [sp, #16]
 8009782:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 814d 	beq.w	8009a26 <_dtoa_r+0xb2e>
 800978c:	2300      	movs	r3, #0
 800978e:	4631      	mov	r1, r6
 8009790:	220a      	movs	r2, #10
 8009792:	4620      	mov	r0, r4
 8009794:	f000 fd0e 	bl	800a1b4 <__multadd>
 8009798:	9b02      	ldr	r3, [sp, #8]
 800979a:	2b00      	cmp	r3, #0
 800979c:	4606      	mov	r6, r0
 800979e:	dc4f      	bgt.n	8009840 <_dtoa_r+0x948>
 80097a0:	9b06      	ldr	r3, [sp, #24]
 80097a2:	2b02      	cmp	r3, #2
 80097a4:	dd4c      	ble.n	8009840 <_dtoa_r+0x948>
 80097a6:	e011      	b.n	80097cc <_dtoa_r+0x8d4>
 80097a8:	d0c9      	beq.n	800973e <_dtoa_r+0x846>
 80097aa:	9a05      	ldr	r2, [sp, #20]
 80097ac:	331c      	adds	r3, #28
 80097ae:	441a      	add	r2, r3
 80097b0:	9205      	str	r2, [sp, #20]
 80097b2:	441d      	add	r5, r3
 80097b4:	4498      	add	r8, r3
 80097b6:	e7c2      	b.n	800973e <_dtoa_r+0x846>
 80097b8:	4603      	mov	r3, r0
 80097ba:	e7f6      	b.n	80097aa <_dtoa_r+0x8b2>
 80097bc:	f1b9 0f00 	cmp.w	r9, #0
 80097c0:	dc38      	bgt.n	8009834 <_dtoa_r+0x93c>
 80097c2:	9b06      	ldr	r3, [sp, #24]
 80097c4:	2b02      	cmp	r3, #2
 80097c6:	dd35      	ble.n	8009834 <_dtoa_r+0x93c>
 80097c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80097cc:	9b02      	ldr	r3, [sp, #8]
 80097ce:	b963      	cbnz	r3, 80097ea <_dtoa_r+0x8f2>
 80097d0:	4639      	mov	r1, r7
 80097d2:	2205      	movs	r2, #5
 80097d4:	4620      	mov	r0, r4
 80097d6:	f000 fced 	bl	800a1b4 <__multadd>
 80097da:	4601      	mov	r1, r0
 80097dc:	4607      	mov	r7, r0
 80097de:	9804      	ldr	r0, [sp, #16]
 80097e0:	f000 fef0 	bl	800a5c4 <__mcmp>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	f73f adcc 	bgt.w	8009382 <_dtoa_r+0x48a>
 80097ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097ec:	465d      	mov	r5, fp
 80097ee:	ea6f 0a03 	mvn.w	sl, r3
 80097f2:	f04f 0900 	mov.w	r9, #0
 80097f6:	4639      	mov	r1, r7
 80097f8:	4620      	mov	r0, r4
 80097fa:	f000 fcc4 	bl	800a186 <_Bfree>
 80097fe:	2e00      	cmp	r6, #0
 8009800:	f43f aeb7 	beq.w	8009572 <_dtoa_r+0x67a>
 8009804:	f1b9 0f00 	cmp.w	r9, #0
 8009808:	d005      	beq.n	8009816 <_dtoa_r+0x91e>
 800980a:	45b1      	cmp	r9, r6
 800980c:	d003      	beq.n	8009816 <_dtoa_r+0x91e>
 800980e:	4649      	mov	r1, r9
 8009810:	4620      	mov	r0, r4
 8009812:	f000 fcb8 	bl	800a186 <_Bfree>
 8009816:	4631      	mov	r1, r6
 8009818:	4620      	mov	r0, r4
 800981a:	f000 fcb4 	bl	800a186 <_Bfree>
 800981e:	e6a8      	b.n	8009572 <_dtoa_r+0x67a>
 8009820:	2700      	movs	r7, #0
 8009822:	463e      	mov	r6, r7
 8009824:	e7e1      	b.n	80097ea <_dtoa_r+0x8f2>
 8009826:	f8dd a020 	ldr.w	sl, [sp, #32]
 800982a:	463e      	mov	r6, r7
 800982c:	e5a9      	b.n	8009382 <_dtoa_r+0x48a>
 800982e:	bf00      	nop
 8009830:	40240000 	.word	0x40240000
 8009834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009836:	f8cd 9008 	str.w	r9, [sp, #8]
 800983a:	2b00      	cmp	r3, #0
 800983c:	f000 80fa 	beq.w	8009a34 <_dtoa_r+0xb3c>
 8009840:	2d00      	cmp	r5, #0
 8009842:	dd05      	ble.n	8009850 <_dtoa_r+0x958>
 8009844:	4631      	mov	r1, r6
 8009846:	462a      	mov	r2, r5
 8009848:	4620      	mov	r0, r4
 800984a:	f000 fe67 	bl	800a51c <__lshift>
 800984e:	4606      	mov	r6, r0
 8009850:	9b07      	ldr	r3, [sp, #28]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d04c      	beq.n	80098f0 <_dtoa_r+0x9f8>
 8009856:	6871      	ldr	r1, [r6, #4]
 8009858:	4620      	mov	r0, r4
 800985a:	f000 fc60 	bl	800a11e <_Balloc>
 800985e:	6932      	ldr	r2, [r6, #16]
 8009860:	3202      	adds	r2, #2
 8009862:	4605      	mov	r5, r0
 8009864:	0092      	lsls	r2, r2, #2
 8009866:	f106 010c 	add.w	r1, r6, #12
 800986a:	300c      	adds	r0, #12
 800986c:	f000 fc4c 	bl	800a108 <memcpy>
 8009870:	2201      	movs	r2, #1
 8009872:	4629      	mov	r1, r5
 8009874:	4620      	mov	r0, r4
 8009876:	f000 fe51 	bl	800a51c <__lshift>
 800987a:	9b00      	ldr	r3, [sp, #0]
 800987c:	f8cd b014 	str.w	fp, [sp, #20]
 8009880:	f003 0301 	and.w	r3, r3, #1
 8009884:	46b1      	mov	r9, r6
 8009886:	9307      	str	r3, [sp, #28]
 8009888:	4606      	mov	r6, r0
 800988a:	4639      	mov	r1, r7
 800988c:	9804      	ldr	r0, [sp, #16]
 800988e:	f7ff faa7 	bl	8008de0 <quorem>
 8009892:	4649      	mov	r1, r9
 8009894:	4605      	mov	r5, r0
 8009896:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800989a:	9804      	ldr	r0, [sp, #16]
 800989c:	f000 fe92 	bl	800a5c4 <__mcmp>
 80098a0:	4632      	mov	r2, r6
 80098a2:	9000      	str	r0, [sp, #0]
 80098a4:	4639      	mov	r1, r7
 80098a6:	4620      	mov	r0, r4
 80098a8:	f000 fea6 	bl	800a5f8 <__mdiff>
 80098ac:	68c3      	ldr	r3, [r0, #12]
 80098ae:	4602      	mov	r2, r0
 80098b0:	bb03      	cbnz	r3, 80098f4 <_dtoa_r+0x9fc>
 80098b2:	4601      	mov	r1, r0
 80098b4:	9008      	str	r0, [sp, #32]
 80098b6:	9804      	ldr	r0, [sp, #16]
 80098b8:	f000 fe84 	bl	800a5c4 <__mcmp>
 80098bc:	9a08      	ldr	r2, [sp, #32]
 80098be:	4603      	mov	r3, r0
 80098c0:	4611      	mov	r1, r2
 80098c2:	4620      	mov	r0, r4
 80098c4:	9308      	str	r3, [sp, #32]
 80098c6:	f000 fc5e 	bl	800a186 <_Bfree>
 80098ca:	9b08      	ldr	r3, [sp, #32]
 80098cc:	b9a3      	cbnz	r3, 80098f8 <_dtoa_r+0xa00>
 80098ce:	9a06      	ldr	r2, [sp, #24]
 80098d0:	b992      	cbnz	r2, 80098f8 <_dtoa_r+0xa00>
 80098d2:	9a07      	ldr	r2, [sp, #28]
 80098d4:	b982      	cbnz	r2, 80098f8 <_dtoa_r+0xa00>
 80098d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80098da:	d029      	beq.n	8009930 <_dtoa_r+0xa38>
 80098dc:	9b00      	ldr	r3, [sp, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	dd01      	ble.n	80098e6 <_dtoa_r+0x9ee>
 80098e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80098e6:	9b05      	ldr	r3, [sp, #20]
 80098e8:	1c5d      	adds	r5, r3, #1
 80098ea:	f883 8000 	strb.w	r8, [r3]
 80098ee:	e782      	b.n	80097f6 <_dtoa_r+0x8fe>
 80098f0:	4630      	mov	r0, r6
 80098f2:	e7c2      	b.n	800987a <_dtoa_r+0x982>
 80098f4:	2301      	movs	r3, #1
 80098f6:	e7e3      	b.n	80098c0 <_dtoa_r+0x9c8>
 80098f8:	9a00      	ldr	r2, [sp, #0]
 80098fa:	2a00      	cmp	r2, #0
 80098fc:	db04      	blt.n	8009908 <_dtoa_r+0xa10>
 80098fe:	d125      	bne.n	800994c <_dtoa_r+0xa54>
 8009900:	9a06      	ldr	r2, [sp, #24]
 8009902:	bb1a      	cbnz	r2, 800994c <_dtoa_r+0xa54>
 8009904:	9a07      	ldr	r2, [sp, #28]
 8009906:	bb0a      	cbnz	r2, 800994c <_dtoa_r+0xa54>
 8009908:	2b00      	cmp	r3, #0
 800990a:	ddec      	ble.n	80098e6 <_dtoa_r+0x9ee>
 800990c:	2201      	movs	r2, #1
 800990e:	9904      	ldr	r1, [sp, #16]
 8009910:	4620      	mov	r0, r4
 8009912:	f000 fe03 	bl	800a51c <__lshift>
 8009916:	4639      	mov	r1, r7
 8009918:	9004      	str	r0, [sp, #16]
 800991a:	f000 fe53 	bl	800a5c4 <__mcmp>
 800991e:	2800      	cmp	r0, #0
 8009920:	dc03      	bgt.n	800992a <_dtoa_r+0xa32>
 8009922:	d1e0      	bne.n	80098e6 <_dtoa_r+0x9ee>
 8009924:	f018 0f01 	tst.w	r8, #1
 8009928:	d0dd      	beq.n	80098e6 <_dtoa_r+0x9ee>
 800992a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800992e:	d1d8      	bne.n	80098e2 <_dtoa_r+0x9ea>
 8009930:	9b05      	ldr	r3, [sp, #20]
 8009932:	9a05      	ldr	r2, [sp, #20]
 8009934:	1c5d      	adds	r5, r3, #1
 8009936:	2339      	movs	r3, #57	; 0x39
 8009938:	7013      	strb	r3, [r2, #0]
 800993a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800993e:	2b39      	cmp	r3, #57	; 0x39
 8009940:	f105 32ff 	add.w	r2, r5, #4294967295
 8009944:	d04f      	beq.n	80099e6 <_dtoa_r+0xaee>
 8009946:	3301      	adds	r3, #1
 8009948:	7013      	strb	r3, [r2, #0]
 800994a:	e754      	b.n	80097f6 <_dtoa_r+0x8fe>
 800994c:	9a05      	ldr	r2, [sp, #20]
 800994e:	2b00      	cmp	r3, #0
 8009950:	f102 0501 	add.w	r5, r2, #1
 8009954:	dd06      	ble.n	8009964 <_dtoa_r+0xa6c>
 8009956:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800995a:	d0e9      	beq.n	8009930 <_dtoa_r+0xa38>
 800995c:	f108 0801 	add.w	r8, r8, #1
 8009960:	9b05      	ldr	r3, [sp, #20]
 8009962:	e7c2      	b.n	80098ea <_dtoa_r+0x9f2>
 8009964:	9a02      	ldr	r2, [sp, #8]
 8009966:	f805 8c01 	strb.w	r8, [r5, #-1]
 800996a:	eba5 030b 	sub.w	r3, r5, fp
 800996e:	4293      	cmp	r3, r2
 8009970:	d021      	beq.n	80099b6 <_dtoa_r+0xabe>
 8009972:	2300      	movs	r3, #0
 8009974:	220a      	movs	r2, #10
 8009976:	9904      	ldr	r1, [sp, #16]
 8009978:	4620      	mov	r0, r4
 800997a:	f000 fc1b 	bl	800a1b4 <__multadd>
 800997e:	45b1      	cmp	r9, r6
 8009980:	9004      	str	r0, [sp, #16]
 8009982:	f04f 0300 	mov.w	r3, #0
 8009986:	f04f 020a 	mov.w	r2, #10
 800998a:	4649      	mov	r1, r9
 800998c:	4620      	mov	r0, r4
 800998e:	d105      	bne.n	800999c <_dtoa_r+0xaa4>
 8009990:	f000 fc10 	bl	800a1b4 <__multadd>
 8009994:	4681      	mov	r9, r0
 8009996:	4606      	mov	r6, r0
 8009998:	9505      	str	r5, [sp, #20]
 800999a:	e776      	b.n	800988a <_dtoa_r+0x992>
 800999c:	f000 fc0a 	bl	800a1b4 <__multadd>
 80099a0:	4631      	mov	r1, r6
 80099a2:	4681      	mov	r9, r0
 80099a4:	2300      	movs	r3, #0
 80099a6:	220a      	movs	r2, #10
 80099a8:	4620      	mov	r0, r4
 80099aa:	f000 fc03 	bl	800a1b4 <__multadd>
 80099ae:	4606      	mov	r6, r0
 80099b0:	e7f2      	b.n	8009998 <_dtoa_r+0xaa0>
 80099b2:	f04f 0900 	mov.w	r9, #0
 80099b6:	2201      	movs	r2, #1
 80099b8:	9904      	ldr	r1, [sp, #16]
 80099ba:	4620      	mov	r0, r4
 80099bc:	f000 fdae 	bl	800a51c <__lshift>
 80099c0:	4639      	mov	r1, r7
 80099c2:	9004      	str	r0, [sp, #16]
 80099c4:	f000 fdfe 	bl	800a5c4 <__mcmp>
 80099c8:	2800      	cmp	r0, #0
 80099ca:	dcb6      	bgt.n	800993a <_dtoa_r+0xa42>
 80099cc:	d102      	bne.n	80099d4 <_dtoa_r+0xadc>
 80099ce:	f018 0f01 	tst.w	r8, #1
 80099d2:	d1b2      	bne.n	800993a <_dtoa_r+0xa42>
 80099d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80099d8:	2b30      	cmp	r3, #48	; 0x30
 80099da:	f105 32ff 	add.w	r2, r5, #4294967295
 80099de:	f47f af0a 	bne.w	80097f6 <_dtoa_r+0x8fe>
 80099e2:	4615      	mov	r5, r2
 80099e4:	e7f6      	b.n	80099d4 <_dtoa_r+0xadc>
 80099e6:	4593      	cmp	fp, r2
 80099e8:	d105      	bne.n	80099f6 <_dtoa_r+0xafe>
 80099ea:	2331      	movs	r3, #49	; 0x31
 80099ec:	f10a 0a01 	add.w	sl, sl, #1
 80099f0:	f88b 3000 	strb.w	r3, [fp]
 80099f4:	e6ff      	b.n	80097f6 <_dtoa_r+0x8fe>
 80099f6:	4615      	mov	r5, r2
 80099f8:	e79f      	b.n	800993a <_dtoa_r+0xa42>
 80099fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009a60 <_dtoa_r+0xb68>
 80099fe:	e007      	b.n	8009a10 <_dtoa_r+0xb18>
 8009a00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009a02:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009a64 <_dtoa_r+0xb6c>
 8009a06:	b11b      	cbz	r3, 8009a10 <_dtoa_r+0xb18>
 8009a08:	f10b 0308 	add.w	r3, fp, #8
 8009a0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009a0e:	6013      	str	r3, [r2, #0]
 8009a10:	4658      	mov	r0, fp
 8009a12:	b017      	add	sp, #92	; 0x5c
 8009a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a18:	9b06      	ldr	r3, [sp, #24]
 8009a1a:	2b01      	cmp	r3, #1
 8009a1c:	f77f ae35 	ble.w	800968a <_dtoa_r+0x792>
 8009a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a22:	9307      	str	r3, [sp, #28]
 8009a24:	e649      	b.n	80096ba <_dtoa_r+0x7c2>
 8009a26:	9b02      	ldr	r3, [sp, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	dc03      	bgt.n	8009a34 <_dtoa_r+0xb3c>
 8009a2c:	9b06      	ldr	r3, [sp, #24]
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	f73f aecc 	bgt.w	80097cc <_dtoa_r+0x8d4>
 8009a34:	465d      	mov	r5, fp
 8009a36:	4639      	mov	r1, r7
 8009a38:	9804      	ldr	r0, [sp, #16]
 8009a3a:	f7ff f9d1 	bl	8008de0 <quorem>
 8009a3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009a42:	f805 8b01 	strb.w	r8, [r5], #1
 8009a46:	9a02      	ldr	r2, [sp, #8]
 8009a48:	eba5 030b 	sub.w	r3, r5, fp
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	ddb0      	ble.n	80099b2 <_dtoa_r+0xaba>
 8009a50:	2300      	movs	r3, #0
 8009a52:	220a      	movs	r2, #10
 8009a54:	9904      	ldr	r1, [sp, #16]
 8009a56:	4620      	mov	r0, r4
 8009a58:	f000 fbac 	bl	800a1b4 <__multadd>
 8009a5c:	9004      	str	r0, [sp, #16]
 8009a5e:	e7ea      	b.n	8009a36 <_dtoa_r+0xb3e>
 8009a60:	0800b138 	.word	0x0800b138
 8009a64:	0800b1b0 	.word	0x0800b1b0

08009a68 <rshift>:
 8009a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a6a:	6906      	ldr	r6, [r0, #16]
 8009a6c:	114b      	asrs	r3, r1, #5
 8009a6e:	429e      	cmp	r6, r3
 8009a70:	f100 0414 	add.w	r4, r0, #20
 8009a74:	dd30      	ble.n	8009ad8 <rshift+0x70>
 8009a76:	f011 011f 	ands.w	r1, r1, #31
 8009a7a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009a7e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009a82:	d108      	bne.n	8009a96 <rshift+0x2e>
 8009a84:	4621      	mov	r1, r4
 8009a86:	42b2      	cmp	r2, r6
 8009a88:	460b      	mov	r3, r1
 8009a8a:	d211      	bcs.n	8009ab0 <rshift+0x48>
 8009a8c:	f852 3b04 	ldr.w	r3, [r2], #4
 8009a90:	f841 3b04 	str.w	r3, [r1], #4
 8009a94:	e7f7      	b.n	8009a86 <rshift+0x1e>
 8009a96:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8009a9a:	f1c1 0c20 	rsb	ip, r1, #32
 8009a9e:	40cd      	lsrs	r5, r1
 8009aa0:	3204      	adds	r2, #4
 8009aa2:	4623      	mov	r3, r4
 8009aa4:	42b2      	cmp	r2, r6
 8009aa6:	4617      	mov	r7, r2
 8009aa8:	d30c      	bcc.n	8009ac4 <rshift+0x5c>
 8009aaa:	601d      	str	r5, [r3, #0]
 8009aac:	b105      	cbz	r5, 8009ab0 <rshift+0x48>
 8009aae:	3304      	adds	r3, #4
 8009ab0:	1b1a      	subs	r2, r3, r4
 8009ab2:	42a3      	cmp	r3, r4
 8009ab4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ab8:	bf08      	it	eq
 8009aba:	2300      	moveq	r3, #0
 8009abc:	6102      	str	r2, [r0, #16]
 8009abe:	bf08      	it	eq
 8009ac0:	6143      	streq	r3, [r0, #20]
 8009ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ac4:	683f      	ldr	r7, [r7, #0]
 8009ac6:	fa07 f70c 	lsl.w	r7, r7, ip
 8009aca:	433d      	orrs	r5, r7
 8009acc:	f843 5b04 	str.w	r5, [r3], #4
 8009ad0:	f852 5b04 	ldr.w	r5, [r2], #4
 8009ad4:	40cd      	lsrs	r5, r1
 8009ad6:	e7e5      	b.n	8009aa4 <rshift+0x3c>
 8009ad8:	4623      	mov	r3, r4
 8009ada:	e7e9      	b.n	8009ab0 <rshift+0x48>

08009adc <__hexdig_fun>:
 8009adc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009ae0:	2b09      	cmp	r3, #9
 8009ae2:	d802      	bhi.n	8009aea <__hexdig_fun+0xe>
 8009ae4:	3820      	subs	r0, #32
 8009ae6:	b2c0      	uxtb	r0, r0
 8009ae8:	4770      	bx	lr
 8009aea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009aee:	2b05      	cmp	r3, #5
 8009af0:	d801      	bhi.n	8009af6 <__hexdig_fun+0x1a>
 8009af2:	3847      	subs	r0, #71	; 0x47
 8009af4:	e7f7      	b.n	8009ae6 <__hexdig_fun+0xa>
 8009af6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009afa:	2b05      	cmp	r3, #5
 8009afc:	d801      	bhi.n	8009b02 <__hexdig_fun+0x26>
 8009afe:	3827      	subs	r0, #39	; 0x27
 8009b00:	e7f1      	b.n	8009ae6 <__hexdig_fun+0xa>
 8009b02:	2000      	movs	r0, #0
 8009b04:	4770      	bx	lr

08009b06 <__gethex>:
 8009b06:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0a:	b08b      	sub	sp, #44	; 0x2c
 8009b0c:	468a      	mov	sl, r1
 8009b0e:	9002      	str	r0, [sp, #8]
 8009b10:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009b12:	9306      	str	r3, [sp, #24]
 8009b14:	4690      	mov	r8, r2
 8009b16:	f000 facd 	bl	800a0b4 <__localeconv_l>
 8009b1a:	6803      	ldr	r3, [r0, #0]
 8009b1c:	9303      	str	r3, [sp, #12]
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7f6 fb5e 	bl	80001e0 <strlen>
 8009b24:	9b03      	ldr	r3, [sp, #12]
 8009b26:	9001      	str	r0, [sp, #4]
 8009b28:	4403      	add	r3, r0
 8009b2a:	f04f 0b00 	mov.w	fp, #0
 8009b2e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009b32:	9307      	str	r3, [sp, #28]
 8009b34:	f8da 3000 	ldr.w	r3, [sl]
 8009b38:	3302      	adds	r3, #2
 8009b3a:	461f      	mov	r7, r3
 8009b3c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009b40:	2830      	cmp	r0, #48	; 0x30
 8009b42:	d06c      	beq.n	8009c1e <__gethex+0x118>
 8009b44:	f7ff ffca 	bl	8009adc <__hexdig_fun>
 8009b48:	4604      	mov	r4, r0
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	d16a      	bne.n	8009c24 <__gethex+0x11e>
 8009b4e:	9a01      	ldr	r2, [sp, #4]
 8009b50:	9903      	ldr	r1, [sp, #12]
 8009b52:	4638      	mov	r0, r7
 8009b54:	f001 f8fa 	bl	800ad4c <strncmp>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d166      	bne.n	8009c2a <__gethex+0x124>
 8009b5c:	9b01      	ldr	r3, [sp, #4]
 8009b5e:	5cf8      	ldrb	r0, [r7, r3]
 8009b60:	18fe      	adds	r6, r7, r3
 8009b62:	f7ff ffbb 	bl	8009adc <__hexdig_fun>
 8009b66:	2800      	cmp	r0, #0
 8009b68:	d062      	beq.n	8009c30 <__gethex+0x12a>
 8009b6a:	4633      	mov	r3, r6
 8009b6c:	7818      	ldrb	r0, [r3, #0]
 8009b6e:	2830      	cmp	r0, #48	; 0x30
 8009b70:	461f      	mov	r7, r3
 8009b72:	f103 0301 	add.w	r3, r3, #1
 8009b76:	d0f9      	beq.n	8009b6c <__gethex+0x66>
 8009b78:	f7ff ffb0 	bl	8009adc <__hexdig_fun>
 8009b7c:	fab0 f580 	clz	r5, r0
 8009b80:	096d      	lsrs	r5, r5, #5
 8009b82:	4634      	mov	r4, r6
 8009b84:	f04f 0b01 	mov.w	fp, #1
 8009b88:	463a      	mov	r2, r7
 8009b8a:	4616      	mov	r6, r2
 8009b8c:	3201      	adds	r2, #1
 8009b8e:	7830      	ldrb	r0, [r6, #0]
 8009b90:	f7ff ffa4 	bl	8009adc <__hexdig_fun>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	d1f8      	bne.n	8009b8a <__gethex+0x84>
 8009b98:	9a01      	ldr	r2, [sp, #4]
 8009b9a:	9903      	ldr	r1, [sp, #12]
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f001 f8d5 	bl	800ad4c <strncmp>
 8009ba2:	b950      	cbnz	r0, 8009bba <__gethex+0xb4>
 8009ba4:	b954      	cbnz	r4, 8009bbc <__gethex+0xb6>
 8009ba6:	9b01      	ldr	r3, [sp, #4]
 8009ba8:	18f4      	adds	r4, r6, r3
 8009baa:	4622      	mov	r2, r4
 8009bac:	4616      	mov	r6, r2
 8009bae:	3201      	adds	r2, #1
 8009bb0:	7830      	ldrb	r0, [r6, #0]
 8009bb2:	f7ff ff93 	bl	8009adc <__hexdig_fun>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	d1f8      	bne.n	8009bac <__gethex+0xa6>
 8009bba:	b10c      	cbz	r4, 8009bc0 <__gethex+0xba>
 8009bbc:	1ba4      	subs	r4, r4, r6
 8009bbe:	00a4      	lsls	r4, r4, #2
 8009bc0:	7833      	ldrb	r3, [r6, #0]
 8009bc2:	2b50      	cmp	r3, #80	; 0x50
 8009bc4:	d001      	beq.n	8009bca <__gethex+0xc4>
 8009bc6:	2b70      	cmp	r3, #112	; 0x70
 8009bc8:	d140      	bne.n	8009c4c <__gethex+0x146>
 8009bca:	7873      	ldrb	r3, [r6, #1]
 8009bcc:	2b2b      	cmp	r3, #43	; 0x2b
 8009bce:	d031      	beq.n	8009c34 <__gethex+0x12e>
 8009bd0:	2b2d      	cmp	r3, #45	; 0x2d
 8009bd2:	d033      	beq.n	8009c3c <__gethex+0x136>
 8009bd4:	1c71      	adds	r1, r6, #1
 8009bd6:	f04f 0900 	mov.w	r9, #0
 8009bda:	7808      	ldrb	r0, [r1, #0]
 8009bdc:	f7ff ff7e 	bl	8009adc <__hexdig_fun>
 8009be0:	1e43      	subs	r3, r0, #1
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	2b18      	cmp	r3, #24
 8009be6:	d831      	bhi.n	8009c4c <__gethex+0x146>
 8009be8:	f1a0 0210 	sub.w	r2, r0, #16
 8009bec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009bf0:	f7ff ff74 	bl	8009adc <__hexdig_fun>
 8009bf4:	1e43      	subs	r3, r0, #1
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b18      	cmp	r3, #24
 8009bfa:	d922      	bls.n	8009c42 <__gethex+0x13c>
 8009bfc:	f1b9 0f00 	cmp.w	r9, #0
 8009c00:	d000      	beq.n	8009c04 <__gethex+0xfe>
 8009c02:	4252      	negs	r2, r2
 8009c04:	4414      	add	r4, r2
 8009c06:	f8ca 1000 	str.w	r1, [sl]
 8009c0a:	b30d      	cbz	r5, 8009c50 <__gethex+0x14a>
 8009c0c:	f1bb 0f00 	cmp.w	fp, #0
 8009c10:	bf0c      	ite	eq
 8009c12:	2706      	moveq	r7, #6
 8009c14:	2700      	movne	r7, #0
 8009c16:	4638      	mov	r0, r7
 8009c18:	b00b      	add	sp, #44	; 0x2c
 8009c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1e:	f10b 0b01 	add.w	fp, fp, #1
 8009c22:	e78a      	b.n	8009b3a <__gethex+0x34>
 8009c24:	2500      	movs	r5, #0
 8009c26:	462c      	mov	r4, r5
 8009c28:	e7ae      	b.n	8009b88 <__gethex+0x82>
 8009c2a:	463e      	mov	r6, r7
 8009c2c:	2501      	movs	r5, #1
 8009c2e:	e7c7      	b.n	8009bc0 <__gethex+0xba>
 8009c30:	4604      	mov	r4, r0
 8009c32:	e7fb      	b.n	8009c2c <__gethex+0x126>
 8009c34:	f04f 0900 	mov.w	r9, #0
 8009c38:	1cb1      	adds	r1, r6, #2
 8009c3a:	e7ce      	b.n	8009bda <__gethex+0xd4>
 8009c3c:	f04f 0901 	mov.w	r9, #1
 8009c40:	e7fa      	b.n	8009c38 <__gethex+0x132>
 8009c42:	230a      	movs	r3, #10
 8009c44:	fb03 0202 	mla	r2, r3, r2, r0
 8009c48:	3a10      	subs	r2, #16
 8009c4a:	e7cf      	b.n	8009bec <__gethex+0xe6>
 8009c4c:	4631      	mov	r1, r6
 8009c4e:	e7da      	b.n	8009c06 <__gethex+0x100>
 8009c50:	1bf3      	subs	r3, r6, r7
 8009c52:	3b01      	subs	r3, #1
 8009c54:	4629      	mov	r1, r5
 8009c56:	2b07      	cmp	r3, #7
 8009c58:	dc49      	bgt.n	8009cee <__gethex+0x1e8>
 8009c5a:	9802      	ldr	r0, [sp, #8]
 8009c5c:	f000 fa5f 	bl	800a11e <_Balloc>
 8009c60:	9b01      	ldr	r3, [sp, #4]
 8009c62:	f100 0914 	add.w	r9, r0, #20
 8009c66:	f04f 0b00 	mov.w	fp, #0
 8009c6a:	f1c3 0301 	rsb	r3, r3, #1
 8009c6e:	4605      	mov	r5, r0
 8009c70:	f8cd 9010 	str.w	r9, [sp, #16]
 8009c74:	46da      	mov	sl, fp
 8009c76:	9308      	str	r3, [sp, #32]
 8009c78:	42b7      	cmp	r7, r6
 8009c7a:	d33b      	bcc.n	8009cf4 <__gethex+0x1ee>
 8009c7c:	9804      	ldr	r0, [sp, #16]
 8009c7e:	f840 ab04 	str.w	sl, [r0], #4
 8009c82:	eba0 0009 	sub.w	r0, r0, r9
 8009c86:	1080      	asrs	r0, r0, #2
 8009c88:	6128      	str	r0, [r5, #16]
 8009c8a:	0147      	lsls	r7, r0, #5
 8009c8c:	4650      	mov	r0, sl
 8009c8e:	f000 fb0a 	bl	800a2a6 <__hi0bits>
 8009c92:	f8d8 6000 	ldr.w	r6, [r8]
 8009c96:	1a3f      	subs	r7, r7, r0
 8009c98:	42b7      	cmp	r7, r6
 8009c9a:	dd64      	ble.n	8009d66 <__gethex+0x260>
 8009c9c:	1bbf      	subs	r7, r7, r6
 8009c9e:	4639      	mov	r1, r7
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	f000 fe19 	bl	800a8d8 <__any_on>
 8009ca6:	4682      	mov	sl, r0
 8009ca8:	b178      	cbz	r0, 8009cca <__gethex+0x1c4>
 8009caa:	1e7b      	subs	r3, r7, #1
 8009cac:	1159      	asrs	r1, r3, #5
 8009cae:	f003 021f 	and.w	r2, r3, #31
 8009cb2:	f04f 0a01 	mov.w	sl, #1
 8009cb6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009cba:	fa0a f202 	lsl.w	r2, sl, r2
 8009cbe:	420a      	tst	r2, r1
 8009cc0:	d003      	beq.n	8009cca <__gethex+0x1c4>
 8009cc2:	4553      	cmp	r3, sl
 8009cc4:	dc46      	bgt.n	8009d54 <__gethex+0x24e>
 8009cc6:	f04f 0a02 	mov.w	sl, #2
 8009cca:	4639      	mov	r1, r7
 8009ccc:	4628      	mov	r0, r5
 8009cce:	f7ff fecb 	bl	8009a68 <rshift>
 8009cd2:	443c      	add	r4, r7
 8009cd4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009cd8:	42a3      	cmp	r3, r4
 8009cda:	da52      	bge.n	8009d82 <__gethex+0x27c>
 8009cdc:	4629      	mov	r1, r5
 8009cde:	9802      	ldr	r0, [sp, #8]
 8009ce0:	f000 fa51 	bl	800a186 <_Bfree>
 8009ce4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	6013      	str	r3, [r2, #0]
 8009cea:	27a3      	movs	r7, #163	; 0xa3
 8009cec:	e793      	b.n	8009c16 <__gethex+0x110>
 8009cee:	3101      	adds	r1, #1
 8009cf0:	105b      	asrs	r3, r3, #1
 8009cf2:	e7b0      	b.n	8009c56 <__gethex+0x150>
 8009cf4:	1e73      	subs	r3, r6, #1
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	9a07      	ldr	r2, [sp, #28]
 8009cfa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d018      	beq.n	8009d34 <__gethex+0x22e>
 8009d02:	f1bb 0f20 	cmp.w	fp, #32
 8009d06:	d107      	bne.n	8009d18 <__gethex+0x212>
 8009d08:	9b04      	ldr	r3, [sp, #16]
 8009d0a:	f8c3 a000 	str.w	sl, [r3]
 8009d0e:	3304      	adds	r3, #4
 8009d10:	f04f 0a00 	mov.w	sl, #0
 8009d14:	9304      	str	r3, [sp, #16]
 8009d16:	46d3      	mov	fp, sl
 8009d18:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009d1c:	f7ff fede 	bl	8009adc <__hexdig_fun>
 8009d20:	f000 000f 	and.w	r0, r0, #15
 8009d24:	fa00 f00b 	lsl.w	r0, r0, fp
 8009d28:	ea4a 0a00 	orr.w	sl, sl, r0
 8009d2c:	f10b 0b04 	add.w	fp, fp, #4
 8009d30:	9b05      	ldr	r3, [sp, #20]
 8009d32:	e00d      	b.n	8009d50 <__gethex+0x24a>
 8009d34:	9b05      	ldr	r3, [sp, #20]
 8009d36:	9a08      	ldr	r2, [sp, #32]
 8009d38:	4413      	add	r3, r2
 8009d3a:	42bb      	cmp	r3, r7
 8009d3c:	d3e1      	bcc.n	8009d02 <__gethex+0x1fc>
 8009d3e:	4618      	mov	r0, r3
 8009d40:	9a01      	ldr	r2, [sp, #4]
 8009d42:	9903      	ldr	r1, [sp, #12]
 8009d44:	9309      	str	r3, [sp, #36]	; 0x24
 8009d46:	f001 f801 	bl	800ad4c <strncmp>
 8009d4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d1d8      	bne.n	8009d02 <__gethex+0x1fc>
 8009d50:	461e      	mov	r6, r3
 8009d52:	e791      	b.n	8009c78 <__gethex+0x172>
 8009d54:	1eb9      	subs	r1, r7, #2
 8009d56:	4628      	mov	r0, r5
 8009d58:	f000 fdbe 	bl	800a8d8 <__any_on>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d0b2      	beq.n	8009cc6 <__gethex+0x1c0>
 8009d60:	f04f 0a03 	mov.w	sl, #3
 8009d64:	e7b1      	b.n	8009cca <__gethex+0x1c4>
 8009d66:	da09      	bge.n	8009d7c <__gethex+0x276>
 8009d68:	1bf7      	subs	r7, r6, r7
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	463a      	mov	r2, r7
 8009d6e:	9802      	ldr	r0, [sp, #8]
 8009d70:	f000 fbd4 	bl	800a51c <__lshift>
 8009d74:	1be4      	subs	r4, r4, r7
 8009d76:	4605      	mov	r5, r0
 8009d78:	f100 0914 	add.w	r9, r0, #20
 8009d7c:	f04f 0a00 	mov.w	sl, #0
 8009d80:	e7a8      	b.n	8009cd4 <__gethex+0x1ce>
 8009d82:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009d86:	42a0      	cmp	r0, r4
 8009d88:	dd6a      	ble.n	8009e60 <__gethex+0x35a>
 8009d8a:	1b04      	subs	r4, r0, r4
 8009d8c:	42a6      	cmp	r6, r4
 8009d8e:	dc2e      	bgt.n	8009dee <__gethex+0x2e8>
 8009d90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d94:	2b02      	cmp	r3, #2
 8009d96:	d022      	beq.n	8009dde <__gethex+0x2d8>
 8009d98:	2b03      	cmp	r3, #3
 8009d9a:	d024      	beq.n	8009de6 <__gethex+0x2e0>
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d115      	bne.n	8009dcc <__gethex+0x2c6>
 8009da0:	42a6      	cmp	r6, r4
 8009da2:	d113      	bne.n	8009dcc <__gethex+0x2c6>
 8009da4:	2e01      	cmp	r6, #1
 8009da6:	dc0b      	bgt.n	8009dc0 <__gethex+0x2ba>
 8009da8:	9a06      	ldr	r2, [sp, #24]
 8009daa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009dae:	6013      	str	r3, [r2, #0]
 8009db0:	2301      	movs	r3, #1
 8009db2:	612b      	str	r3, [r5, #16]
 8009db4:	f8c9 3000 	str.w	r3, [r9]
 8009db8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009dba:	2762      	movs	r7, #98	; 0x62
 8009dbc:	601d      	str	r5, [r3, #0]
 8009dbe:	e72a      	b.n	8009c16 <__gethex+0x110>
 8009dc0:	1e71      	subs	r1, r6, #1
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	f000 fd88 	bl	800a8d8 <__any_on>
 8009dc8:	2800      	cmp	r0, #0
 8009dca:	d1ed      	bne.n	8009da8 <__gethex+0x2a2>
 8009dcc:	4629      	mov	r1, r5
 8009dce:	9802      	ldr	r0, [sp, #8]
 8009dd0:	f000 f9d9 	bl	800a186 <_Bfree>
 8009dd4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	6013      	str	r3, [r2, #0]
 8009dda:	2750      	movs	r7, #80	; 0x50
 8009ddc:	e71b      	b.n	8009c16 <__gethex+0x110>
 8009dde:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d0e1      	beq.n	8009da8 <__gethex+0x2a2>
 8009de4:	e7f2      	b.n	8009dcc <__gethex+0x2c6>
 8009de6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1dd      	bne.n	8009da8 <__gethex+0x2a2>
 8009dec:	e7ee      	b.n	8009dcc <__gethex+0x2c6>
 8009dee:	1e67      	subs	r7, r4, #1
 8009df0:	f1ba 0f00 	cmp.w	sl, #0
 8009df4:	d131      	bne.n	8009e5a <__gethex+0x354>
 8009df6:	b127      	cbz	r7, 8009e02 <__gethex+0x2fc>
 8009df8:	4639      	mov	r1, r7
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	f000 fd6c 	bl	800a8d8 <__any_on>
 8009e00:	4682      	mov	sl, r0
 8009e02:	117a      	asrs	r2, r7, #5
 8009e04:	2301      	movs	r3, #1
 8009e06:	f007 071f 	and.w	r7, r7, #31
 8009e0a:	fa03 f707 	lsl.w	r7, r3, r7
 8009e0e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009e12:	4621      	mov	r1, r4
 8009e14:	421f      	tst	r7, r3
 8009e16:	4628      	mov	r0, r5
 8009e18:	bf18      	it	ne
 8009e1a:	f04a 0a02 	orrne.w	sl, sl, #2
 8009e1e:	1b36      	subs	r6, r6, r4
 8009e20:	f7ff fe22 	bl	8009a68 <rshift>
 8009e24:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009e28:	2702      	movs	r7, #2
 8009e2a:	f1ba 0f00 	cmp.w	sl, #0
 8009e2e:	d048      	beq.n	8009ec2 <__gethex+0x3bc>
 8009e30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d015      	beq.n	8009e64 <__gethex+0x35e>
 8009e38:	2b03      	cmp	r3, #3
 8009e3a:	d017      	beq.n	8009e6c <__gethex+0x366>
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d109      	bne.n	8009e54 <__gethex+0x34e>
 8009e40:	f01a 0f02 	tst.w	sl, #2
 8009e44:	d006      	beq.n	8009e54 <__gethex+0x34e>
 8009e46:	f8d9 3000 	ldr.w	r3, [r9]
 8009e4a:	ea4a 0a03 	orr.w	sl, sl, r3
 8009e4e:	f01a 0f01 	tst.w	sl, #1
 8009e52:	d10e      	bne.n	8009e72 <__gethex+0x36c>
 8009e54:	f047 0710 	orr.w	r7, r7, #16
 8009e58:	e033      	b.n	8009ec2 <__gethex+0x3bc>
 8009e5a:	f04f 0a01 	mov.w	sl, #1
 8009e5e:	e7d0      	b.n	8009e02 <__gethex+0x2fc>
 8009e60:	2701      	movs	r7, #1
 8009e62:	e7e2      	b.n	8009e2a <__gethex+0x324>
 8009e64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e66:	f1c3 0301 	rsb	r3, r3, #1
 8009e6a:	9315      	str	r3, [sp, #84]	; 0x54
 8009e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0f0      	beq.n	8009e54 <__gethex+0x34e>
 8009e72:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009e76:	f105 0314 	add.w	r3, r5, #20
 8009e7a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009e7e:	eb03 010a 	add.w	r1, r3, sl
 8009e82:	f04f 0c00 	mov.w	ip, #0
 8009e86:	4618      	mov	r0, r3
 8009e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009e90:	d01c      	beq.n	8009ecc <__gethex+0x3c6>
 8009e92:	3201      	adds	r2, #1
 8009e94:	6002      	str	r2, [r0, #0]
 8009e96:	2f02      	cmp	r7, #2
 8009e98:	f105 0314 	add.w	r3, r5, #20
 8009e9c:	d138      	bne.n	8009f10 <__gethex+0x40a>
 8009e9e:	f8d8 2000 	ldr.w	r2, [r8]
 8009ea2:	3a01      	subs	r2, #1
 8009ea4:	42b2      	cmp	r2, r6
 8009ea6:	d10a      	bne.n	8009ebe <__gethex+0x3b8>
 8009ea8:	1171      	asrs	r1, r6, #5
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f006 061f 	and.w	r6, r6, #31
 8009eb0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009eb4:	fa02 f606 	lsl.w	r6, r2, r6
 8009eb8:	421e      	tst	r6, r3
 8009eba:	bf18      	it	ne
 8009ebc:	4617      	movne	r7, r2
 8009ebe:	f047 0720 	orr.w	r7, r7, #32
 8009ec2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ec4:	601d      	str	r5, [r3, #0]
 8009ec6:	9b06      	ldr	r3, [sp, #24]
 8009ec8:	601c      	str	r4, [r3, #0]
 8009eca:	e6a4      	b.n	8009c16 <__gethex+0x110>
 8009ecc:	4299      	cmp	r1, r3
 8009ece:	f843 cc04 	str.w	ip, [r3, #-4]
 8009ed2:	d8d8      	bhi.n	8009e86 <__gethex+0x380>
 8009ed4:	68ab      	ldr	r3, [r5, #8]
 8009ed6:	4599      	cmp	r9, r3
 8009ed8:	db12      	blt.n	8009f00 <__gethex+0x3fa>
 8009eda:	6869      	ldr	r1, [r5, #4]
 8009edc:	9802      	ldr	r0, [sp, #8]
 8009ede:	3101      	adds	r1, #1
 8009ee0:	f000 f91d 	bl	800a11e <_Balloc>
 8009ee4:	692a      	ldr	r2, [r5, #16]
 8009ee6:	3202      	adds	r2, #2
 8009ee8:	f105 010c 	add.w	r1, r5, #12
 8009eec:	4683      	mov	fp, r0
 8009eee:	0092      	lsls	r2, r2, #2
 8009ef0:	300c      	adds	r0, #12
 8009ef2:	f000 f909 	bl	800a108 <memcpy>
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	9802      	ldr	r0, [sp, #8]
 8009efa:	f000 f944 	bl	800a186 <_Bfree>
 8009efe:	465d      	mov	r5, fp
 8009f00:	692b      	ldr	r3, [r5, #16]
 8009f02:	1c5a      	adds	r2, r3, #1
 8009f04:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009f08:	612a      	str	r2, [r5, #16]
 8009f0a:	2201      	movs	r2, #1
 8009f0c:	615a      	str	r2, [r3, #20]
 8009f0e:	e7c2      	b.n	8009e96 <__gethex+0x390>
 8009f10:	692a      	ldr	r2, [r5, #16]
 8009f12:	454a      	cmp	r2, r9
 8009f14:	dd0b      	ble.n	8009f2e <__gethex+0x428>
 8009f16:	2101      	movs	r1, #1
 8009f18:	4628      	mov	r0, r5
 8009f1a:	f7ff fda5 	bl	8009a68 <rshift>
 8009f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f22:	3401      	adds	r4, #1
 8009f24:	42a3      	cmp	r3, r4
 8009f26:	f6ff aed9 	blt.w	8009cdc <__gethex+0x1d6>
 8009f2a:	2701      	movs	r7, #1
 8009f2c:	e7c7      	b.n	8009ebe <__gethex+0x3b8>
 8009f2e:	f016 061f 	ands.w	r6, r6, #31
 8009f32:	d0fa      	beq.n	8009f2a <__gethex+0x424>
 8009f34:	449a      	add	sl, r3
 8009f36:	f1c6 0620 	rsb	r6, r6, #32
 8009f3a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009f3e:	f000 f9b2 	bl	800a2a6 <__hi0bits>
 8009f42:	42b0      	cmp	r0, r6
 8009f44:	dbe7      	blt.n	8009f16 <__gethex+0x410>
 8009f46:	e7f0      	b.n	8009f2a <__gethex+0x424>

08009f48 <L_shift>:
 8009f48:	f1c2 0208 	rsb	r2, r2, #8
 8009f4c:	0092      	lsls	r2, r2, #2
 8009f4e:	b570      	push	{r4, r5, r6, lr}
 8009f50:	f1c2 0620 	rsb	r6, r2, #32
 8009f54:	6843      	ldr	r3, [r0, #4]
 8009f56:	6804      	ldr	r4, [r0, #0]
 8009f58:	fa03 f506 	lsl.w	r5, r3, r6
 8009f5c:	432c      	orrs	r4, r5
 8009f5e:	40d3      	lsrs	r3, r2
 8009f60:	6004      	str	r4, [r0, #0]
 8009f62:	f840 3f04 	str.w	r3, [r0, #4]!
 8009f66:	4288      	cmp	r0, r1
 8009f68:	d3f4      	bcc.n	8009f54 <L_shift+0xc>
 8009f6a:	bd70      	pop	{r4, r5, r6, pc}

08009f6c <__match>:
 8009f6c:	b530      	push	{r4, r5, lr}
 8009f6e:	6803      	ldr	r3, [r0, #0]
 8009f70:	3301      	adds	r3, #1
 8009f72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f76:	b914      	cbnz	r4, 8009f7e <__match+0x12>
 8009f78:	6003      	str	r3, [r0, #0]
 8009f7a:	2001      	movs	r0, #1
 8009f7c:	bd30      	pop	{r4, r5, pc}
 8009f7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f82:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009f86:	2d19      	cmp	r5, #25
 8009f88:	bf98      	it	ls
 8009f8a:	3220      	addls	r2, #32
 8009f8c:	42a2      	cmp	r2, r4
 8009f8e:	d0f0      	beq.n	8009f72 <__match+0x6>
 8009f90:	2000      	movs	r0, #0
 8009f92:	e7f3      	b.n	8009f7c <__match+0x10>

08009f94 <__hexnan>:
 8009f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f98:	680b      	ldr	r3, [r1, #0]
 8009f9a:	6801      	ldr	r1, [r0, #0]
 8009f9c:	115f      	asrs	r7, r3, #5
 8009f9e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009fa2:	f013 031f 	ands.w	r3, r3, #31
 8009fa6:	b087      	sub	sp, #28
 8009fa8:	bf18      	it	ne
 8009faa:	3704      	addne	r7, #4
 8009fac:	2500      	movs	r5, #0
 8009fae:	1f3e      	subs	r6, r7, #4
 8009fb0:	4682      	mov	sl, r0
 8009fb2:	4690      	mov	r8, r2
 8009fb4:	9301      	str	r3, [sp, #4]
 8009fb6:	f847 5c04 	str.w	r5, [r7, #-4]
 8009fba:	46b1      	mov	r9, r6
 8009fbc:	4634      	mov	r4, r6
 8009fbe:	9502      	str	r5, [sp, #8]
 8009fc0:	46ab      	mov	fp, r5
 8009fc2:	784a      	ldrb	r2, [r1, #1]
 8009fc4:	1c4b      	adds	r3, r1, #1
 8009fc6:	9303      	str	r3, [sp, #12]
 8009fc8:	b342      	cbz	r2, 800a01c <__hexnan+0x88>
 8009fca:	4610      	mov	r0, r2
 8009fcc:	9105      	str	r1, [sp, #20]
 8009fce:	9204      	str	r2, [sp, #16]
 8009fd0:	f7ff fd84 	bl	8009adc <__hexdig_fun>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	d143      	bne.n	800a060 <__hexnan+0xcc>
 8009fd8:	9a04      	ldr	r2, [sp, #16]
 8009fda:	9905      	ldr	r1, [sp, #20]
 8009fdc:	2a20      	cmp	r2, #32
 8009fde:	d818      	bhi.n	800a012 <__hexnan+0x7e>
 8009fe0:	9b02      	ldr	r3, [sp, #8]
 8009fe2:	459b      	cmp	fp, r3
 8009fe4:	dd13      	ble.n	800a00e <__hexnan+0x7a>
 8009fe6:	454c      	cmp	r4, r9
 8009fe8:	d206      	bcs.n	8009ff8 <__hexnan+0x64>
 8009fea:	2d07      	cmp	r5, #7
 8009fec:	dc04      	bgt.n	8009ff8 <__hexnan+0x64>
 8009fee:	462a      	mov	r2, r5
 8009ff0:	4649      	mov	r1, r9
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	f7ff ffa8 	bl	8009f48 <L_shift>
 8009ff8:	4544      	cmp	r4, r8
 8009ffa:	d944      	bls.n	800a086 <__hexnan+0xf2>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f1a4 0904 	sub.w	r9, r4, #4
 800a002:	f844 3c04 	str.w	r3, [r4, #-4]
 800a006:	f8cd b008 	str.w	fp, [sp, #8]
 800a00a:	464c      	mov	r4, r9
 800a00c:	461d      	mov	r5, r3
 800a00e:	9903      	ldr	r1, [sp, #12]
 800a010:	e7d7      	b.n	8009fc2 <__hexnan+0x2e>
 800a012:	2a29      	cmp	r2, #41	; 0x29
 800a014:	d14a      	bne.n	800a0ac <__hexnan+0x118>
 800a016:	3102      	adds	r1, #2
 800a018:	f8ca 1000 	str.w	r1, [sl]
 800a01c:	f1bb 0f00 	cmp.w	fp, #0
 800a020:	d044      	beq.n	800a0ac <__hexnan+0x118>
 800a022:	454c      	cmp	r4, r9
 800a024:	d206      	bcs.n	800a034 <__hexnan+0xa0>
 800a026:	2d07      	cmp	r5, #7
 800a028:	dc04      	bgt.n	800a034 <__hexnan+0xa0>
 800a02a:	462a      	mov	r2, r5
 800a02c:	4649      	mov	r1, r9
 800a02e:	4620      	mov	r0, r4
 800a030:	f7ff ff8a 	bl	8009f48 <L_shift>
 800a034:	4544      	cmp	r4, r8
 800a036:	d928      	bls.n	800a08a <__hexnan+0xf6>
 800a038:	4643      	mov	r3, r8
 800a03a:	f854 2b04 	ldr.w	r2, [r4], #4
 800a03e:	f843 2b04 	str.w	r2, [r3], #4
 800a042:	42a6      	cmp	r6, r4
 800a044:	d2f9      	bcs.n	800a03a <__hexnan+0xa6>
 800a046:	2200      	movs	r2, #0
 800a048:	f843 2b04 	str.w	r2, [r3], #4
 800a04c:	429e      	cmp	r6, r3
 800a04e:	d2fb      	bcs.n	800a048 <__hexnan+0xb4>
 800a050:	6833      	ldr	r3, [r6, #0]
 800a052:	b91b      	cbnz	r3, 800a05c <__hexnan+0xc8>
 800a054:	4546      	cmp	r6, r8
 800a056:	d127      	bne.n	800a0a8 <__hexnan+0x114>
 800a058:	2301      	movs	r3, #1
 800a05a:	6033      	str	r3, [r6, #0]
 800a05c:	2005      	movs	r0, #5
 800a05e:	e026      	b.n	800a0ae <__hexnan+0x11a>
 800a060:	3501      	adds	r5, #1
 800a062:	2d08      	cmp	r5, #8
 800a064:	f10b 0b01 	add.w	fp, fp, #1
 800a068:	dd06      	ble.n	800a078 <__hexnan+0xe4>
 800a06a:	4544      	cmp	r4, r8
 800a06c:	d9cf      	bls.n	800a00e <__hexnan+0x7a>
 800a06e:	2300      	movs	r3, #0
 800a070:	f844 3c04 	str.w	r3, [r4, #-4]
 800a074:	2501      	movs	r5, #1
 800a076:	3c04      	subs	r4, #4
 800a078:	6822      	ldr	r2, [r4, #0]
 800a07a:	f000 000f 	and.w	r0, r0, #15
 800a07e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a082:	6020      	str	r0, [r4, #0]
 800a084:	e7c3      	b.n	800a00e <__hexnan+0x7a>
 800a086:	2508      	movs	r5, #8
 800a088:	e7c1      	b.n	800a00e <__hexnan+0x7a>
 800a08a:	9b01      	ldr	r3, [sp, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0df      	beq.n	800a050 <__hexnan+0xbc>
 800a090:	f04f 32ff 	mov.w	r2, #4294967295
 800a094:	f1c3 0320 	rsb	r3, r3, #32
 800a098:	fa22 f303 	lsr.w	r3, r2, r3
 800a09c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a0a0:	401a      	ands	r2, r3
 800a0a2:	f847 2c04 	str.w	r2, [r7, #-4]
 800a0a6:	e7d3      	b.n	800a050 <__hexnan+0xbc>
 800a0a8:	3e04      	subs	r6, #4
 800a0aa:	e7d1      	b.n	800a050 <__hexnan+0xbc>
 800a0ac:	2004      	movs	r0, #4
 800a0ae:	b007      	add	sp, #28
 800a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a0b4 <__localeconv_l>:
 800a0b4:	30f0      	adds	r0, #240	; 0xf0
 800a0b6:	4770      	bx	lr

0800a0b8 <_localeconv_r>:
 800a0b8:	4b04      	ldr	r3, [pc, #16]	; (800a0cc <_localeconv_r+0x14>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6a18      	ldr	r0, [r3, #32]
 800a0be:	4b04      	ldr	r3, [pc, #16]	; (800a0d0 <_localeconv_r+0x18>)
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	bf08      	it	eq
 800a0c4:	4618      	moveq	r0, r3
 800a0c6:	30f0      	adds	r0, #240	; 0xf0
 800a0c8:	4770      	bx	lr
 800a0ca:	bf00      	nop
 800a0cc:	20000020 	.word	0x20000020
 800a0d0:	20000084 	.word	0x20000084

0800a0d4 <malloc>:
 800a0d4:	4b02      	ldr	r3, [pc, #8]	; (800a0e0 <malloc+0xc>)
 800a0d6:	4601      	mov	r1, r0
 800a0d8:	6818      	ldr	r0, [r3, #0]
 800a0da:	f000 bc7b 	b.w	800a9d4 <_malloc_r>
 800a0de:	bf00      	nop
 800a0e0:	20000020 	.word	0x20000020

0800a0e4 <__ascii_mbtowc>:
 800a0e4:	b082      	sub	sp, #8
 800a0e6:	b901      	cbnz	r1, 800a0ea <__ascii_mbtowc+0x6>
 800a0e8:	a901      	add	r1, sp, #4
 800a0ea:	b142      	cbz	r2, 800a0fe <__ascii_mbtowc+0x1a>
 800a0ec:	b14b      	cbz	r3, 800a102 <__ascii_mbtowc+0x1e>
 800a0ee:	7813      	ldrb	r3, [r2, #0]
 800a0f0:	600b      	str	r3, [r1, #0]
 800a0f2:	7812      	ldrb	r2, [r2, #0]
 800a0f4:	1c10      	adds	r0, r2, #0
 800a0f6:	bf18      	it	ne
 800a0f8:	2001      	movne	r0, #1
 800a0fa:	b002      	add	sp, #8
 800a0fc:	4770      	bx	lr
 800a0fe:	4610      	mov	r0, r2
 800a100:	e7fb      	b.n	800a0fa <__ascii_mbtowc+0x16>
 800a102:	f06f 0001 	mvn.w	r0, #1
 800a106:	e7f8      	b.n	800a0fa <__ascii_mbtowc+0x16>

0800a108 <memcpy>:
 800a108:	b510      	push	{r4, lr}
 800a10a:	1e43      	subs	r3, r0, #1
 800a10c:	440a      	add	r2, r1
 800a10e:	4291      	cmp	r1, r2
 800a110:	d100      	bne.n	800a114 <memcpy+0xc>
 800a112:	bd10      	pop	{r4, pc}
 800a114:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a118:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a11c:	e7f7      	b.n	800a10e <memcpy+0x6>

0800a11e <_Balloc>:
 800a11e:	b570      	push	{r4, r5, r6, lr}
 800a120:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a122:	4604      	mov	r4, r0
 800a124:	460e      	mov	r6, r1
 800a126:	b93d      	cbnz	r5, 800a138 <_Balloc+0x1a>
 800a128:	2010      	movs	r0, #16
 800a12a:	f7ff ffd3 	bl	800a0d4 <malloc>
 800a12e:	6260      	str	r0, [r4, #36]	; 0x24
 800a130:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a134:	6005      	str	r5, [r0, #0]
 800a136:	60c5      	str	r5, [r0, #12]
 800a138:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a13a:	68eb      	ldr	r3, [r5, #12]
 800a13c:	b183      	cbz	r3, 800a160 <_Balloc+0x42>
 800a13e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a140:	68db      	ldr	r3, [r3, #12]
 800a142:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a146:	b9b8      	cbnz	r0, 800a178 <_Balloc+0x5a>
 800a148:	2101      	movs	r1, #1
 800a14a:	fa01 f506 	lsl.w	r5, r1, r6
 800a14e:	1d6a      	adds	r2, r5, #5
 800a150:	0092      	lsls	r2, r2, #2
 800a152:	4620      	mov	r0, r4
 800a154:	f000 fbe1 	bl	800a91a <_calloc_r>
 800a158:	b160      	cbz	r0, 800a174 <_Balloc+0x56>
 800a15a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a15e:	e00e      	b.n	800a17e <_Balloc+0x60>
 800a160:	2221      	movs	r2, #33	; 0x21
 800a162:	2104      	movs	r1, #4
 800a164:	4620      	mov	r0, r4
 800a166:	f000 fbd8 	bl	800a91a <_calloc_r>
 800a16a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a16c:	60e8      	str	r0, [r5, #12]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d1e4      	bne.n	800a13e <_Balloc+0x20>
 800a174:	2000      	movs	r0, #0
 800a176:	bd70      	pop	{r4, r5, r6, pc}
 800a178:	6802      	ldr	r2, [r0, #0]
 800a17a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a17e:	2300      	movs	r3, #0
 800a180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a184:	e7f7      	b.n	800a176 <_Balloc+0x58>

0800a186 <_Bfree>:
 800a186:	b570      	push	{r4, r5, r6, lr}
 800a188:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a18a:	4606      	mov	r6, r0
 800a18c:	460d      	mov	r5, r1
 800a18e:	b93c      	cbnz	r4, 800a1a0 <_Bfree+0x1a>
 800a190:	2010      	movs	r0, #16
 800a192:	f7ff ff9f 	bl	800a0d4 <malloc>
 800a196:	6270      	str	r0, [r6, #36]	; 0x24
 800a198:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a19c:	6004      	str	r4, [r0, #0]
 800a19e:	60c4      	str	r4, [r0, #12]
 800a1a0:	b13d      	cbz	r5, 800a1b2 <_Bfree+0x2c>
 800a1a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a1a4:	686a      	ldr	r2, [r5, #4]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1ac:	6029      	str	r1, [r5, #0]
 800a1ae:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a1b2:	bd70      	pop	{r4, r5, r6, pc}

0800a1b4 <__multadd>:
 800a1b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b8:	690d      	ldr	r5, [r1, #16]
 800a1ba:	461f      	mov	r7, r3
 800a1bc:	4606      	mov	r6, r0
 800a1be:	460c      	mov	r4, r1
 800a1c0:	f101 0c14 	add.w	ip, r1, #20
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	f8dc 0000 	ldr.w	r0, [ip]
 800a1ca:	b281      	uxth	r1, r0
 800a1cc:	fb02 7101 	mla	r1, r2, r1, r7
 800a1d0:	0c0f      	lsrs	r7, r1, #16
 800a1d2:	0c00      	lsrs	r0, r0, #16
 800a1d4:	fb02 7000 	mla	r0, r2, r0, r7
 800a1d8:	b289      	uxth	r1, r1
 800a1da:	3301      	adds	r3, #1
 800a1dc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a1e0:	429d      	cmp	r5, r3
 800a1e2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a1e6:	f84c 1b04 	str.w	r1, [ip], #4
 800a1ea:	dcec      	bgt.n	800a1c6 <__multadd+0x12>
 800a1ec:	b1d7      	cbz	r7, 800a224 <__multadd+0x70>
 800a1ee:	68a3      	ldr	r3, [r4, #8]
 800a1f0:	42ab      	cmp	r3, r5
 800a1f2:	dc12      	bgt.n	800a21a <__multadd+0x66>
 800a1f4:	6861      	ldr	r1, [r4, #4]
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	3101      	adds	r1, #1
 800a1fa:	f7ff ff90 	bl	800a11e <_Balloc>
 800a1fe:	6922      	ldr	r2, [r4, #16]
 800a200:	3202      	adds	r2, #2
 800a202:	f104 010c 	add.w	r1, r4, #12
 800a206:	4680      	mov	r8, r0
 800a208:	0092      	lsls	r2, r2, #2
 800a20a:	300c      	adds	r0, #12
 800a20c:	f7ff ff7c 	bl	800a108 <memcpy>
 800a210:	4621      	mov	r1, r4
 800a212:	4630      	mov	r0, r6
 800a214:	f7ff ffb7 	bl	800a186 <_Bfree>
 800a218:	4644      	mov	r4, r8
 800a21a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a21e:	3501      	adds	r5, #1
 800a220:	615f      	str	r7, [r3, #20]
 800a222:	6125      	str	r5, [r4, #16]
 800a224:	4620      	mov	r0, r4
 800a226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a22a <__s2b>:
 800a22a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a22e:	460c      	mov	r4, r1
 800a230:	4615      	mov	r5, r2
 800a232:	461f      	mov	r7, r3
 800a234:	2209      	movs	r2, #9
 800a236:	3308      	adds	r3, #8
 800a238:	4606      	mov	r6, r0
 800a23a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a23e:	2100      	movs	r1, #0
 800a240:	2201      	movs	r2, #1
 800a242:	429a      	cmp	r2, r3
 800a244:	db20      	blt.n	800a288 <__s2b+0x5e>
 800a246:	4630      	mov	r0, r6
 800a248:	f7ff ff69 	bl	800a11e <_Balloc>
 800a24c:	9b08      	ldr	r3, [sp, #32]
 800a24e:	6143      	str	r3, [r0, #20]
 800a250:	2d09      	cmp	r5, #9
 800a252:	f04f 0301 	mov.w	r3, #1
 800a256:	6103      	str	r3, [r0, #16]
 800a258:	dd19      	ble.n	800a28e <__s2b+0x64>
 800a25a:	f104 0809 	add.w	r8, r4, #9
 800a25e:	46c1      	mov	r9, r8
 800a260:	442c      	add	r4, r5
 800a262:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a266:	4601      	mov	r1, r0
 800a268:	3b30      	subs	r3, #48	; 0x30
 800a26a:	220a      	movs	r2, #10
 800a26c:	4630      	mov	r0, r6
 800a26e:	f7ff ffa1 	bl	800a1b4 <__multadd>
 800a272:	45a1      	cmp	r9, r4
 800a274:	d1f5      	bne.n	800a262 <__s2b+0x38>
 800a276:	eb08 0405 	add.w	r4, r8, r5
 800a27a:	3c08      	subs	r4, #8
 800a27c:	1b2d      	subs	r5, r5, r4
 800a27e:	1963      	adds	r3, r4, r5
 800a280:	42bb      	cmp	r3, r7
 800a282:	db07      	blt.n	800a294 <__s2b+0x6a>
 800a284:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a288:	0052      	lsls	r2, r2, #1
 800a28a:	3101      	adds	r1, #1
 800a28c:	e7d9      	b.n	800a242 <__s2b+0x18>
 800a28e:	340a      	adds	r4, #10
 800a290:	2509      	movs	r5, #9
 800a292:	e7f3      	b.n	800a27c <__s2b+0x52>
 800a294:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a298:	4601      	mov	r1, r0
 800a29a:	3b30      	subs	r3, #48	; 0x30
 800a29c:	220a      	movs	r2, #10
 800a29e:	4630      	mov	r0, r6
 800a2a0:	f7ff ff88 	bl	800a1b4 <__multadd>
 800a2a4:	e7eb      	b.n	800a27e <__s2b+0x54>

0800a2a6 <__hi0bits>:
 800a2a6:	0c02      	lsrs	r2, r0, #16
 800a2a8:	0412      	lsls	r2, r2, #16
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	b9b2      	cbnz	r2, 800a2dc <__hi0bits+0x36>
 800a2ae:	0403      	lsls	r3, r0, #16
 800a2b0:	2010      	movs	r0, #16
 800a2b2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a2b6:	bf04      	itt	eq
 800a2b8:	021b      	lsleq	r3, r3, #8
 800a2ba:	3008      	addeq	r0, #8
 800a2bc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a2c0:	bf04      	itt	eq
 800a2c2:	011b      	lsleq	r3, r3, #4
 800a2c4:	3004      	addeq	r0, #4
 800a2c6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a2ca:	bf04      	itt	eq
 800a2cc:	009b      	lsleq	r3, r3, #2
 800a2ce:	3002      	addeq	r0, #2
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	db06      	blt.n	800a2e2 <__hi0bits+0x3c>
 800a2d4:	005b      	lsls	r3, r3, #1
 800a2d6:	d503      	bpl.n	800a2e0 <__hi0bits+0x3a>
 800a2d8:	3001      	adds	r0, #1
 800a2da:	4770      	bx	lr
 800a2dc:	2000      	movs	r0, #0
 800a2de:	e7e8      	b.n	800a2b2 <__hi0bits+0xc>
 800a2e0:	2020      	movs	r0, #32
 800a2e2:	4770      	bx	lr

0800a2e4 <__lo0bits>:
 800a2e4:	6803      	ldr	r3, [r0, #0]
 800a2e6:	f013 0207 	ands.w	r2, r3, #7
 800a2ea:	4601      	mov	r1, r0
 800a2ec:	d00b      	beq.n	800a306 <__lo0bits+0x22>
 800a2ee:	07da      	lsls	r2, r3, #31
 800a2f0:	d423      	bmi.n	800a33a <__lo0bits+0x56>
 800a2f2:	0798      	lsls	r0, r3, #30
 800a2f4:	bf49      	itett	mi
 800a2f6:	085b      	lsrmi	r3, r3, #1
 800a2f8:	089b      	lsrpl	r3, r3, #2
 800a2fa:	2001      	movmi	r0, #1
 800a2fc:	600b      	strmi	r3, [r1, #0]
 800a2fe:	bf5c      	itt	pl
 800a300:	600b      	strpl	r3, [r1, #0]
 800a302:	2002      	movpl	r0, #2
 800a304:	4770      	bx	lr
 800a306:	b298      	uxth	r0, r3
 800a308:	b9a8      	cbnz	r0, 800a336 <__lo0bits+0x52>
 800a30a:	0c1b      	lsrs	r3, r3, #16
 800a30c:	2010      	movs	r0, #16
 800a30e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a312:	bf04      	itt	eq
 800a314:	0a1b      	lsreq	r3, r3, #8
 800a316:	3008      	addeq	r0, #8
 800a318:	071a      	lsls	r2, r3, #28
 800a31a:	bf04      	itt	eq
 800a31c:	091b      	lsreq	r3, r3, #4
 800a31e:	3004      	addeq	r0, #4
 800a320:	079a      	lsls	r2, r3, #30
 800a322:	bf04      	itt	eq
 800a324:	089b      	lsreq	r3, r3, #2
 800a326:	3002      	addeq	r0, #2
 800a328:	07da      	lsls	r2, r3, #31
 800a32a:	d402      	bmi.n	800a332 <__lo0bits+0x4e>
 800a32c:	085b      	lsrs	r3, r3, #1
 800a32e:	d006      	beq.n	800a33e <__lo0bits+0x5a>
 800a330:	3001      	adds	r0, #1
 800a332:	600b      	str	r3, [r1, #0]
 800a334:	4770      	bx	lr
 800a336:	4610      	mov	r0, r2
 800a338:	e7e9      	b.n	800a30e <__lo0bits+0x2a>
 800a33a:	2000      	movs	r0, #0
 800a33c:	4770      	bx	lr
 800a33e:	2020      	movs	r0, #32
 800a340:	4770      	bx	lr

0800a342 <__i2b>:
 800a342:	b510      	push	{r4, lr}
 800a344:	460c      	mov	r4, r1
 800a346:	2101      	movs	r1, #1
 800a348:	f7ff fee9 	bl	800a11e <_Balloc>
 800a34c:	2201      	movs	r2, #1
 800a34e:	6144      	str	r4, [r0, #20]
 800a350:	6102      	str	r2, [r0, #16]
 800a352:	bd10      	pop	{r4, pc}

0800a354 <__multiply>:
 800a354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a358:	4614      	mov	r4, r2
 800a35a:	690a      	ldr	r2, [r1, #16]
 800a35c:	6923      	ldr	r3, [r4, #16]
 800a35e:	429a      	cmp	r2, r3
 800a360:	bfb8      	it	lt
 800a362:	460b      	movlt	r3, r1
 800a364:	4688      	mov	r8, r1
 800a366:	bfbc      	itt	lt
 800a368:	46a0      	movlt	r8, r4
 800a36a:	461c      	movlt	r4, r3
 800a36c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a370:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a374:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a378:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a37c:	eb07 0609 	add.w	r6, r7, r9
 800a380:	42b3      	cmp	r3, r6
 800a382:	bfb8      	it	lt
 800a384:	3101      	addlt	r1, #1
 800a386:	f7ff feca 	bl	800a11e <_Balloc>
 800a38a:	f100 0514 	add.w	r5, r0, #20
 800a38e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a392:	462b      	mov	r3, r5
 800a394:	2200      	movs	r2, #0
 800a396:	4573      	cmp	r3, lr
 800a398:	d316      	bcc.n	800a3c8 <__multiply+0x74>
 800a39a:	f104 0214 	add.w	r2, r4, #20
 800a39e:	f108 0114 	add.w	r1, r8, #20
 800a3a2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a3a6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a3aa:	9300      	str	r3, [sp, #0]
 800a3ac:	9b00      	ldr	r3, [sp, #0]
 800a3ae:	9201      	str	r2, [sp, #4]
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d80c      	bhi.n	800a3ce <__multiply+0x7a>
 800a3b4:	2e00      	cmp	r6, #0
 800a3b6:	dd03      	ble.n	800a3c0 <__multiply+0x6c>
 800a3b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d05d      	beq.n	800a47c <__multiply+0x128>
 800a3c0:	6106      	str	r6, [r0, #16]
 800a3c2:	b003      	add	sp, #12
 800a3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c8:	f843 2b04 	str.w	r2, [r3], #4
 800a3cc:	e7e3      	b.n	800a396 <__multiply+0x42>
 800a3ce:	f8b2 b000 	ldrh.w	fp, [r2]
 800a3d2:	f1bb 0f00 	cmp.w	fp, #0
 800a3d6:	d023      	beq.n	800a420 <__multiply+0xcc>
 800a3d8:	4689      	mov	r9, r1
 800a3da:	46ac      	mov	ip, r5
 800a3dc:	f04f 0800 	mov.w	r8, #0
 800a3e0:	f859 4b04 	ldr.w	r4, [r9], #4
 800a3e4:	f8dc a000 	ldr.w	sl, [ip]
 800a3e8:	b2a3      	uxth	r3, r4
 800a3ea:	fa1f fa8a 	uxth.w	sl, sl
 800a3ee:	fb0b a303 	mla	r3, fp, r3, sl
 800a3f2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a3f6:	f8dc 4000 	ldr.w	r4, [ip]
 800a3fa:	4443      	add	r3, r8
 800a3fc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a400:	fb0b 840a 	mla	r4, fp, sl, r8
 800a404:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a408:	46e2      	mov	sl, ip
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a410:	454f      	cmp	r7, r9
 800a412:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a416:	f84a 3b04 	str.w	r3, [sl], #4
 800a41a:	d82b      	bhi.n	800a474 <__multiply+0x120>
 800a41c:	f8cc 8004 	str.w	r8, [ip, #4]
 800a420:	9b01      	ldr	r3, [sp, #4]
 800a422:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a426:	3204      	adds	r2, #4
 800a428:	f1ba 0f00 	cmp.w	sl, #0
 800a42c:	d020      	beq.n	800a470 <__multiply+0x11c>
 800a42e:	682b      	ldr	r3, [r5, #0]
 800a430:	4689      	mov	r9, r1
 800a432:	46a8      	mov	r8, r5
 800a434:	f04f 0b00 	mov.w	fp, #0
 800a438:	f8b9 c000 	ldrh.w	ip, [r9]
 800a43c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a440:	fb0a 440c 	mla	r4, sl, ip, r4
 800a444:	445c      	add	r4, fp
 800a446:	46c4      	mov	ip, r8
 800a448:	b29b      	uxth	r3, r3
 800a44a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a44e:	f84c 3b04 	str.w	r3, [ip], #4
 800a452:	f859 3b04 	ldr.w	r3, [r9], #4
 800a456:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a45a:	0c1b      	lsrs	r3, r3, #16
 800a45c:	fb0a b303 	mla	r3, sl, r3, fp
 800a460:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a464:	454f      	cmp	r7, r9
 800a466:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a46a:	d805      	bhi.n	800a478 <__multiply+0x124>
 800a46c:	f8c8 3004 	str.w	r3, [r8, #4]
 800a470:	3504      	adds	r5, #4
 800a472:	e79b      	b.n	800a3ac <__multiply+0x58>
 800a474:	46d4      	mov	ip, sl
 800a476:	e7b3      	b.n	800a3e0 <__multiply+0x8c>
 800a478:	46e0      	mov	r8, ip
 800a47a:	e7dd      	b.n	800a438 <__multiply+0xe4>
 800a47c:	3e01      	subs	r6, #1
 800a47e:	e799      	b.n	800a3b4 <__multiply+0x60>

0800a480 <__pow5mult>:
 800a480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a484:	4615      	mov	r5, r2
 800a486:	f012 0203 	ands.w	r2, r2, #3
 800a48a:	4606      	mov	r6, r0
 800a48c:	460f      	mov	r7, r1
 800a48e:	d007      	beq.n	800a4a0 <__pow5mult+0x20>
 800a490:	3a01      	subs	r2, #1
 800a492:	4c21      	ldr	r4, [pc, #132]	; (800a518 <__pow5mult+0x98>)
 800a494:	2300      	movs	r3, #0
 800a496:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a49a:	f7ff fe8b 	bl	800a1b4 <__multadd>
 800a49e:	4607      	mov	r7, r0
 800a4a0:	10ad      	asrs	r5, r5, #2
 800a4a2:	d035      	beq.n	800a510 <__pow5mult+0x90>
 800a4a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a4a6:	b93c      	cbnz	r4, 800a4b8 <__pow5mult+0x38>
 800a4a8:	2010      	movs	r0, #16
 800a4aa:	f7ff fe13 	bl	800a0d4 <malloc>
 800a4ae:	6270      	str	r0, [r6, #36]	; 0x24
 800a4b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4b4:	6004      	str	r4, [r0, #0]
 800a4b6:	60c4      	str	r4, [r0, #12]
 800a4b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a4bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4c0:	b94c      	cbnz	r4, 800a4d6 <__pow5mult+0x56>
 800a4c2:	f240 2171 	movw	r1, #625	; 0x271
 800a4c6:	4630      	mov	r0, r6
 800a4c8:	f7ff ff3b 	bl	800a342 <__i2b>
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	6003      	str	r3, [r0, #0]
 800a4d6:	f04f 0800 	mov.w	r8, #0
 800a4da:	07eb      	lsls	r3, r5, #31
 800a4dc:	d50a      	bpl.n	800a4f4 <__pow5mult+0x74>
 800a4de:	4639      	mov	r1, r7
 800a4e0:	4622      	mov	r2, r4
 800a4e2:	4630      	mov	r0, r6
 800a4e4:	f7ff ff36 	bl	800a354 <__multiply>
 800a4e8:	4639      	mov	r1, r7
 800a4ea:	4681      	mov	r9, r0
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f7ff fe4a 	bl	800a186 <_Bfree>
 800a4f2:	464f      	mov	r7, r9
 800a4f4:	106d      	asrs	r5, r5, #1
 800a4f6:	d00b      	beq.n	800a510 <__pow5mult+0x90>
 800a4f8:	6820      	ldr	r0, [r4, #0]
 800a4fa:	b938      	cbnz	r0, 800a50c <__pow5mult+0x8c>
 800a4fc:	4622      	mov	r2, r4
 800a4fe:	4621      	mov	r1, r4
 800a500:	4630      	mov	r0, r6
 800a502:	f7ff ff27 	bl	800a354 <__multiply>
 800a506:	6020      	str	r0, [r4, #0]
 800a508:	f8c0 8000 	str.w	r8, [r0]
 800a50c:	4604      	mov	r4, r0
 800a50e:	e7e4      	b.n	800a4da <__pow5mult+0x5a>
 800a510:	4638      	mov	r0, r7
 800a512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a516:	bf00      	nop
 800a518:	0800b320 	.word	0x0800b320

0800a51c <__lshift>:
 800a51c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a520:	460c      	mov	r4, r1
 800a522:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a526:	6923      	ldr	r3, [r4, #16]
 800a528:	6849      	ldr	r1, [r1, #4]
 800a52a:	eb0a 0903 	add.w	r9, sl, r3
 800a52e:	68a3      	ldr	r3, [r4, #8]
 800a530:	4607      	mov	r7, r0
 800a532:	4616      	mov	r6, r2
 800a534:	f109 0501 	add.w	r5, r9, #1
 800a538:	42ab      	cmp	r3, r5
 800a53a:	db32      	blt.n	800a5a2 <__lshift+0x86>
 800a53c:	4638      	mov	r0, r7
 800a53e:	f7ff fdee 	bl	800a11e <_Balloc>
 800a542:	2300      	movs	r3, #0
 800a544:	4680      	mov	r8, r0
 800a546:	f100 0114 	add.w	r1, r0, #20
 800a54a:	461a      	mov	r2, r3
 800a54c:	4553      	cmp	r3, sl
 800a54e:	db2b      	blt.n	800a5a8 <__lshift+0x8c>
 800a550:	6920      	ldr	r0, [r4, #16]
 800a552:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a556:	f104 0314 	add.w	r3, r4, #20
 800a55a:	f016 021f 	ands.w	r2, r6, #31
 800a55e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a562:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a566:	d025      	beq.n	800a5b4 <__lshift+0x98>
 800a568:	f1c2 0e20 	rsb	lr, r2, #32
 800a56c:	2000      	movs	r0, #0
 800a56e:	681e      	ldr	r6, [r3, #0]
 800a570:	468a      	mov	sl, r1
 800a572:	4096      	lsls	r6, r2
 800a574:	4330      	orrs	r0, r6
 800a576:	f84a 0b04 	str.w	r0, [sl], #4
 800a57a:	f853 0b04 	ldr.w	r0, [r3], #4
 800a57e:	459c      	cmp	ip, r3
 800a580:	fa20 f00e 	lsr.w	r0, r0, lr
 800a584:	d814      	bhi.n	800a5b0 <__lshift+0x94>
 800a586:	6048      	str	r0, [r1, #4]
 800a588:	b108      	cbz	r0, 800a58e <__lshift+0x72>
 800a58a:	f109 0502 	add.w	r5, r9, #2
 800a58e:	3d01      	subs	r5, #1
 800a590:	4638      	mov	r0, r7
 800a592:	f8c8 5010 	str.w	r5, [r8, #16]
 800a596:	4621      	mov	r1, r4
 800a598:	f7ff fdf5 	bl	800a186 <_Bfree>
 800a59c:	4640      	mov	r0, r8
 800a59e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a2:	3101      	adds	r1, #1
 800a5a4:	005b      	lsls	r3, r3, #1
 800a5a6:	e7c7      	b.n	800a538 <__lshift+0x1c>
 800a5a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	e7cd      	b.n	800a54c <__lshift+0x30>
 800a5b0:	4651      	mov	r1, sl
 800a5b2:	e7dc      	b.n	800a56e <__lshift+0x52>
 800a5b4:	3904      	subs	r1, #4
 800a5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ba:	f841 2f04 	str.w	r2, [r1, #4]!
 800a5be:	459c      	cmp	ip, r3
 800a5c0:	d8f9      	bhi.n	800a5b6 <__lshift+0x9a>
 800a5c2:	e7e4      	b.n	800a58e <__lshift+0x72>

0800a5c4 <__mcmp>:
 800a5c4:	6903      	ldr	r3, [r0, #16]
 800a5c6:	690a      	ldr	r2, [r1, #16]
 800a5c8:	1a9b      	subs	r3, r3, r2
 800a5ca:	b530      	push	{r4, r5, lr}
 800a5cc:	d10c      	bne.n	800a5e8 <__mcmp+0x24>
 800a5ce:	0092      	lsls	r2, r2, #2
 800a5d0:	3014      	adds	r0, #20
 800a5d2:	3114      	adds	r1, #20
 800a5d4:	1884      	adds	r4, r0, r2
 800a5d6:	4411      	add	r1, r2
 800a5d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5e0:	4295      	cmp	r5, r2
 800a5e2:	d003      	beq.n	800a5ec <__mcmp+0x28>
 800a5e4:	d305      	bcc.n	800a5f2 <__mcmp+0x2e>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	bd30      	pop	{r4, r5, pc}
 800a5ec:	42a0      	cmp	r0, r4
 800a5ee:	d3f3      	bcc.n	800a5d8 <__mcmp+0x14>
 800a5f0:	e7fa      	b.n	800a5e8 <__mcmp+0x24>
 800a5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a5f6:	e7f7      	b.n	800a5e8 <__mcmp+0x24>

0800a5f8 <__mdiff>:
 800a5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5fc:	460d      	mov	r5, r1
 800a5fe:	4607      	mov	r7, r0
 800a600:	4611      	mov	r1, r2
 800a602:	4628      	mov	r0, r5
 800a604:	4614      	mov	r4, r2
 800a606:	f7ff ffdd 	bl	800a5c4 <__mcmp>
 800a60a:	1e06      	subs	r6, r0, #0
 800a60c:	d108      	bne.n	800a620 <__mdiff+0x28>
 800a60e:	4631      	mov	r1, r6
 800a610:	4638      	mov	r0, r7
 800a612:	f7ff fd84 	bl	800a11e <_Balloc>
 800a616:	2301      	movs	r3, #1
 800a618:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a61c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a620:	bfa4      	itt	ge
 800a622:	4623      	movge	r3, r4
 800a624:	462c      	movge	r4, r5
 800a626:	4638      	mov	r0, r7
 800a628:	6861      	ldr	r1, [r4, #4]
 800a62a:	bfa6      	itte	ge
 800a62c:	461d      	movge	r5, r3
 800a62e:	2600      	movge	r6, #0
 800a630:	2601      	movlt	r6, #1
 800a632:	f7ff fd74 	bl	800a11e <_Balloc>
 800a636:	692b      	ldr	r3, [r5, #16]
 800a638:	60c6      	str	r6, [r0, #12]
 800a63a:	6926      	ldr	r6, [r4, #16]
 800a63c:	f105 0914 	add.w	r9, r5, #20
 800a640:	f104 0214 	add.w	r2, r4, #20
 800a644:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a648:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a64c:	f100 0514 	add.w	r5, r0, #20
 800a650:	f04f 0e00 	mov.w	lr, #0
 800a654:	f852 ab04 	ldr.w	sl, [r2], #4
 800a658:	f859 4b04 	ldr.w	r4, [r9], #4
 800a65c:	fa1e f18a 	uxtah	r1, lr, sl
 800a660:	b2a3      	uxth	r3, r4
 800a662:	1ac9      	subs	r1, r1, r3
 800a664:	0c23      	lsrs	r3, r4, #16
 800a666:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a66a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a66e:	b289      	uxth	r1, r1
 800a670:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a674:	45c8      	cmp	r8, r9
 800a676:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a67a:	4694      	mov	ip, r2
 800a67c:	f845 3b04 	str.w	r3, [r5], #4
 800a680:	d8e8      	bhi.n	800a654 <__mdiff+0x5c>
 800a682:	45bc      	cmp	ip, r7
 800a684:	d304      	bcc.n	800a690 <__mdiff+0x98>
 800a686:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a68a:	b183      	cbz	r3, 800a6ae <__mdiff+0xb6>
 800a68c:	6106      	str	r6, [r0, #16]
 800a68e:	e7c5      	b.n	800a61c <__mdiff+0x24>
 800a690:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a694:	fa1e f381 	uxtah	r3, lr, r1
 800a698:	141a      	asrs	r2, r3, #16
 800a69a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a69e:	b29b      	uxth	r3, r3
 800a6a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6a4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a6a8:	f845 3b04 	str.w	r3, [r5], #4
 800a6ac:	e7e9      	b.n	800a682 <__mdiff+0x8a>
 800a6ae:	3e01      	subs	r6, #1
 800a6b0:	e7e9      	b.n	800a686 <__mdiff+0x8e>
	...

0800a6b4 <__ulp>:
 800a6b4:	4b12      	ldr	r3, [pc, #72]	; (800a700 <__ulp+0x4c>)
 800a6b6:	ee10 2a90 	vmov	r2, s1
 800a6ba:	401a      	ands	r2, r3
 800a6bc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	dd04      	ble.n	800a6ce <__ulp+0x1a>
 800a6c4:	2000      	movs	r0, #0
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	ec41 0b10 	vmov	d0, r0, r1
 800a6cc:	4770      	bx	lr
 800a6ce:	425b      	negs	r3, r3
 800a6d0:	151b      	asrs	r3, r3, #20
 800a6d2:	2b13      	cmp	r3, #19
 800a6d4:	f04f 0000 	mov.w	r0, #0
 800a6d8:	f04f 0100 	mov.w	r1, #0
 800a6dc:	dc04      	bgt.n	800a6e8 <__ulp+0x34>
 800a6de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a6e2:	fa42 f103 	asr.w	r1, r2, r3
 800a6e6:	e7ef      	b.n	800a6c8 <__ulp+0x14>
 800a6e8:	3b14      	subs	r3, #20
 800a6ea:	2b1e      	cmp	r3, #30
 800a6ec:	f04f 0201 	mov.w	r2, #1
 800a6f0:	bfda      	itte	le
 800a6f2:	f1c3 031f 	rsble	r3, r3, #31
 800a6f6:	fa02 f303 	lslle.w	r3, r2, r3
 800a6fa:	4613      	movgt	r3, r2
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	e7e3      	b.n	800a6c8 <__ulp+0x14>
 800a700:	7ff00000 	.word	0x7ff00000

0800a704 <__b2d>:
 800a704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a706:	6905      	ldr	r5, [r0, #16]
 800a708:	f100 0714 	add.w	r7, r0, #20
 800a70c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a710:	1f2e      	subs	r6, r5, #4
 800a712:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a716:	4620      	mov	r0, r4
 800a718:	f7ff fdc5 	bl	800a2a6 <__hi0bits>
 800a71c:	f1c0 0320 	rsb	r3, r0, #32
 800a720:	280a      	cmp	r0, #10
 800a722:	600b      	str	r3, [r1, #0]
 800a724:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a79c <__b2d+0x98>
 800a728:	dc14      	bgt.n	800a754 <__b2d+0x50>
 800a72a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a72e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a732:	42b7      	cmp	r7, r6
 800a734:	ea41 030c 	orr.w	r3, r1, ip
 800a738:	bf34      	ite	cc
 800a73a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a73e:	2100      	movcs	r1, #0
 800a740:	3015      	adds	r0, #21
 800a742:	fa04 f000 	lsl.w	r0, r4, r0
 800a746:	fa21 f10e 	lsr.w	r1, r1, lr
 800a74a:	ea40 0201 	orr.w	r2, r0, r1
 800a74e:	ec43 2b10 	vmov	d0, r2, r3
 800a752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a754:	42b7      	cmp	r7, r6
 800a756:	bf3a      	itte	cc
 800a758:	f1a5 0608 	subcc.w	r6, r5, #8
 800a75c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a760:	2100      	movcs	r1, #0
 800a762:	380b      	subs	r0, #11
 800a764:	d015      	beq.n	800a792 <__b2d+0x8e>
 800a766:	4084      	lsls	r4, r0
 800a768:	f1c0 0520 	rsb	r5, r0, #32
 800a76c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a770:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a774:	42be      	cmp	r6, r7
 800a776:	fa21 fc05 	lsr.w	ip, r1, r5
 800a77a:	ea44 030c 	orr.w	r3, r4, ip
 800a77e:	bf8c      	ite	hi
 800a780:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a784:	2400      	movls	r4, #0
 800a786:	fa01 f000 	lsl.w	r0, r1, r0
 800a78a:	40ec      	lsrs	r4, r5
 800a78c:	ea40 0204 	orr.w	r2, r0, r4
 800a790:	e7dd      	b.n	800a74e <__b2d+0x4a>
 800a792:	ea44 030c 	orr.w	r3, r4, ip
 800a796:	460a      	mov	r2, r1
 800a798:	e7d9      	b.n	800a74e <__b2d+0x4a>
 800a79a:	bf00      	nop
 800a79c:	3ff00000 	.word	0x3ff00000

0800a7a0 <__d2b>:
 800a7a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7a4:	460e      	mov	r6, r1
 800a7a6:	2101      	movs	r1, #1
 800a7a8:	ec59 8b10 	vmov	r8, r9, d0
 800a7ac:	4615      	mov	r5, r2
 800a7ae:	f7ff fcb6 	bl	800a11e <_Balloc>
 800a7b2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a7b6:	4607      	mov	r7, r0
 800a7b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a7bc:	bb34      	cbnz	r4, 800a80c <__d2b+0x6c>
 800a7be:	9301      	str	r3, [sp, #4]
 800a7c0:	f1b8 0300 	subs.w	r3, r8, #0
 800a7c4:	d027      	beq.n	800a816 <__d2b+0x76>
 800a7c6:	a802      	add	r0, sp, #8
 800a7c8:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a7cc:	f7ff fd8a 	bl	800a2e4 <__lo0bits>
 800a7d0:	9900      	ldr	r1, [sp, #0]
 800a7d2:	b1f0      	cbz	r0, 800a812 <__d2b+0x72>
 800a7d4:	9a01      	ldr	r2, [sp, #4]
 800a7d6:	f1c0 0320 	rsb	r3, r0, #32
 800a7da:	fa02 f303 	lsl.w	r3, r2, r3
 800a7de:	430b      	orrs	r3, r1
 800a7e0:	40c2      	lsrs	r2, r0
 800a7e2:	617b      	str	r3, [r7, #20]
 800a7e4:	9201      	str	r2, [sp, #4]
 800a7e6:	9b01      	ldr	r3, [sp, #4]
 800a7e8:	61bb      	str	r3, [r7, #24]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	bf14      	ite	ne
 800a7ee:	2102      	movne	r1, #2
 800a7f0:	2101      	moveq	r1, #1
 800a7f2:	6139      	str	r1, [r7, #16]
 800a7f4:	b1c4      	cbz	r4, 800a828 <__d2b+0x88>
 800a7f6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a7fa:	4404      	add	r4, r0
 800a7fc:	6034      	str	r4, [r6, #0]
 800a7fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a802:	6028      	str	r0, [r5, #0]
 800a804:	4638      	mov	r0, r7
 800a806:	b003      	add	sp, #12
 800a808:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a80c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a810:	e7d5      	b.n	800a7be <__d2b+0x1e>
 800a812:	6179      	str	r1, [r7, #20]
 800a814:	e7e7      	b.n	800a7e6 <__d2b+0x46>
 800a816:	a801      	add	r0, sp, #4
 800a818:	f7ff fd64 	bl	800a2e4 <__lo0bits>
 800a81c:	9b01      	ldr	r3, [sp, #4]
 800a81e:	617b      	str	r3, [r7, #20]
 800a820:	2101      	movs	r1, #1
 800a822:	6139      	str	r1, [r7, #16]
 800a824:	3020      	adds	r0, #32
 800a826:	e7e5      	b.n	800a7f4 <__d2b+0x54>
 800a828:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a82c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a830:	6030      	str	r0, [r6, #0]
 800a832:	6918      	ldr	r0, [r3, #16]
 800a834:	f7ff fd37 	bl	800a2a6 <__hi0bits>
 800a838:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a83c:	e7e1      	b.n	800a802 <__d2b+0x62>

0800a83e <__ratio>:
 800a83e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a842:	4688      	mov	r8, r1
 800a844:	4669      	mov	r1, sp
 800a846:	4681      	mov	r9, r0
 800a848:	f7ff ff5c 	bl	800a704 <__b2d>
 800a84c:	a901      	add	r1, sp, #4
 800a84e:	4640      	mov	r0, r8
 800a850:	ec57 6b10 	vmov	r6, r7, d0
 800a854:	f7ff ff56 	bl	800a704 <__b2d>
 800a858:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a85c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a860:	eba3 0c02 	sub.w	ip, r3, r2
 800a864:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a868:	1a9b      	subs	r3, r3, r2
 800a86a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a86e:	ec5b ab10 	vmov	sl, fp, d0
 800a872:	2b00      	cmp	r3, #0
 800a874:	bfce      	itee	gt
 800a876:	463a      	movgt	r2, r7
 800a878:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a87c:	465a      	movle	r2, fp
 800a87e:	4659      	mov	r1, fp
 800a880:	463d      	mov	r5, r7
 800a882:	bfd4      	ite	le
 800a884:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a888:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a88c:	4630      	mov	r0, r6
 800a88e:	ee10 2a10 	vmov	r2, s0
 800a892:	460b      	mov	r3, r1
 800a894:	4629      	mov	r1, r5
 800a896:	f7f5 ffe1 	bl	800085c <__aeabi_ddiv>
 800a89a:	ec41 0b10 	vmov	d0, r0, r1
 800a89e:	b003      	add	sp, #12
 800a8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a8a4 <__copybits>:
 800a8a4:	3901      	subs	r1, #1
 800a8a6:	b510      	push	{r4, lr}
 800a8a8:	1149      	asrs	r1, r1, #5
 800a8aa:	6914      	ldr	r4, [r2, #16]
 800a8ac:	3101      	adds	r1, #1
 800a8ae:	f102 0314 	add.w	r3, r2, #20
 800a8b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a8b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a8ba:	42a3      	cmp	r3, r4
 800a8bc:	4602      	mov	r2, r0
 800a8be:	d303      	bcc.n	800a8c8 <__copybits+0x24>
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	428a      	cmp	r2, r1
 800a8c4:	d305      	bcc.n	800a8d2 <__copybits+0x2e>
 800a8c6:	bd10      	pop	{r4, pc}
 800a8c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8cc:	f840 2b04 	str.w	r2, [r0], #4
 800a8d0:	e7f3      	b.n	800a8ba <__copybits+0x16>
 800a8d2:	f842 3b04 	str.w	r3, [r2], #4
 800a8d6:	e7f4      	b.n	800a8c2 <__copybits+0x1e>

0800a8d8 <__any_on>:
 800a8d8:	f100 0214 	add.w	r2, r0, #20
 800a8dc:	6900      	ldr	r0, [r0, #16]
 800a8de:	114b      	asrs	r3, r1, #5
 800a8e0:	4298      	cmp	r0, r3
 800a8e2:	b510      	push	{r4, lr}
 800a8e4:	db11      	blt.n	800a90a <__any_on+0x32>
 800a8e6:	dd0a      	ble.n	800a8fe <__any_on+0x26>
 800a8e8:	f011 011f 	ands.w	r1, r1, #31
 800a8ec:	d007      	beq.n	800a8fe <__any_on+0x26>
 800a8ee:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a8f2:	fa24 f001 	lsr.w	r0, r4, r1
 800a8f6:	fa00 f101 	lsl.w	r1, r0, r1
 800a8fa:	428c      	cmp	r4, r1
 800a8fc:	d10b      	bne.n	800a916 <__any_on+0x3e>
 800a8fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a902:	4293      	cmp	r3, r2
 800a904:	d803      	bhi.n	800a90e <__any_on+0x36>
 800a906:	2000      	movs	r0, #0
 800a908:	bd10      	pop	{r4, pc}
 800a90a:	4603      	mov	r3, r0
 800a90c:	e7f7      	b.n	800a8fe <__any_on+0x26>
 800a90e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a912:	2900      	cmp	r1, #0
 800a914:	d0f5      	beq.n	800a902 <__any_on+0x2a>
 800a916:	2001      	movs	r0, #1
 800a918:	e7f6      	b.n	800a908 <__any_on+0x30>

0800a91a <_calloc_r>:
 800a91a:	b538      	push	{r3, r4, r5, lr}
 800a91c:	fb02 f401 	mul.w	r4, r2, r1
 800a920:	4621      	mov	r1, r4
 800a922:	f000 f857 	bl	800a9d4 <_malloc_r>
 800a926:	4605      	mov	r5, r0
 800a928:	b118      	cbz	r0, 800a932 <_calloc_r+0x18>
 800a92a:	4622      	mov	r2, r4
 800a92c:	2100      	movs	r1, #0
 800a92e:	f7fc ff4b 	bl	80077c8 <memset>
 800a932:	4628      	mov	r0, r5
 800a934:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a938 <_free_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4605      	mov	r5, r0
 800a93c:	2900      	cmp	r1, #0
 800a93e:	d045      	beq.n	800a9cc <_free_r+0x94>
 800a940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a944:	1f0c      	subs	r4, r1, #4
 800a946:	2b00      	cmp	r3, #0
 800a948:	bfb8      	it	lt
 800a94a:	18e4      	addlt	r4, r4, r3
 800a94c:	f000 fa36 	bl	800adbc <__malloc_lock>
 800a950:	4a1f      	ldr	r2, [pc, #124]	; (800a9d0 <_free_r+0x98>)
 800a952:	6813      	ldr	r3, [r2, #0]
 800a954:	4610      	mov	r0, r2
 800a956:	b933      	cbnz	r3, 800a966 <_free_r+0x2e>
 800a958:	6063      	str	r3, [r4, #4]
 800a95a:	6014      	str	r4, [r2, #0]
 800a95c:	4628      	mov	r0, r5
 800a95e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a962:	f000 ba2c 	b.w	800adbe <__malloc_unlock>
 800a966:	42a3      	cmp	r3, r4
 800a968:	d90c      	bls.n	800a984 <_free_r+0x4c>
 800a96a:	6821      	ldr	r1, [r4, #0]
 800a96c:	1862      	adds	r2, r4, r1
 800a96e:	4293      	cmp	r3, r2
 800a970:	bf04      	itt	eq
 800a972:	681a      	ldreq	r2, [r3, #0]
 800a974:	685b      	ldreq	r3, [r3, #4]
 800a976:	6063      	str	r3, [r4, #4]
 800a978:	bf04      	itt	eq
 800a97a:	1852      	addeq	r2, r2, r1
 800a97c:	6022      	streq	r2, [r4, #0]
 800a97e:	6004      	str	r4, [r0, #0]
 800a980:	e7ec      	b.n	800a95c <_free_r+0x24>
 800a982:	4613      	mov	r3, r2
 800a984:	685a      	ldr	r2, [r3, #4]
 800a986:	b10a      	cbz	r2, 800a98c <_free_r+0x54>
 800a988:	42a2      	cmp	r2, r4
 800a98a:	d9fa      	bls.n	800a982 <_free_r+0x4a>
 800a98c:	6819      	ldr	r1, [r3, #0]
 800a98e:	1858      	adds	r0, r3, r1
 800a990:	42a0      	cmp	r0, r4
 800a992:	d10b      	bne.n	800a9ac <_free_r+0x74>
 800a994:	6820      	ldr	r0, [r4, #0]
 800a996:	4401      	add	r1, r0
 800a998:	1858      	adds	r0, r3, r1
 800a99a:	4282      	cmp	r2, r0
 800a99c:	6019      	str	r1, [r3, #0]
 800a99e:	d1dd      	bne.n	800a95c <_free_r+0x24>
 800a9a0:	6810      	ldr	r0, [r2, #0]
 800a9a2:	6852      	ldr	r2, [r2, #4]
 800a9a4:	605a      	str	r2, [r3, #4]
 800a9a6:	4401      	add	r1, r0
 800a9a8:	6019      	str	r1, [r3, #0]
 800a9aa:	e7d7      	b.n	800a95c <_free_r+0x24>
 800a9ac:	d902      	bls.n	800a9b4 <_free_r+0x7c>
 800a9ae:	230c      	movs	r3, #12
 800a9b0:	602b      	str	r3, [r5, #0]
 800a9b2:	e7d3      	b.n	800a95c <_free_r+0x24>
 800a9b4:	6820      	ldr	r0, [r4, #0]
 800a9b6:	1821      	adds	r1, r4, r0
 800a9b8:	428a      	cmp	r2, r1
 800a9ba:	bf04      	itt	eq
 800a9bc:	6811      	ldreq	r1, [r2, #0]
 800a9be:	6852      	ldreq	r2, [r2, #4]
 800a9c0:	6062      	str	r2, [r4, #4]
 800a9c2:	bf04      	itt	eq
 800a9c4:	1809      	addeq	r1, r1, r0
 800a9c6:	6021      	streq	r1, [r4, #0]
 800a9c8:	605c      	str	r4, [r3, #4]
 800a9ca:	e7c7      	b.n	800a95c <_free_r+0x24>
 800a9cc:	bd38      	pop	{r3, r4, r5, pc}
 800a9ce:	bf00      	nop
 800a9d0:	2000023c 	.word	0x2000023c

0800a9d4 <_malloc_r>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	1ccd      	adds	r5, r1, #3
 800a9d8:	f025 0503 	bic.w	r5, r5, #3
 800a9dc:	3508      	adds	r5, #8
 800a9de:	2d0c      	cmp	r5, #12
 800a9e0:	bf38      	it	cc
 800a9e2:	250c      	movcc	r5, #12
 800a9e4:	2d00      	cmp	r5, #0
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	db01      	blt.n	800a9ee <_malloc_r+0x1a>
 800a9ea:	42a9      	cmp	r1, r5
 800a9ec:	d903      	bls.n	800a9f6 <_malloc_r+0x22>
 800a9ee:	230c      	movs	r3, #12
 800a9f0:	6033      	str	r3, [r6, #0]
 800a9f2:	2000      	movs	r0, #0
 800a9f4:	bd70      	pop	{r4, r5, r6, pc}
 800a9f6:	f000 f9e1 	bl	800adbc <__malloc_lock>
 800a9fa:	4a21      	ldr	r2, [pc, #132]	; (800aa80 <_malloc_r+0xac>)
 800a9fc:	6814      	ldr	r4, [r2, #0]
 800a9fe:	4621      	mov	r1, r4
 800aa00:	b991      	cbnz	r1, 800aa28 <_malloc_r+0x54>
 800aa02:	4c20      	ldr	r4, [pc, #128]	; (800aa84 <_malloc_r+0xb0>)
 800aa04:	6823      	ldr	r3, [r4, #0]
 800aa06:	b91b      	cbnz	r3, 800aa10 <_malloc_r+0x3c>
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f000 f98f 	bl	800ad2c <_sbrk_r>
 800aa0e:	6020      	str	r0, [r4, #0]
 800aa10:	4629      	mov	r1, r5
 800aa12:	4630      	mov	r0, r6
 800aa14:	f000 f98a 	bl	800ad2c <_sbrk_r>
 800aa18:	1c43      	adds	r3, r0, #1
 800aa1a:	d124      	bne.n	800aa66 <_malloc_r+0x92>
 800aa1c:	230c      	movs	r3, #12
 800aa1e:	6033      	str	r3, [r6, #0]
 800aa20:	4630      	mov	r0, r6
 800aa22:	f000 f9cc 	bl	800adbe <__malloc_unlock>
 800aa26:	e7e4      	b.n	800a9f2 <_malloc_r+0x1e>
 800aa28:	680b      	ldr	r3, [r1, #0]
 800aa2a:	1b5b      	subs	r3, r3, r5
 800aa2c:	d418      	bmi.n	800aa60 <_malloc_r+0x8c>
 800aa2e:	2b0b      	cmp	r3, #11
 800aa30:	d90f      	bls.n	800aa52 <_malloc_r+0x7e>
 800aa32:	600b      	str	r3, [r1, #0]
 800aa34:	50cd      	str	r5, [r1, r3]
 800aa36:	18cc      	adds	r4, r1, r3
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f000 f9c0 	bl	800adbe <__malloc_unlock>
 800aa3e:	f104 000b 	add.w	r0, r4, #11
 800aa42:	1d23      	adds	r3, r4, #4
 800aa44:	f020 0007 	bic.w	r0, r0, #7
 800aa48:	1ac3      	subs	r3, r0, r3
 800aa4a:	d0d3      	beq.n	800a9f4 <_malloc_r+0x20>
 800aa4c:	425a      	negs	r2, r3
 800aa4e:	50e2      	str	r2, [r4, r3]
 800aa50:	e7d0      	b.n	800a9f4 <_malloc_r+0x20>
 800aa52:	428c      	cmp	r4, r1
 800aa54:	684b      	ldr	r3, [r1, #4]
 800aa56:	bf16      	itet	ne
 800aa58:	6063      	strne	r3, [r4, #4]
 800aa5a:	6013      	streq	r3, [r2, #0]
 800aa5c:	460c      	movne	r4, r1
 800aa5e:	e7eb      	b.n	800aa38 <_malloc_r+0x64>
 800aa60:	460c      	mov	r4, r1
 800aa62:	6849      	ldr	r1, [r1, #4]
 800aa64:	e7cc      	b.n	800aa00 <_malloc_r+0x2c>
 800aa66:	1cc4      	adds	r4, r0, #3
 800aa68:	f024 0403 	bic.w	r4, r4, #3
 800aa6c:	42a0      	cmp	r0, r4
 800aa6e:	d005      	beq.n	800aa7c <_malloc_r+0xa8>
 800aa70:	1a21      	subs	r1, r4, r0
 800aa72:	4630      	mov	r0, r6
 800aa74:	f000 f95a 	bl	800ad2c <_sbrk_r>
 800aa78:	3001      	adds	r0, #1
 800aa7a:	d0cf      	beq.n	800aa1c <_malloc_r+0x48>
 800aa7c:	6025      	str	r5, [r4, #0]
 800aa7e:	e7db      	b.n	800aa38 <_malloc_r+0x64>
 800aa80:	2000023c 	.word	0x2000023c
 800aa84:	20000240 	.word	0x20000240

0800aa88 <__ssputs_r>:
 800aa88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa8c:	688e      	ldr	r6, [r1, #8]
 800aa8e:	429e      	cmp	r6, r3
 800aa90:	4682      	mov	sl, r0
 800aa92:	460c      	mov	r4, r1
 800aa94:	4690      	mov	r8, r2
 800aa96:	4699      	mov	r9, r3
 800aa98:	d837      	bhi.n	800ab0a <__ssputs_r+0x82>
 800aa9a:	898a      	ldrh	r2, [r1, #12]
 800aa9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aaa0:	d031      	beq.n	800ab06 <__ssputs_r+0x7e>
 800aaa2:	6825      	ldr	r5, [r4, #0]
 800aaa4:	6909      	ldr	r1, [r1, #16]
 800aaa6:	1a6f      	subs	r7, r5, r1
 800aaa8:	6965      	ldr	r5, [r4, #20]
 800aaaa:	2302      	movs	r3, #2
 800aaac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aab0:	fb95 f5f3 	sdiv	r5, r5, r3
 800aab4:	f109 0301 	add.w	r3, r9, #1
 800aab8:	443b      	add	r3, r7
 800aaba:	429d      	cmp	r5, r3
 800aabc:	bf38      	it	cc
 800aabe:	461d      	movcc	r5, r3
 800aac0:	0553      	lsls	r3, r2, #21
 800aac2:	d530      	bpl.n	800ab26 <__ssputs_r+0x9e>
 800aac4:	4629      	mov	r1, r5
 800aac6:	f7ff ff85 	bl	800a9d4 <_malloc_r>
 800aaca:	4606      	mov	r6, r0
 800aacc:	b950      	cbnz	r0, 800aae4 <__ssputs_r+0x5c>
 800aace:	230c      	movs	r3, #12
 800aad0:	f8ca 3000 	str.w	r3, [sl]
 800aad4:	89a3      	ldrh	r3, [r4, #12]
 800aad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aada:	81a3      	strh	r3, [r4, #12]
 800aadc:	f04f 30ff 	mov.w	r0, #4294967295
 800aae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aae4:	463a      	mov	r2, r7
 800aae6:	6921      	ldr	r1, [r4, #16]
 800aae8:	f7ff fb0e 	bl	800a108 <memcpy>
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aaf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aaf6:	81a3      	strh	r3, [r4, #12]
 800aaf8:	6126      	str	r6, [r4, #16]
 800aafa:	6165      	str	r5, [r4, #20]
 800aafc:	443e      	add	r6, r7
 800aafe:	1bed      	subs	r5, r5, r7
 800ab00:	6026      	str	r6, [r4, #0]
 800ab02:	60a5      	str	r5, [r4, #8]
 800ab04:	464e      	mov	r6, r9
 800ab06:	454e      	cmp	r6, r9
 800ab08:	d900      	bls.n	800ab0c <__ssputs_r+0x84>
 800ab0a:	464e      	mov	r6, r9
 800ab0c:	4632      	mov	r2, r6
 800ab0e:	4641      	mov	r1, r8
 800ab10:	6820      	ldr	r0, [r4, #0]
 800ab12:	f000 f93a 	bl	800ad8a <memmove>
 800ab16:	68a3      	ldr	r3, [r4, #8]
 800ab18:	1b9b      	subs	r3, r3, r6
 800ab1a:	60a3      	str	r3, [r4, #8]
 800ab1c:	6823      	ldr	r3, [r4, #0]
 800ab1e:	441e      	add	r6, r3
 800ab20:	6026      	str	r6, [r4, #0]
 800ab22:	2000      	movs	r0, #0
 800ab24:	e7dc      	b.n	800aae0 <__ssputs_r+0x58>
 800ab26:	462a      	mov	r2, r5
 800ab28:	f000 f94a 	bl	800adc0 <_realloc_r>
 800ab2c:	4606      	mov	r6, r0
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	d1e2      	bne.n	800aaf8 <__ssputs_r+0x70>
 800ab32:	6921      	ldr	r1, [r4, #16]
 800ab34:	4650      	mov	r0, sl
 800ab36:	f7ff feff 	bl	800a938 <_free_r>
 800ab3a:	e7c8      	b.n	800aace <__ssputs_r+0x46>

0800ab3c <_svfiprintf_r>:
 800ab3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab40:	461d      	mov	r5, r3
 800ab42:	898b      	ldrh	r3, [r1, #12]
 800ab44:	061f      	lsls	r7, r3, #24
 800ab46:	b09d      	sub	sp, #116	; 0x74
 800ab48:	4680      	mov	r8, r0
 800ab4a:	460c      	mov	r4, r1
 800ab4c:	4616      	mov	r6, r2
 800ab4e:	d50f      	bpl.n	800ab70 <_svfiprintf_r+0x34>
 800ab50:	690b      	ldr	r3, [r1, #16]
 800ab52:	b96b      	cbnz	r3, 800ab70 <_svfiprintf_r+0x34>
 800ab54:	2140      	movs	r1, #64	; 0x40
 800ab56:	f7ff ff3d 	bl	800a9d4 <_malloc_r>
 800ab5a:	6020      	str	r0, [r4, #0]
 800ab5c:	6120      	str	r0, [r4, #16]
 800ab5e:	b928      	cbnz	r0, 800ab6c <_svfiprintf_r+0x30>
 800ab60:	230c      	movs	r3, #12
 800ab62:	f8c8 3000 	str.w	r3, [r8]
 800ab66:	f04f 30ff 	mov.w	r0, #4294967295
 800ab6a:	e0c8      	b.n	800acfe <_svfiprintf_r+0x1c2>
 800ab6c:	2340      	movs	r3, #64	; 0x40
 800ab6e:	6163      	str	r3, [r4, #20]
 800ab70:	2300      	movs	r3, #0
 800ab72:	9309      	str	r3, [sp, #36]	; 0x24
 800ab74:	2320      	movs	r3, #32
 800ab76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab7a:	2330      	movs	r3, #48	; 0x30
 800ab7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab80:	9503      	str	r5, [sp, #12]
 800ab82:	f04f 0b01 	mov.w	fp, #1
 800ab86:	4637      	mov	r7, r6
 800ab88:	463d      	mov	r5, r7
 800ab8a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ab8e:	b10b      	cbz	r3, 800ab94 <_svfiprintf_r+0x58>
 800ab90:	2b25      	cmp	r3, #37	; 0x25
 800ab92:	d13e      	bne.n	800ac12 <_svfiprintf_r+0xd6>
 800ab94:	ebb7 0a06 	subs.w	sl, r7, r6
 800ab98:	d00b      	beq.n	800abb2 <_svfiprintf_r+0x76>
 800ab9a:	4653      	mov	r3, sl
 800ab9c:	4632      	mov	r2, r6
 800ab9e:	4621      	mov	r1, r4
 800aba0:	4640      	mov	r0, r8
 800aba2:	f7ff ff71 	bl	800aa88 <__ssputs_r>
 800aba6:	3001      	adds	r0, #1
 800aba8:	f000 80a4 	beq.w	800acf4 <_svfiprintf_r+0x1b8>
 800abac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abae:	4453      	add	r3, sl
 800abb0:	9309      	str	r3, [sp, #36]	; 0x24
 800abb2:	783b      	ldrb	r3, [r7, #0]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	f000 809d 	beq.w	800acf4 <_svfiprintf_r+0x1b8>
 800abba:	2300      	movs	r3, #0
 800abbc:	f04f 32ff 	mov.w	r2, #4294967295
 800abc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abc4:	9304      	str	r3, [sp, #16]
 800abc6:	9307      	str	r3, [sp, #28]
 800abc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abcc:	931a      	str	r3, [sp, #104]	; 0x68
 800abce:	462f      	mov	r7, r5
 800abd0:	2205      	movs	r2, #5
 800abd2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800abd6:	4850      	ldr	r0, [pc, #320]	; (800ad18 <_svfiprintf_r+0x1dc>)
 800abd8:	f7f5 fb0a 	bl	80001f0 <memchr>
 800abdc:	9b04      	ldr	r3, [sp, #16]
 800abde:	b9d0      	cbnz	r0, 800ac16 <_svfiprintf_r+0xda>
 800abe0:	06d9      	lsls	r1, r3, #27
 800abe2:	bf44      	itt	mi
 800abe4:	2220      	movmi	r2, #32
 800abe6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800abea:	071a      	lsls	r2, r3, #28
 800abec:	bf44      	itt	mi
 800abee:	222b      	movmi	r2, #43	; 0x2b
 800abf0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800abf4:	782a      	ldrb	r2, [r5, #0]
 800abf6:	2a2a      	cmp	r2, #42	; 0x2a
 800abf8:	d015      	beq.n	800ac26 <_svfiprintf_r+0xea>
 800abfa:	9a07      	ldr	r2, [sp, #28]
 800abfc:	462f      	mov	r7, r5
 800abfe:	2000      	movs	r0, #0
 800ac00:	250a      	movs	r5, #10
 800ac02:	4639      	mov	r1, r7
 800ac04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac08:	3b30      	subs	r3, #48	; 0x30
 800ac0a:	2b09      	cmp	r3, #9
 800ac0c:	d94d      	bls.n	800acaa <_svfiprintf_r+0x16e>
 800ac0e:	b1b8      	cbz	r0, 800ac40 <_svfiprintf_r+0x104>
 800ac10:	e00f      	b.n	800ac32 <_svfiprintf_r+0xf6>
 800ac12:	462f      	mov	r7, r5
 800ac14:	e7b8      	b.n	800ab88 <_svfiprintf_r+0x4c>
 800ac16:	4a40      	ldr	r2, [pc, #256]	; (800ad18 <_svfiprintf_r+0x1dc>)
 800ac18:	1a80      	subs	r0, r0, r2
 800ac1a:	fa0b f000 	lsl.w	r0, fp, r0
 800ac1e:	4318      	orrs	r0, r3
 800ac20:	9004      	str	r0, [sp, #16]
 800ac22:	463d      	mov	r5, r7
 800ac24:	e7d3      	b.n	800abce <_svfiprintf_r+0x92>
 800ac26:	9a03      	ldr	r2, [sp, #12]
 800ac28:	1d11      	adds	r1, r2, #4
 800ac2a:	6812      	ldr	r2, [r2, #0]
 800ac2c:	9103      	str	r1, [sp, #12]
 800ac2e:	2a00      	cmp	r2, #0
 800ac30:	db01      	blt.n	800ac36 <_svfiprintf_r+0xfa>
 800ac32:	9207      	str	r2, [sp, #28]
 800ac34:	e004      	b.n	800ac40 <_svfiprintf_r+0x104>
 800ac36:	4252      	negs	r2, r2
 800ac38:	f043 0302 	orr.w	r3, r3, #2
 800ac3c:	9207      	str	r2, [sp, #28]
 800ac3e:	9304      	str	r3, [sp, #16]
 800ac40:	783b      	ldrb	r3, [r7, #0]
 800ac42:	2b2e      	cmp	r3, #46	; 0x2e
 800ac44:	d10c      	bne.n	800ac60 <_svfiprintf_r+0x124>
 800ac46:	787b      	ldrb	r3, [r7, #1]
 800ac48:	2b2a      	cmp	r3, #42	; 0x2a
 800ac4a:	d133      	bne.n	800acb4 <_svfiprintf_r+0x178>
 800ac4c:	9b03      	ldr	r3, [sp, #12]
 800ac4e:	1d1a      	adds	r2, r3, #4
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	9203      	str	r2, [sp, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	bfb8      	it	lt
 800ac58:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac5c:	3702      	adds	r7, #2
 800ac5e:	9305      	str	r3, [sp, #20]
 800ac60:	4d2e      	ldr	r5, [pc, #184]	; (800ad1c <_svfiprintf_r+0x1e0>)
 800ac62:	7839      	ldrb	r1, [r7, #0]
 800ac64:	2203      	movs	r2, #3
 800ac66:	4628      	mov	r0, r5
 800ac68:	f7f5 fac2 	bl	80001f0 <memchr>
 800ac6c:	b138      	cbz	r0, 800ac7e <_svfiprintf_r+0x142>
 800ac6e:	2340      	movs	r3, #64	; 0x40
 800ac70:	1b40      	subs	r0, r0, r5
 800ac72:	fa03 f000 	lsl.w	r0, r3, r0
 800ac76:	9b04      	ldr	r3, [sp, #16]
 800ac78:	4303      	orrs	r3, r0
 800ac7a:	3701      	adds	r7, #1
 800ac7c:	9304      	str	r3, [sp, #16]
 800ac7e:	7839      	ldrb	r1, [r7, #0]
 800ac80:	4827      	ldr	r0, [pc, #156]	; (800ad20 <_svfiprintf_r+0x1e4>)
 800ac82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac86:	2206      	movs	r2, #6
 800ac88:	1c7e      	adds	r6, r7, #1
 800ac8a:	f7f5 fab1 	bl	80001f0 <memchr>
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	d038      	beq.n	800ad04 <_svfiprintf_r+0x1c8>
 800ac92:	4b24      	ldr	r3, [pc, #144]	; (800ad24 <_svfiprintf_r+0x1e8>)
 800ac94:	bb13      	cbnz	r3, 800acdc <_svfiprintf_r+0x1a0>
 800ac96:	9b03      	ldr	r3, [sp, #12]
 800ac98:	3307      	adds	r3, #7
 800ac9a:	f023 0307 	bic.w	r3, r3, #7
 800ac9e:	3308      	adds	r3, #8
 800aca0:	9303      	str	r3, [sp, #12]
 800aca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca4:	444b      	add	r3, r9
 800aca6:	9309      	str	r3, [sp, #36]	; 0x24
 800aca8:	e76d      	b.n	800ab86 <_svfiprintf_r+0x4a>
 800acaa:	fb05 3202 	mla	r2, r5, r2, r3
 800acae:	2001      	movs	r0, #1
 800acb0:	460f      	mov	r7, r1
 800acb2:	e7a6      	b.n	800ac02 <_svfiprintf_r+0xc6>
 800acb4:	2300      	movs	r3, #0
 800acb6:	3701      	adds	r7, #1
 800acb8:	9305      	str	r3, [sp, #20]
 800acba:	4619      	mov	r1, r3
 800acbc:	250a      	movs	r5, #10
 800acbe:	4638      	mov	r0, r7
 800acc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acc4:	3a30      	subs	r2, #48	; 0x30
 800acc6:	2a09      	cmp	r2, #9
 800acc8:	d903      	bls.n	800acd2 <_svfiprintf_r+0x196>
 800acca:	2b00      	cmp	r3, #0
 800accc:	d0c8      	beq.n	800ac60 <_svfiprintf_r+0x124>
 800acce:	9105      	str	r1, [sp, #20]
 800acd0:	e7c6      	b.n	800ac60 <_svfiprintf_r+0x124>
 800acd2:	fb05 2101 	mla	r1, r5, r1, r2
 800acd6:	2301      	movs	r3, #1
 800acd8:	4607      	mov	r7, r0
 800acda:	e7f0      	b.n	800acbe <_svfiprintf_r+0x182>
 800acdc:	ab03      	add	r3, sp, #12
 800acde:	9300      	str	r3, [sp, #0]
 800ace0:	4622      	mov	r2, r4
 800ace2:	4b11      	ldr	r3, [pc, #68]	; (800ad28 <_svfiprintf_r+0x1ec>)
 800ace4:	a904      	add	r1, sp, #16
 800ace6:	4640      	mov	r0, r8
 800ace8:	f7fc fe0a 	bl	8007900 <_printf_float>
 800acec:	f1b0 3fff 	cmp.w	r0, #4294967295
 800acf0:	4681      	mov	r9, r0
 800acf2:	d1d6      	bne.n	800aca2 <_svfiprintf_r+0x166>
 800acf4:	89a3      	ldrh	r3, [r4, #12]
 800acf6:	065b      	lsls	r3, r3, #25
 800acf8:	f53f af35 	bmi.w	800ab66 <_svfiprintf_r+0x2a>
 800acfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800acfe:	b01d      	add	sp, #116	; 0x74
 800ad00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad04:	ab03      	add	r3, sp, #12
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	4622      	mov	r2, r4
 800ad0a:	4b07      	ldr	r3, [pc, #28]	; (800ad28 <_svfiprintf_r+0x1ec>)
 800ad0c:	a904      	add	r1, sp, #16
 800ad0e:	4640      	mov	r0, r8
 800ad10:	f7fd f8ac 	bl	8007e6c <_printf_i>
 800ad14:	e7ea      	b.n	800acec <_svfiprintf_r+0x1b0>
 800ad16:	bf00      	nop
 800ad18:	0800b32c 	.word	0x0800b32c
 800ad1c:	0800b332 	.word	0x0800b332
 800ad20:	0800b336 	.word	0x0800b336
 800ad24:	08007901 	.word	0x08007901
 800ad28:	0800aa89 	.word	0x0800aa89

0800ad2c <_sbrk_r>:
 800ad2c:	b538      	push	{r3, r4, r5, lr}
 800ad2e:	4c06      	ldr	r4, [pc, #24]	; (800ad48 <_sbrk_r+0x1c>)
 800ad30:	2300      	movs	r3, #0
 800ad32:	4605      	mov	r5, r0
 800ad34:	4608      	mov	r0, r1
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	f7f8 f9c0 	bl	80030bc <_sbrk>
 800ad3c:	1c43      	adds	r3, r0, #1
 800ad3e:	d102      	bne.n	800ad46 <_sbrk_r+0x1a>
 800ad40:	6823      	ldr	r3, [r4, #0]
 800ad42:	b103      	cbz	r3, 800ad46 <_sbrk_r+0x1a>
 800ad44:	602b      	str	r3, [r5, #0]
 800ad46:	bd38      	pop	{r3, r4, r5, pc}
 800ad48:	20000590 	.word	0x20000590

0800ad4c <strncmp>:
 800ad4c:	b510      	push	{r4, lr}
 800ad4e:	b16a      	cbz	r2, 800ad6c <strncmp+0x20>
 800ad50:	3901      	subs	r1, #1
 800ad52:	1884      	adds	r4, r0, r2
 800ad54:	f810 3b01 	ldrb.w	r3, [r0], #1
 800ad58:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d103      	bne.n	800ad68 <strncmp+0x1c>
 800ad60:	42a0      	cmp	r0, r4
 800ad62:	d001      	beq.n	800ad68 <strncmp+0x1c>
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d1f5      	bne.n	800ad54 <strncmp+0x8>
 800ad68:	1a98      	subs	r0, r3, r2
 800ad6a:	bd10      	pop	{r4, pc}
 800ad6c:	4610      	mov	r0, r2
 800ad6e:	e7fc      	b.n	800ad6a <strncmp+0x1e>

0800ad70 <__ascii_wctomb>:
 800ad70:	b149      	cbz	r1, 800ad86 <__ascii_wctomb+0x16>
 800ad72:	2aff      	cmp	r2, #255	; 0xff
 800ad74:	bf85      	ittet	hi
 800ad76:	238a      	movhi	r3, #138	; 0x8a
 800ad78:	6003      	strhi	r3, [r0, #0]
 800ad7a:	700a      	strbls	r2, [r1, #0]
 800ad7c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad80:	bf98      	it	ls
 800ad82:	2001      	movls	r0, #1
 800ad84:	4770      	bx	lr
 800ad86:	4608      	mov	r0, r1
 800ad88:	4770      	bx	lr

0800ad8a <memmove>:
 800ad8a:	4288      	cmp	r0, r1
 800ad8c:	b510      	push	{r4, lr}
 800ad8e:	eb01 0302 	add.w	r3, r1, r2
 800ad92:	d807      	bhi.n	800ada4 <memmove+0x1a>
 800ad94:	1e42      	subs	r2, r0, #1
 800ad96:	4299      	cmp	r1, r3
 800ad98:	d00a      	beq.n	800adb0 <memmove+0x26>
 800ad9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad9e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ada2:	e7f8      	b.n	800ad96 <memmove+0xc>
 800ada4:	4283      	cmp	r3, r0
 800ada6:	d9f5      	bls.n	800ad94 <memmove+0xa>
 800ada8:	1881      	adds	r1, r0, r2
 800adaa:	1ad2      	subs	r2, r2, r3
 800adac:	42d3      	cmn	r3, r2
 800adae:	d100      	bne.n	800adb2 <memmove+0x28>
 800adb0:	bd10      	pop	{r4, pc}
 800adb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800adb6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800adba:	e7f7      	b.n	800adac <memmove+0x22>

0800adbc <__malloc_lock>:
 800adbc:	4770      	bx	lr

0800adbe <__malloc_unlock>:
 800adbe:	4770      	bx	lr

0800adc0 <_realloc_r>:
 800adc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc2:	4607      	mov	r7, r0
 800adc4:	4614      	mov	r4, r2
 800adc6:	460e      	mov	r6, r1
 800adc8:	b921      	cbnz	r1, 800add4 <_realloc_r+0x14>
 800adca:	4611      	mov	r1, r2
 800adcc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800add0:	f7ff be00 	b.w	800a9d4 <_malloc_r>
 800add4:	b922      	cbnz	r2, 800ade0 <_realloc_r+0x20>
 800add6:	f7ff fdaf 	bl	800a938 <_free_r>
 800adda:	4625      	mov	r5, r4
 800addc:	4628      	mov	r0, r5
 800adde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ade0:	f000 f814 	bl	800ae0c <_malloc_usable_size_r>
 800ade4:	42a0      	cmp	r0, r4
 800ade6:	d20f      	bcs.n	800ae08 <_realloc_r+0x48>
 800ade8:	4621      	mov	r1, r4
 800adea:	4638      	mov	r0, r7
 800adec:	f7ff fdf2 	bl	800a9d4 <_malloc_r>
 800adf0:	4605      	mov	r5, r0
 800adf2:	2800      	cmp	r0, #0
 800adf4:	d0f2      	beq.n	800addc <_realloc_r+0x1c>
 800adf6:	4631      	mov	r1, r6
 800adf8:	4622      	mov	r2, r4
 800adfa:	f7ff f985 	bl	800a108 <memcpy>
 800adfe:	4631      	mov	r1, r6
 800ae00:	4638      	mov	r0, r7
 800ae02:	f7ff fd99 	bl	800a938 <_free_r>
 800ae06:	e7e9      	b.n	800addc <_realloc_r+0x1c>
 800ae08:	4635      	mov	r5, r6
 800ae0a:	e7e7      	b.n	800addc <_realloc_r+0x1c>

0800ae0c <_malloc_usable_size_r>:
 800ae0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae10:	1f18      	subs	r0, r3, #4
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	bfbc      	itt	lt
 800ae16:	580b      	ldrlt	r3, [r1, r0]
 800ae18:	18c0      	addlt	r0, r0, r3
 800ae1a:	4770      	bx	lr

0800ae1c <_init>:
 800ae1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae1e:	bf00      	nop
 800ae20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae22:	bc08      	pop	{r3}
 800ae24:	469e      	mov	lr, r3
 800ae26:	4770      	bx	lr

0800ae28 <_fini>:
 800ae28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae2a:	bf00      	nop
 800ae2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae2e:	bc08      	pop	{r3}
 800ae30:	469e      	mov	lr, r3
 800ae32:	4770      	bx	lr
