// Seed: 70715335
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4
);
  always @(posedge 1) begin
    id_4 = 1;
  end
endmodule
