Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Apr 29 23:55:57 2019
| Host         : 0027fb2bf205 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mitx_petalinux_wrapper_timing_summary_routed.rpt -rpx mitx_petalinux_wrapper_timing_summary_routed.rpx
| Design       : mitx_petalinux_wrapper
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.213        0.000                      0               107831        0.033        0.000                      0               107831        1.100        0.000                       0                 50896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_fpga_0                                                    {0.000 5.000}        10.000          100.000         
pl_clk_p                                                      {0.000 2.500}        5.000           200.000         
  clk_out1_mitx_petalinux_clk_wiz_0_1                         {0.000 40.690}       81.380          12.288          
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {0.000 162.761}      325.521         3.072           
  clkfbout_mitx_petalinux_clk_wiz_0_1                         {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                          1.213        0.000                      0               107335        0.033        0.000                      0               107335        4.220        0.000                       0                 50727  
pl_clk_p                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mitx_petalinux_clk_wiz_0_1                              80.143        0.000                      0                    2        0.314        0.000                      0                    2       40.290        0.000                       0                     4  
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      156.502        0.000                      0                  285        0.239        0.000                      0                  285      162.361        0.000                       0                   161  
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                                                                                                                                          43.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clk_out1_mitx_petalinux_clk_wiz_0_1                            75.966        0.000                      0                    1        1.700        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                ----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                         clk_fpga_0                                                clk_fpga_0                                                      4.851        0.000                      0                  175        0.304        0.000                      0                  175  
**async_default**                                         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      323.692        0.000                      0                   34        0.304        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 1.638ns (20.850%)  route 6.218ns (79.150%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[14])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[14]
                         net (fo=2, routed)           1.006     6.285    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[46]
    SLICE_X26Y296        LUT3 (Prop_lut3_I1_O)        0.053     6.338 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[110]_INST_0/O
                         net (fo=59, routed)          5.213    11.550    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WDATA[14]
    SLICE_X68Y176        LUT3 (Prop_lut3_I0_O)        0.053    11.603 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing[14]_i_1/O
                         net (fo=1, routed)           0.000    11.603    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing0[14]
    SLICE_X68Y176        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.277    12.820    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X68Y176        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing_reg[14]/C
                         clock pessimism              0.115    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X68Y176        FDRE (Setup_fdre_C_D)        0.035    12.816    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_user_writing_reg[14]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 1.506ns (19.180%)  route 6.346ns (80.819%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[1])
                                                      1.400     5.147 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WSTRB[1]
                         net (fo=2, routed)           0.845     5.992    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wstrb[5]
    SLICE_X26Y299        LUT3 (Prop_lut3_I1_O)        0.053     6.045 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wstrb[13]_INST_0/O
                         net (fo=440, routed)         5.501    11.546    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WSTRB[1]
    SLICE_X66Y177        LUT3 (Prop_lut3_I1_O)        0.053    11.599 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[12]_i_1/O
                         net (fo=1, routed)           0.000    11.599    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press0[12]
    SLICE_X66Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.278    12.821    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X66Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[12]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X66Y177        FDRE (Setup_fdre_C_D)        0.035    12.817    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[12]
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 1.918ns (23.906%)  route 6.105ns (76.094%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 13.172 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARADDR[24])
                                                      1.420     5.167 f  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ARADDR[24]
                         net (fo=2, routed)           1.148     6.315    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[56]
    SLICE_X26Y293        LUT6 (Prop_lut6_I0_O)        0.053     6.368 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_7/O
                         net (fo=14, routed)          1.150     7.518    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X26Y265        LUT4 (Prop_lut4_I0_O)        0.065     7.583 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_region[58]_i_9__1/O
                         net (fo=4, routed)           0.578     8.161    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/p_9_out
    SLICE_X26Y264        LUT5 (Prop_lut5_I4_O)        0.168     8.329 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__2/O
                         net (fo=16, routed)          0.918     9.247    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y255        LUT6 (Prop_lut6_I5_O)        0.053     9.300 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_21/O
                         net (fo=1, routed)           0.364     9.664    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/s_avalid_en211_out
    SLICE_X31Y255        LUT6 (Prop_lut6_I3_O)        0.053     9.717 f  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_7/O
                         net (fo=1, routed)           0.816    10.533    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]
    SLICE_X34Y255        LUT6 (Prop_lut6_I1_O)        0.053    10.586 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.m_grant_enc_i[0]_i_3__0/O
                         net (fo=3, routed)           0.707    11.293    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/valid_qual_i[1]
    SLICE_X34Y264        LUT6 (Prop_lut6_I0_O)        0.053    11.346 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_1__0/O
                         net (fo=10, routed)          0.424    11.770    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X35Y265        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.629    13.172    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y265        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.215    13.387    
                         clock uncertainty           -0.154    13.233    
    SLICE_X35Y265        FDRE (Setup_fdre_C_CE)      -0.244    12.989    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 1.918ns (23.906%)  route 6.105ns (76.094%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 13.172 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARADDR[24])
                                                      1.420     5.167 f  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ARADDR[24]
                         net (fo=2, routed)           1.148     6.315    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[56]
    SLICE_X26Y293        LUT6 (Prop_lut6_I0_O)        0.053     6.368 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_7/O
                         net (fo=14, routed)          1.150     7.518    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X26Y265        LUT4 (Prop_lut4_I0_O)        0.065     7.583 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_region[58]_i_9__1/O
                         net (fo=4, routed)           0.578     8.161    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/p_9_out
    SLICE_X26Y264        LUT5 (Prop_lut5_I4_O)        0.168     8.329 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__2/O
                         net (fo=16, routed)          0.918     9.247    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y255        LUT6 (Prop_lut6_I5_O)        0.053     9.300 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_21/O
                         net (fo=1, routed)           0.364     9.664    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/s_avalid_en211_out
    SLICE_X31Y255        LUT6 (Prop_lut6_I3_O)        0.053     9.717 f  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_7/O
                         net (fo=1, routed)           0.816    10.533    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]
    SLICE_X34Y255        LUT6 (Prop_lut6_I1_O)        0.053    10.586 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.m_grant_enc_i[0]_i_3__0/O
                         net (fo=3, routed)           0.707    11.293    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/valid_qual_i[1]
    SLICE_X34Y264        LUT6 (Prop_lut6_I0_O)        0.053    11.346 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_1__0/O
                         net (fo=10, routed)          0.424    11.770    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X35Y265        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.629    13.172    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y265        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.215    13.387    
                         clock uncertainty           -0.154    13.233    
    SLICE_X35Y265        FDRE (Setup_fdre_C_CE)      -0.244    12.989    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 1.638ns (20.901%)  route 6.199ns (79.099%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[14])
                                                      1.532     5.279 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WDATA[14]
                         net (fo=2, routed)           1.006     6.285    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[46]
    SLICE_X26Y296        LUT3 (Prop_lut3_I1_O)        0.053     6.338 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[110]_INST_0/O
                         net (fo=59, routed)          5.194    11.531    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WDATA[14]
    SLICE_X70Y177        LUT3 (Prop_lut3_I0_O)        0.053    11.584 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave[14]_i_1/O
                         net (fo=1, routed)           0.000    11.584    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave0[14]
    SLICE_X70Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.277    12.820    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X70Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[14]/C
                         clock pessimism              0.115    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X70Y177        FDRE (Setup_fdre_C_D)        0.034    12.815    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[14]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.864ns  (logic 1.518ns (19.304%)  route 6.346ns (80.696%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[1])
                                                      1.400     5.147 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WSTRB[1]
                         net (fo=2, routed)           0.845     5.992    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wstrb[5]
    SLICE_X26Y299        LUT3 (Prop_lut3_I1_O)        0.053     6.045 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wstrb[13]_INST_0/O
                         net (fo=440, routed)         5.501    11.546    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WSTRB[1]
    SLICE_X66Y177        LUT3 (Prop_lut3_I1_O)        0.065    11.611 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press[13]_i_1/O
                         net (fo=1, routed)           0.000    11.611    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press0[13]
    SLICE_X66Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.278    12.821    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X66Y177        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[13]/C
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X66Y177        FDRE (Setup_fdre_C_D)        0.063    12.845    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_press_reg[13]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.918ns (24.040%)  route 6.061ns (75.960%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 13.171 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARADDR[24])
                                                      1.420     5.167 f  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ARADDR[24]
                         net (fo=2, routed)           1.148     6.315    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[56]
    SLICE_X26Y293        LUT6 (Prop_lut6_I0_O)        0.053     6.368 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_7/O
                         net (fo=14, routed)          1.150     7.518    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X26Y265        LUT4 (Prop_lut4_I0_O)        0.065     7.583 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_region[58]_i_9__1/O
                         net (fo=4, routed)           0.578     8.161    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/p_9_out
    SLICE_X26Y264        LUT5 (Prop_lut5_I4_O)        0.168     8.329 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__2/O
                         net (fo=16, routed)          0.918     9.247    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y255        LUT6 (Prop_lut6_I5_O)        0.053     9.300 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_21/O
                         net (fo=1, routed)           0.364     9.664    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/s_avalid_en211_out
    SLICE_X31Y255        LUT6 (Prop_lut6_I3_O)        0.053     9.717 f  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_7/O
                         net (fo=1, routed)           0.816    10.533    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]
    SLICE_X34Y255        LUT6 (Prop_lut6_I1_O)        0.053    10.586 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.m_grant_enc_i[0]_i_3__0/O
                         net (fo=3, routed)           0.707    11.293    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/valid_qual_i[1]
    SLICE_X34Y264        LUT6 (Prop_lut6_I0_O)        0.053    11.346 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_1__0/O
                         net (fo=10, routed)          0.379    11.726    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X35Y266        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.628    13.171    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y266        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.215    13.386    
                         clock uncertainty           -0.154    13.232    
    SLICE_X35Y266        FDRE (Setup_fdre_C_CE)      -0.244    12.988    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.918ns (24.040%)  route 6.061ns (75.960%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 13.171 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARADDR[24])
                                                      1.420     5.167 f  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ARADDR[24]
                         net (fo=2, routed)           1.148     6.315    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[56]
    SLICE_X26Y293        LUT6 (Prop_lut6_I0_O)        0.053     6.368 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i[2]_i_7/O
                         net (fo=14, routed)          1.150     7.518    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_3
    SLICE_X26Y265        LUT4 (Prop_lut4_I0_O)        0.065     7.583 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_region[58]_i_9__1/O
                         net (fo=4, routed)           0.578     8.161    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/p_9_out
    SLICE_X26Y264        LUT5 (Prop_lut5_I4_O)        0.168     8.329 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_1__2/O
                         net (fo=16, routed)          0.918     9.247    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y255        LUT6 (Prop_lut6_I5_O)        0.053     9.300 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_21/O
                         net (fo=1, routed)           0.364     9.664    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/s_avalid_en211_out
    SLICE_X31Y255        LUT6 (Prop_lut6_I3_O)        0.053     9.717 f  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_arbiter.m_grant_enc_i[0]_i_7/O
                         net (fo=1, routed)           0.816    10.533    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_target_reg[56]
    SLICE_X34Y255        LUT6 (Prop_lut6_I1_O)        0.053    10.586 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_arbiter.m_grant_enc_i[0]_i_3__0/O
                         net (fo=3, routed)           0.707    11.293    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/valid_qual_i[1]
    SLICE_X34Y264        LUT6 (Prop_lut6_I0_O)        0.053    11.346 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i[0]_i_1__0/O
                         net (fo=10, routed)          0.379    11.726    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X35Y266        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.628    13.171    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X35Y266        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.215    13.386    
                         clock uncertainty           -0.154    13.232    
    SLICE_X35Y266        FDRE (Setup_fdre_C_CE)      -0.244    12.988    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.506ns (19.345%)  route 6.279ns (80.655%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     5.147 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=1, routed)           1.056     6.203    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wstrb[7]
    SLICE_X26Y299        LUT3 (Prop_lut3_I1_O)        0.053     6.256 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wstrb[15]_INST_0/O
                         net (fo=440, routed)         5.223    11.479    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WSTRB[3]
    SLICE_X70Y172        LUT3 (Prop_lut3_I1_O)        0.053    11.532 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave[24]_i_1/O
                         net (fo=1, routed)           0.000    11.532    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave0[24]
    SLICE_X70Y172        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.277    12.820    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X70Y172        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[24]/C
                         clock pessimism              0.115    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X70Y172        FDRE (Setup_fdre_C_D)        0.035    12.816    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[24]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.516ns (19.448%)  route 6.279ns (80.552%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       2.099     3.747    mitx_petalinux_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WSTRB[3])
                                                      1.400     5.147 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP1WSTRB[3]
                         net (fo=1, routed)           1.056     6.203    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wstrb[7]
    SLICE_X26Y299        LUT3 (Prop_lut3_I1_O)        0.053     6.256 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wstrb[15]_INST_0/O
                         net (fo=440, routed)         5.223    11.479    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/s_axi_CTRL_BUS_WSTRB[3]
    SLICE_X70Y172        LUT3 (Prop_lut3_I1_O)        0.063    11.542 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave[25]_i_1/O
                         net (fo=1, routed)           0.000    11.542    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave0[25]
    SLICE_X70Y172        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.277    12.820    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X70Y172        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[25]/C
                         clock pessimism              0.115    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X70Y172        FDRE (Setup_fdre_C_D)        0.063    12.844    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_CTRL_BUS_s_axi_U/int_carrier_wave_reg[25]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.263ns (59.629%)  route 0.178ns (40.371%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.582     1.371    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X57Y199        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y199        FDRE (Prop_fdre_C_Q)         0.100     1.471 f  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.178     1.649    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_10
    SLICE_X56Y200        LUT5 (Prop_lut5_I1_O)        0.028     1.677 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.677    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/opt_has_pipe.first_q_reg[12][1]
    SLICE_X56Y200        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.108     1.785 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.785    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X56Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.812 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.812    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/zeros_14_align
    SLICE_X56Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.888     1.726    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclk
    SLICE_X56Y201        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.057     1.669    
    SLICE_X56Y201        FDRE (Hold_fdre_C_D)         0.110     1.779    mitx_petalinux_i/synth_mods/Generators/saw_tree/mixer_0/inst/Block_codeRepl1_proc_U0/mixer_fadd_32ns_3bkb_U2/mixer_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/din0_buf1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.175%)  route 0.169ns (58.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.625     1.414    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/ap_clk
    SLICE_X22Y150        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/din0_buf1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y150        FDRE (Prop_fdre_C_Q)         0.118     1.532 r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/din0_buf1_reg[22]/Q
                         net (fo=4, routed)           0.169     1.701    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[22]
    SLICE_X22Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.846     1.684    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X22Y149        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.049     1.635    
    SLICE_X22Y149        FDRE (Hold_fdre_C_D)         0.032     1.667    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_1/inst/saw_faddfsub_32nsbkb_U1/saw_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/latcherfloat_1/inst/Block_proc_U0/tmp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/converter_0/inst/in_V_0_payload_B_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.091ns (35.741%)  route 0.164ns (64.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.765     1.554    mitx_petalinux_i/synth_mods/latcherfloat_1/inst/Block_proc_U0/ap_clk
    SLICE_X103Y343       FDRE                                         r  mitx_petalinux_i/synth_mods/latcherfloat_1/inst/Block_proc_U0/tmp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y343       FDRE (Prop_fdre_C_Q)         0.091     1.645 r  mitx_petalinux_i/synth_mods/latcherfloat_1/inst/Block_proc_U0/tmp_reg[29]/Q
                         net (fo=2, routed)           0.164     1.809    mitx_petalinux_i/converter_0/inst/in_V_TDATA[29]
    SLICE_X109Y343       FDRE                                         r  mitx_petalinux_i/converter_0/inst/in_V_0_payload_B_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.035     1.873    mitx_petalinux_i/converter_0/inst/ap_clk
    SLICE_X109Y343       FDRE                                         r  mitx_petalinux_i/converter_0/inst/in_V_0_payload_B_reg[29]/C
                         clock pessimism             -0.117     1.756    
    SLICE_X109Y343       FDRE (Hold_fdre_C_D)         0.011     1.767    mitx_petalinux_i/converter_0/inst/in_V_0_payload_B_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.746     1.535    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y288        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y288        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_rdata_r_reg[7]/Q
                         net (fo=1, routed)           0.055     1.690    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y288        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.993     1.831    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y288        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.285     1.546    
    SLICE_X38Y288        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.648    mitx_petalinux_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.689     1.478    mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X79Y272        FDRE                                         r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y272        FDRE (Prop_fdre_C_Q)         0.100     1.578 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.055     1.633    mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X78Y272        SRLC32E                                      r  mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.933     1.771    mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X78Y272        SRLC32E                                      r  mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.282     1.489    
    SLICE_X78Y272        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.591    mitx_petalinux_i/synth_mods/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.778     1.567    mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X127Y315       FDRE                                         r  mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y315       FDRE (Prop_fdre_C_Q)         0.100     1.667 r  mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055     1.722    mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/first_q
    SLICE_X126Y315       SRL16E                                       r  mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.042     1.880    mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/aclk
    SLICE_X126Y315       SRL16E                                       r  mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK
                         clock pessimism             -0.302     1.578    
    SLICE_X126Y315       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.680    mitx_petalinux_i/synth_mods/envelope_0/inst/envelope_fdiv_32ndEe_U3/envelope_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.822     1.611    mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X45Y317        FDRE                                         r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y317        FDRE (Prop_fdre_C_Q)         0.100     1.711 r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.055     1.766    mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X44Y317        SRL16E                                       r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.086     1.924    mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X44Y317        SRL16E                                       r  mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.302     1.622    
    SLICE_X44Y317        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.724    mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/tmp_27_reg_1608_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.569     1.358    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_clk
    SLICE_X63Y181        FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/tmp_27_reg_1608_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y181        FDRE (Prop_fdre_C_Q)         0.100     1.458 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/tmp_27_reg_1608_reg[1]/Q
                         net (fo=1, routed)           0.109     1.567    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/tmp_27_reg_1608[1]
    SLICE_X62Y180        SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.773     1.611    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_clk
    SLICE_X62Y180        SRLC32E                                      r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[1]_srl32/CLK
                         clock pessimism             -0.242     1.369    
    SLICE_X62Y180        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.523    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter67_tmp_27_reg_1608_reg[1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/loc_V_7_reg_1906_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter118_loc_V_7_reg_1906_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.390%)  route 0.146ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.552     1.341    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_clk
    SLICE_X116Y149       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/loc_V_7_reg_1906_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       FDRE (Prop_fdre_C_Q)         0.091     1.432 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/loc_V_7_reg_1906_reg[37]/Q
                         net (fo=1, routed)           0.146     1.578    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/loc_V_7_reg_1906[37]
    SLICE_X116Y150       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter118_loc_V_7_reg_1906_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.740     1.578    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_clk
    SLICE_X116Y150       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter118_loc_V_7_reg_1906_reg[37]/C
                         clock pessimism             -0.049     1.529    
    SLICE_X116Y150       FDRE (Hold_fdre_C_D)         0.005     1.534    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/ap_reg_pp0_iter118_loc_V_7_reg_1906_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_21_i_i_i_reg_1749_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/dividend0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.062%)  route 0.173ns (53.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.606     1.395    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/ap_clk
    SLICE_X102Y247       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_21_i_i_i_reg_1749_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y247       FDRE (Prop_fdre_C_Q)         0.118     1.513 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/tmp_21_i_i_i_reg_1749_reg[21]/Q
                         net (fo=1, routed)           0.173     1.686    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/Q[21]
    SLICE_X104Y247       LUT3 (Prop_lut3_I0_O)        0.030     1.716 r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/dividend0[21]_i_1/O
                         net (fo=1, routed)           0.000     1.716    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/grp_fu_881_p0[21]
    SLICE_X104Y247       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/dividend0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.834     1.672    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/ap_clk
    SLICE_X104Y247       FDRE                                         r  mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/dividend0_reg[21]/C
                         clock pessimism             -0.077     1.595    
    SLICE_X104Y247       FDRE (Hold_fdre_C_D)         0.075     1.670    mitx_petalinux_i/synth_mods/Generators/FM_Synth_1/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/dividend0_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y43    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X1Y44    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X1Y43    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X6Y136   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X1Y46    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X1Y45    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y44    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y45    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y46    mitx_petalinux_i/synth_mods/fx1/Echo_0/inst/buffer_r_U/Echo_buffer_r_ram_U/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y33    mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/notes_U/FM_Synth_notes_rom_U/q1_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X84Y201   mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[10].dividend_tmp_reg[11][30]_srl12/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X114Y192  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[22].dividend_tmp_reg[23][30]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X114Y192  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[25].dividend_tmp_reg[26][30]_srl27/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X114Y192  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[26].dividend_tmp_reg[27][30]_srl28/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X114Y192  mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[27].dividend_tmp_reg[28][30]_srl29/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X84Y201   mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[4].dividend_tmp_reg[5][30]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X84Y201   mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[7].dividend_tmp_reg[8][30]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X84Y201   mitx_petalinux_i/synth_mods/Generators/FM_Synth_0/inst/FM_Synth_srem_32nibs_U17/FM_Synth_srem_32nibs_div_U/FM_Synth_srem_32nibs_div_u_0/loop[9].dividend_tmp_reg[10][30]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X94Y261   mitx_petalinux_i/synth_mods/fx2/trem_0/inst/tremolo_calculation_U0/trem_sitofp_32s_3eOg_U5/trem_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y315   mitx_petalinux_i/synth_mods/axi_interconnect_0/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][5]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X8Y193    mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X22Y195   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X22Y195   mitx_petalinux_i/synth_mods/Generators/saw_tree/saw_2/inst/saw_fdiv_32ns_32ndEe_U3/saw_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/FLOW_DEC_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk_p
  To Clock:  pl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.143ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.435ns (42.573%)  route 0.587ns (57.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 79.648 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.282    -1.964 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.587    -1.378    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X120Y251       LUT2 (Prop_lut2_I0_O)        0.153    -1.225 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.225    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549    79.648    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.514    79.134    
                         clock uncertainty           -0.287    78.847    
    SLICE_X120Y251       FDCE (Setup_fdce_C_D)        0.071    78.918    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                         78.918    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                 80.143    

Slack (MET) :             80.151ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.448ns (43.295%)  route 0.587ns (56.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 79.648 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.282    -1.964 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.587    -1.378    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X120Y251       LUT1 (Prop_lut1_I0_O)        0.166    -1.212 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.212    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549    79.648    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism             -0.514    79.134    
                         clock uncertainty           -0.287    78.847    
    SLICE_X120Y251       FDCE (Setup_fdce_C_D)        0.092    78.939    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                         78.939    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                 80.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.170ns (41.487%)  route 0.240ns (58.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.107    -0.457 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.240    -0.217    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X120Y251       LUT1 (Prop_lut1_I0_O)        0.063    -0.154 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.154    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism              0.014    -0.564    
    SLICE_X120Y251       FDCE (Hold_fdce_C_D)         0.096    -0.468    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.171ns (41.629%)  route 0.240ns (58.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.107    -0.457 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.240    -0.217    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X120Y251       LUT2 (Prop_lut2_I0_O)        0.064    -0.153 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.153    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.014    -0.564    
    SLICE_X120Y251       FDCE (Hold_fdce_C_D)         0.087    -0.477    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         81.380      79.780     BUFGCTRL_X0Y17   mitx_petalinux_i/audio_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         81.380      80.630     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         81.380      80.680     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X120Y251   mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      156.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      162.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.502ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.876ns (15.528%)  route 4.765ns (84.472%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 165.332 - 162.761 ) 
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.950     2.499    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X122Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y337       FDRE (Prop_fdre_C_Q)         0.308     2.807 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/Q
                         net (fo=18, routed)          0.702     3.509    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1]
    SLICE_X124Y338       LUT4 (Prop_lut4_I2_O)        0.053     3.562 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8/O
                         net (fo=2, routed)           0.455     4.017    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_8_n_2
    SLICE_X123Y338       LUT5 (Prop_lut5_I2_O)        0.053     4.070 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.070    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/S[2]
    SLICE_X123Y338       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.305 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.305    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry_n_2
    SLICE_X123Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.363 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.363    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0_n_2
    SLICE_X123Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.421 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.421    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1_n_2
    SLICE_X123Y341       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.479 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.749     5.228    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1__15
    SLICE_X128Y340       LUT6 (Prop_lut6_I0_O)        0.053     5.281 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2/O
                         net (fo=1, routed)           2.860     8.140    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_2_n_2
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.332    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.173   165.505    
                         clock uncertainty           -0.287   165.218    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_D)       -0.576   164.642    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.642    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                156.502    

Slack (MET) :             157.061ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 0.361ns (7.277%)  route 4.600ns (92.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 165.333 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          3.004     7.459    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.958   165.333    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y313        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
                         clock pessimism              0.173   165.506    
                         clock uncertainty           -0.287   165.219    
    OLOGIC_X1Y313        FDRE (Setup_fdre_C_R)       -0.700   164.519    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg
  -------------------------------------------------------------------
                         required time                        164.519    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                157.061    

Slack (MET) :             158.506ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.361ns (9.569%)  route 3.412ns (90.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 165.332 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.222     4.028    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/db[12].sync_reg_reg[1][12]
    SLICE_X142Y315       LUT3 (Prop_lut3_I2_O)        0.053     4.081 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1/O
                         net (fo=1, routed)           2.190     6.271    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1_n_2
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.957   165.332    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    OLOGIC_X1Y316        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.173   165.505    
                         clock uncertainty           -0.287   165.218    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_CE)      -0.442   164.776    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.776    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                158.506    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[0]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[11]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[12]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[14]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    

Slack (MET) :             159.008ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.361ns (11.717%)  route 2.720ns (88.283%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 165.065 - 162.761 ) 
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.949     2.498    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y303       FDRE (Prop_fdre_C_Q)         0.308     2.806 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/Q
                         net (fo=13, routed)          1.595     4.401    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/conf_en_o
    SLICE_X129Y336       LUT1 (Prop_lut1_I0_O)        0.053     4.454 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_ws_clk_i_1/O
                         net (fo=33, routed)          1.125     5.579    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/SR[0]
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   161.028    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   161.276 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   163.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.375 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.690   165.065    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X127Y341       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.173   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X127Y341       FDRE (Setup_fdre_C_R)       -0.365   164.586    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]
  -------------------------------------------------------------------
                         required time                        164.586    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                159.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.147ns (42.887%)  route 0.196ns (57.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.775     1.380    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X120Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y337       FDRE (Prop_fdre_C_Q)         0.118     1.498 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.196     1.693    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram[5]
    SLICE_X119Y337       LUT2 (Prop_lut2_I1_O)        0.029     1.722 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.722    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[4][4]
    SLICE_X119Y337       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.037     1.861    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X119Y337       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.452     1.409    
    SLICE_X119Y337       FDCE (Hold_fdce_C_D)         0.075     1.484    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.351ns  (logic 0.153ns (43.594%)  route 0.198ns (56.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 164.533 - 162.761 ) 
    Source Clock Delay      (SCD):    1.308ns = ( 164.068 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697   162.197    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118   162.315 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024   163.339    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.365 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.703   164.068    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y259       FDCE (Prop_fdce_C_Q)         0.123   164.191 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/Q
                         net (fo=6, routed)           0.198   164.389    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]
    SLICE_X126Y259       LUT3 (Prop_lut3_I0_O)        0.030   164.419 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48[2]_i_1/O
                         net (fo=1, routed)           0.000   164.419    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48[2]_i_1_n_2
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942   162.183    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147   162.330 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224   163.554    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.584 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.949   164.533    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.465   164.068    
    SLICE_X126Y259       FDCE (Hold_fdce_C_D)         0.102   164.170    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]
  -------------------------------------------------------------------
                         required time                       -164.170    
                         arrival time                         164.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.107%)  route 0.500ns (80.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.692     1.297    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X94Y298        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y298        FDRE (Prop_fdre_C_Q)         0.118     1.415 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0][12]/Q
                         net (fo=1, routed)           0.500     1.914    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0]
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.041     1.865    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X118Y303       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
                         clock pessimism             -0.267     1.598    
    SLICE_X118Y303       FDRE (Hold_fdre_C_D)         0.067     1.665    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.118ns (23.176%)  route 0.391ns (76.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.775     1.380    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X120Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y337       FDRE (Prop_fdre_C_Q)         0.118     1.498 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.391     1.889    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][3]
    RAMB18_X6Y136        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.084     1.907    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X6Y136        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.452     1.455    
    RAMB18_X6Y136        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.638    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.379ns  (logic 0.151ns (39.811%)  route 0.228ns (60.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 164.632 - 162.761 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 164.148 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697   162.197    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118   162.315 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024   163.339    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.365 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.783   164.148    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X128Y338       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y338       FDRE (Prop_fdre_C_Q)         0.123   164.271 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state_reg[0]/Q
                         net (fo=13, routed)          0.228   164.499    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/codec_state[0]
    SLICE_X126Y338       LUT6 (Prop_lut6_I4_O)        0.028   164.527 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   164.527    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt[4]_i_1_n_2
    SLICE_X126Y338       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942   162.183    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147   162.330 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224   163.554    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.584 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048   164.632    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X126Y338       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.452   164.180    
    SLICE_X126Y338       FDRE (Hold_fdre_C_D)         0.093   164.273    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       -164.273    
                         arrival time                         164.527    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        0.349ns  (logic 0.151ns (43.271%)  route 0.198ns (56.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 164.533 - 162.761 ) 
    Source Clock Delay      (SCD):    1.308ns = ( 164.068 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697   162.197    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118   162.315 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024   163.339    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.365 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.703   164.068    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y259       FDCE (Prop_fdce_C_Q)         0.123   164.191 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]/Q
                         net (fo=6, routed)           0.198   164.389    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[0]
    SLICE_X126Y259       LUT2 (Prop_lut2_I0_O)        0.028   164.417 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48[1]_i_1/O
                         net (fo=1, routed)           0.000   164.417    mitx_petalinux_i/i2s_block/atg_module_0/inst/count480[1]
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942   162.183    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147   162.330 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224   163.554    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   163.584 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.949   164.533    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X126Y259       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.465   164.068    
    SLICE_X126Y259       FDCE (Hold_fdce_C_D)         0.093   164.161    mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[1]
  -------------------------------------------------------------------
                         required time                       -164.161    
                         arrival time                         164.417    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.091ns (30.064%)  route 0.212ns (69.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.772     1.377    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X119Y337       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y337       FDCE (Prop_fdce_C_Q)         0.091     1.468 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=6, routed)           0.212     1.679    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out[5]
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.041     1.865    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism             -0.452     1.413    
    SLICE_X120Y338       FDCE (Hold_fdce_C_D)         0.007     1.420    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/D
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.157ns (46.377%)  route 0.182ns (53.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.781     1.386    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y337       FDRE (Prop_fdre_C_Q)         0.091     1.477 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=8, routed)           0.182     1.658    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X127Y338       LUT5 (Prop_lut5_I1_O)        0.066     1.724 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           0.000     1.724    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Hold_fdpe_C_D)         0.060     1.461    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.241%)  route 0.210ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.775     1.380    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X121Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y337       FDRE (Prop_fdre_C_Q)         0.100     1.480 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=5, routed)           0.210     1.690    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X120Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.039     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X120Y337       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.472     1.391    
    SLICE_X120Y337       FDRE (Hold_fdre_C_D)         0.032     1.423    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.157ns (42.885%)  route 0.209ns (57.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.776     1.381    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X121Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y338       FDCE (Prop_fdce_C_Q)         0.091     1.472 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.209     1.681    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_5_out[3]
    SLICE_X120Y338       LUT6 (Prop_lut6_I4_O)        0.066     1.747 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.000     1.747    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[0]
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.041     1.865    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.473     1.392    
    SLICE_X120Y338       FDCE (Hold_fdce_C_D)         0.087     1.479    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         325.521     323.338    RAMB18_X6Y136   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         325.521     323.921    BUFGCTRL_X0Y0   mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y316   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         325.521     324.272    OLOGIC_X1Y313   mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X126Y259  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         325.521     324.771    SLICE_X126Y259  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X128Y338  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X126Y259  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X126Y259  mitx_petalinux_i/i2s_block/atg_module_0/inst/count48_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X128Y338  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X126Y339  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X127Y341  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X126Y342  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X127Y336  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/bit_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X122Y337  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[10].sync_reg_reg[1][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X94Y298   mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X118Y303  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[12].sync_reg_reg[1][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X124Y337  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[5].sync_reg_reg[1][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X122Y337  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X122Y337  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         45.000      43.400     BUFGCTRL_X0Y18   mitx_petalinux_i/audio_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       75.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.966ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.671ns  (logic 0.173ns (3.703%)  route 4.498ns (96.296%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 242.408 - 244.141 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 160.822 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768   160.514    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308   160.822 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367   163.189    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.309 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.131   165.440    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X120Y251       LUT2 (Prop_lut2_I1_O)        0.053   165.493 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   165.493    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   242.408    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.733   241.675    
                         clock uncertainty           -0.287   241.388    
    SLICE_X120Y251       FDCE (Setup_fdce_C_D)        0.071   241.459    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                        241.459    
                         arrival time                        -165.493    
  -------------------------------------------------------------------
                         slack                                 75.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.054ns (2.821%)  route 1.860ns (97.179%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.836     1.441    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X120Y251       LUT2 (Prop_lut2_I1_O)        0.028     1.469 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000     1.469    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_2
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.259    -0.319    
    SLICE_X120Y251       FDCE (Hold_fdce_C_D)         0.087    -0.232    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  1.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.361ns (7.546%)  route 4.423ns (92.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.814     8.271    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y294        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y294        FDCE (Recov_fdce_C_CLR)     -0.228    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.361ns (7.546%)  route 4.423ns (92.454%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.814     8.271    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y294        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y294        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y294        FDCE (Recov_fdce_C_CLR)     -0.192    13.158    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.361ns (7.968%)  route 4.170ns (92.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.561     8.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y296        FDCE (Recov_fdce_C_CLR)     -0.228    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.361ns (7.968%)  route 4.170ns (92.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.561     8.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y296        FDCE (Recov_fdce_C_CLR)     -0.228    13.122    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.361ns (7.968%)  route 4.170ns (92.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.561     8.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[14]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y296        FDCE (Recov_fdce_C_CLR)     -0.192    13.158    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[14]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.361ns (7.968%)  route 4.170ns (92.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.210ns = ( 13.210 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.561     8.018    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X26Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.667    13.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X26Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/C
                         clock pessimism              0.294    13.504    
                         clock uncertainty           -0.154    13.350    
    SLICE_X26Y296        FDCE (Recov_fdce_C_CLR)     -0.192    13.158    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/FSM_sequential_v_state_r_reg[1]__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.361ns (8.220%)  route 4.031ns (91.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 13.165 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.422     7.879    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X39Y278        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/FSM_sequential_v_state_r_reg[1]__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.622    13.165    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y278        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/FSM_sequential_v_state_r_reg[1]__0/C
                         clock pessimism              0.294    13.459    
                         clock uncertainty           -0.154    13.305    
    SLICE_X39Y278        FDCE (Recov_fdce_C_CLR)     -0.255    13.050    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/FSM_sequential_v_state_r_reg[1]__0
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.361ns (8.393%)  route 3.940ns (91.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 13.213 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.331     7.788    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X28Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.670    13.213    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[12]/C
                         clock pessimism              0.294    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X28Y296        FDCE (Recov_fdce_C_CLR)     -0.255    13.098    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[12]
  -------------------------------------------------------------------
                         required time                         13.098    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.361ns (8.393%)  route 3.940ns (91.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 13.213 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.331     7.788    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X28Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.670    13.213    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[13]/C
                         clock pessimism              0.294    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X28Y296        FDCE (Recov_fdce_C_CLR)     -0.255    13.098    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[13]
  -------------------------------------------------------------------
                         required time                         13.098    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.361ns (8.393%)  route 3.940ns (91.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.213ns = ( 13.213 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.839     3.487    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X58Y259        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y259        FDRE (Prop_fdre_C_Q)         0.308     3.795 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=95, routed)          0.609     4.404    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X57Y262        LUT1 (Prop_lut1_I0_O)        0.053     4.457 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         3.331     7.788    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_2
    SLICE_X28Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.670    13.213    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]/C
                         clock pessimism              0.294    13.507    
                         clock uncertainty           -0.154    13.353    
    SLICE_X28Y296        FDCE (Recov_fdce_C_CLR)     -0.255    13.098    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wstrb_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.098    
                         arrival time                          -7.788    
  -------------------------------------------------------------------
                         slack                                  5.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.550%)  route 0.189ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.189     1.849    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X120Y339       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.039     1.877    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X120Y339       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.282     1.595    
    SLICE_X120Y339       FDCE (Remov_fdce_C_CLR)     -0.050     1.545    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.550%)  route 0.189ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.189     1.849    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X120Y339       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.039     1.877    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X120Y339       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.282     1.595    
    SLICE_X120Y339       FDCE (Remov_fdce_C_CLR)     -0.050     1.545    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.548%)  route 0.217ns (68.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X117Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.217     1.877    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.035     1.873    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X115Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.282     1.591    
    SLICE_X115Y339       FDPE (Remov_fdpe_C_PRE)     -0.072     1.519    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.548%)  route 0.217ns (68.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X117Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.217     1.877    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.035     1.873    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X115Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.282     1.591    
    SLICE_X115Y339       FDPE (Remov_fdpe_C_PRE)     -0.072     1.519    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.548%)  route 0.217ns (68.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X117Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y338       FDPE (Prop_fdpe_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.217     1.877    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.035     1.873    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X115Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.282     1.591    
    SLICE_X115Y339       FDPE (Remov_fdpe_C_PRE)     -0.072     1.519    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.654%)  route 0.226ns (69.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.226     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X118Y336       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.034     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X118Y336       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.301     1.571    
    SLICE_X118Y336       FDCE (Remov_fdce_C_CLR)     -0.050     1.521    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.654%)  route 0.226ns (69.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.226     1.886    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X118Y336       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.034     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X118Y336       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.301     1.571    
    SLICE_X118Y336       FDCE (Remov_fdce_C_CLR)     -0.050     1.521    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.481%)  route 0.239ns (70.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.239     1.899    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X118Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.037     1.875    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X118Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.301     1.574    
    SLICE_X118Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.524    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.481%)  route 0.239ns (70.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.239     1.899    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X118Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.037     1.875    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X118Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.301     1.574    
    SLICE_X118Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.524    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.481%)  route 0.239ns (70.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       0.771     1.560    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X119Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y339       FDRE (Prop_fdre_C_Q)         0.100     1.660 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.239     1.899    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X118Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50834, routed)       1.037     1.875    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X118Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.301     1.574    
    SLICE_X118Y338       FDCE (Remov_fdce_C_CLR)     -0.050     1.524    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.375    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      323.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             323.692ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.322ns (24.747%)  route 0.979ns (75.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 327.825 - 325.521 ) 
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.952     2.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X125Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y339       FDPE (Prop_fdpe_C_Q)         0.269     2.770 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     3.339    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X125Y338       LUT3 (Prop_lut3_I2_O)        0.053     3.392 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.410     3.802    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X127Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.689   327.825    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.173   327.998    
                         clock uncertainty           -0.287   327.711    
    SLICE_X127Y339       FDPE (Recov_fdpe_C_PRE)     -0.217   327.494    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.494    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                323.692    

Slack (MET) :             323.692ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.322ns (24.747%)  route 0.979ns (75.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 327.825 - 325.521 ) 
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.952     2.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X125Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y339       FDPE (Prop_fdpe_C_Q)         0.269     2.770 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     3.339    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X125Y338       LUT3 (Prop_lut3_I2_O)        0.053     3.392 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.410     3.802    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X127Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.689   327.825    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.173   327.998    
                         clock uncertainty           -0.287   327.711    
    SLICE_X127Y339       FDPE (Recov_fdpe_C_PRE)     -0.217   327.494    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.494    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                323.692    

Slack (MET) :             323.692ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.322ns (24.747%)  route 0.979ns (75.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.304ns = ( 327.825 - 325.521 ) 
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.952     2.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X125Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y339       FDPE (Prop_fdpe_C_Q)         0.269     2.770 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     3.339    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X125Y338       LUT3 (Prop_lut3_I2_O)        0.053     3.392 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk//i_/O
                         net (fo=3, routed)           0.410     3.802    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X127Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.689   327.825    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.173   327.998    
                         clock uncertainty           -0.287   327.711    
    SLICE_X127Y339       FDPE (Recov_fdpe_C_PRE)     -0.217   327.494    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.494    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                323.692    

Slack (MET) :             323.858ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X121Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X121Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X121Y338       FDCE (Recov_fdce_C_CLR)     -0.355   327.347    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        327.347    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.858    

Slack (MET) :             323.858ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X121Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X121Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X121Y338       FDCE (Recov_fdce_C_CLR)     -0.355   327.347    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        327.347    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.858    

Slack (MET) :             323.858ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X121Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X121Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X121Y338       FDCE (Recov_fdce_C_CLR)     -0.355   327.347    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                        327.347    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.858    

Slack (MET) :             323.858ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X121Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X121Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X121Y338       FDCE (Recov_fdce_C_CLR)     -0.355   327.347    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                        327.347    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.858    

Slack (MET) :             323.885ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X120Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X120Y338       FDCE (Recov_fdce_C_CLR)     -0.328   327.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.374    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.885    

Slack (MET) :             323.885ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X120Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X120Y338       FDCE (Recov_fdce_C_CLR)     -0.328   327.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                        327.374    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.885    

Slack (MET) :             323.885ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.246ns (24.759%)  route 0.748ns (75.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 327.816 - 325.521 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.768    -2.246    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.308    -1.938 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.367     0.429    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.549 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.947     2.496    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.246     2.742 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.748     3.489    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X120Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           1.549   323.788    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.248   324.036 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.986   326.023    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.136 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.680   327.816    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X120Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism              0.173   327.989    
                         clock uncertainty           -0.287   327.702    
    SLICE_X120Y338       FDCE (Recov_fdce_C_CLR)     -0.328   327.374    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                        327.374    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                323.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X127Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDCE (Remov_fdce_C_CLR)     -0.069     1.332    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X127Y338       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X127Y338       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X127Y338       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X127Y338       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.183%)  route 0.149ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.782     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X127Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y339       FDPE (Prop_fdpe_C_Q)         0.100     1.487 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.149     1.635    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X127Y338       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.048     1.872    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X127Y338       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.471     1.401    
    SLICE_X127Y338       FDPE (Remov_fdpe_C_PRE)     -0.072     1.329    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.566%)  route 0.157ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.778     1.383    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X124Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y339       FDPE (Prop_fdpe_C_Q)         0.107     1.490 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.157     1.646    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X125Y339       FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.044     1.868    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X125Y339       FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.474     1.394    
    SLICE_X125Y339       FDPE (Remov_fdpe_C_PRE)     -0.108     1.286    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.091ns (29.840%)  route 0.214ns (70.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.773     1.378    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.091     1.469 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.214     1.683    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X119Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.039     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X119Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.471     1.392    
    SLICE_X119Y338       FDCE (Remov_fdce_C_CLR)     -0.105     1.287    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.091ns (29.840%)  route 0.214ns (70.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.773     1.378    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.091     1.469 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.214     1.683    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X119Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.039     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X119Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.471     1.392    
    SLICE_X119Y338       FDCE (Remov_fdce_C_CLR)     -0.105     1.287    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.091ns (29.840%)  route 0.214ns (70.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.697    -0.564    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.118    -0.446 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.024     0.579    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.605 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.773     1.378    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X116Y339       FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y339       FDRE (Prop_fdre_C_Q)         0.091     1.469 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.214     1.683    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X119Y338       FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=3, routed)           0.942    -0.577    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X120Y251       FDCE (Prop_fdce_C_Q)         0.147    -0.430 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.224     0.794    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.824 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.039     1.863    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X119Y338       FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.471     1.392    
    SLICE_X119Y338       FDCE (Remov_fdce_C_CLR)     -0.105     1.287    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.396    





