# Reading pref.tcl
# do nbitALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/nbitALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:38 on Nov 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/nbitALU.v 
# -- Compiling module nbitALU
# 
# Top level modules:
# 	nbitALU
# End time: 22:33:38 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/tb_nbitALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:33:38 on Nov 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/tb_nbitALU.v 
# -- Compiling module tb_nbitALU
# 
# Top level modules:
# 	tb_nbitALU
# End time: 22:33:38 on Nov 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_nbitALU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_nbitALU 
# Start time: 22:33:38 on Nov 14,2025
# Loading work.tb_nbitALU
# Loading work.nbitALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time	Mode	A	B	Cin	Y	Cout
# 0	000	0011	0101	0	1000	0
# 10	000	1111	0001	1	0001	1
# 20	000	1000	0110	0	1110	0
# 30	001	0101	0011	0	0010	0
# 40	001	0001	0010	1	1110	1
# 50	001	1111	1010	0	0101	0
# 60	010	1100	1010	0	1000	0
# 70	010	1111	0000	0	0000	0
# 80	010	1010	0110	0	0010	0
# 90	011	1100	1010	0	1110	0
# 100	011	0000	0000	0	0000	0
# 110	011	1111	0000	0	1111	0
# 120	100	1100	1010	0	0110	0
# 130	100	1111	1111	0	0000	0
# 140	100	0000	1111	0	1111	0
# 150	101	1010	0000	0	0101	0
# 160	101	1111	0000	0	0000	0
# 170	101	0000	0000	0	1111	0
# 180	110	0001	0000	0	0010	0
# 190	110	1111	0000	0	0000	1
# 200	110	1000	0000	0	1001	0
# 210	111	0010	0000	0	0001	0
# 220	111	0000	0000	0	1111	1
# 230	111	1111	0000	0	1110	0
# ** Note: $stop    : C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/tb_nbitALU.v(69)
#    Time: 240 ps  Iteration: 0  Instance: /tb_nbitALU
# Break in Module tb_nbitALU at C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/LE5/nbitALU/tb_nbitALU.v line 69
# End time: 22:42:24 on Nov 14,2025, Elapsed time: 0:08:46
# Errors: 0, Warnings: 0
