#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 30 19:14:47 2021
# Process ID: 2312
# Current directory: E:/newGenesysDDR/Genesys.runs/Genesys_DAC_PSI_0_1_synth_1
# Command line: vivado.exe -log Genesys_DAC_PSI_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Genesys_DAC_PSI_0_1.tcl
# Log file: E:/newGenesysDDR/Genesys.runs/Genesys_DAC_PSI_0_1_synth_1/Genesys_DAC_PSI_0_1.vds
# Journal file: E:/newGenesysDDR/Genesys.runs/Genesys_DAC_PSI_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source Genesys_DAC_PSI_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/pingpong_platform/ip_repo/pingpong_clk_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/DAC_PSI_platform/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/CLS_frontend/AxiIPs/16bitsDAC_driver/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top Genesys_DAC_PSI_0_1 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1052.176 ; gain = 232.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Genesys_DAC_PSI_0_1' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_PSI_0_1/synth/Genesys_DAC_PSI_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'DAC_PSI_v1_0' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DAC_PSI_v1_0_S00_AXI' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:379]
INFO: [Synth 8-6157] synthesizing module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:611]
INFO: [Synth 8-6155] done synthesizing module 'PSI_module' (1#1) [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:611]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:521]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:522]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:523]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:524]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:525]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:526]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:527]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:528]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:529]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:530]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:531]
WARNING: [Synth 8-689] width (4) of port connection 'counter' does not match port width (1) of module 'PSI_module' [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:532]
INFO: [Synth 8-6155] done synthesizing module 'DAC_PSI_v1_0_S00_AXI' (2#1) [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DAC_PSI_v1_0' (3#1) [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ipshared/012b/hdl/DAC_PSI_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Genesys_DAC_PSI_0_1' (4#1) [e:/newGenesysDDR/Genesys.srcs/sources_1/bd/Genesys/ip/Genesys_DAC_PSI_0_1/synth/Genesys_DAC_PSI_0_1.v:57]
WARNING: [Synth 8-3331] design PSI_module has unconnected port counter
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DAC_PSI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.055 ; gain = 310.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.055 ; gain = 310.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.055 ; gain = 310.254
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1130.055 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1215.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1218.836 ; gain = 2.957
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PSI_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module DAC_PSI_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Genesys_DAC_PSI_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/DAC_PSI_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/DAC_PSI_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DAC_PSI_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/DAC_PSI_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/DAC_PSI_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DAC_PSI_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1218.836 ; gain = 399.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1223.367 ; gain = 403.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     4|
|3     |LUT3 |     2|
|4     |LUT4 |    24|
|5     |LUT5 |     4|
|6     |LUT6 |    48|
|7     |FDRE |   199|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   284|
|2     |  inst                        |DAC_PSI_v1_0         |   283|
|3     |    DAC_PSI_v1_0_S00_AXI_inst |DAC_PSI_v1_0_S00_AXI |   283|
|4     |      ins0                    |PSI_module           |     3|
|5     |      ins1                    |PSI_module_0         |     2|
|6     |      ins10                   |PSI_module_1         |     2|
|7     |      ins11                   |PSI_module_2         |     1|
|8     |      ins2                    |PSI_module_3         |     2|
|9     |      ins3                    |PSI_module_4         |     2|
|10    |      ins4                    |PSI_module_5         |     2|
|11    |      ins5                    |PSI_module_6         |     2|
|12    |      ins6                    |PSI_module_7         |     2|
|13    |      ins7                    |PSI_module_8         |     2|
|14    |      ins8                    |PSI_module_9         |     2|
|15    |      ins9                    |PSI_module_10        |     2|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1229.059 ; gain = 320.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1229.059 ; gain = 409.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1241.070 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1254.355 ; gain = 762.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/newGenesysDDR/Genesys.runs/Genesys_DAC_PSI_0_1_synth_1/Genesys_DAC_PSI_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Genesys_DAC_PSI_0_1, cache-ID = db996316f44bac9d
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/newGenesysDDR/Genesys.runs/Genesys_DAC_PSI_0_1_synth_1/Genesys_DAC_PSI_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Genesys_DAC_PSI_0_1_utilization_synth.rpt -pb Genesys_DAC_PSI_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 30 19:15:51 2021...
