
*** Running vivado
    with args -log I2C_Master.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source I2C_Master.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source I2C_Master.tcl -notrace
Command: synth_design -top I2C_Master -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 835.566 ; gain = 234.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'I2C_Master' [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Master.vhd:16]
INFO: [Synth 8-3491] module 'I2C_Controller' declared at 'C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Controller.vhd:5' bound to instance 'I2C_Bus_Controller' of component 'I2C_Controller' [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Master.vhd:70]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Controller.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (1#1) [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Controller.vhd:22]
INFO: [Synth 8-3491] module 'I2C_ROM' declared at 'C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_ROM.vhd:5' bound to instance 'I2C_Configuration_ROM' of component 'I2C_ROM' [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Master.vhd:84]
INFO: [Synth 8-638] synthesizing module 'I2C_ROM' [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_ROM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'I2C_ROM' (2#1) [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_ROM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'I2C_Master' (3#1) [C:/git/VHDL/Camera_Display/Camera_Display.srcs/sources_1/new/I2C_Master.vhd:16]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[9]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[8]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[7]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[6]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[5]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[4]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[3]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[2]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[1]
WARNING: [Synth 8-3331] design I2C_ROM has unconnected port i_ROM_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 908.227 ; gain = 306.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 908.227 ; gain = 306.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 908.227 ; gain = 306.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 908.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/VHDL/Camera_Display/Camera_Display.srcs/constrs_1/new/root.xdc]
Finished Parsing XDC File [C:/git/VHDL/Camera_Display/Camera_Display.srcs/constrs_1/new/root.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1000.445 ; gain = 2.410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'I2C_Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                      00000000001 |                             0000
                   start |                      00000000010 |                             0001
           slave_address |                      00000000100 |                             0010
                   ack_1 |                      00000001000 |                             0011
      register_address_1 |                      00000010000 |                             0100
                   ack_2 |                      00000100000 |                             0101
      register_address_2 |                      00001000000 |                             0110
                   ack_3 |                      00010000000 |                             0111
           register_data |                      00100000000 |                             1000
                   ack_4 |                      01000000000 |                             1001
                    stop |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'I2C_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 5     
Module I2C_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_50' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[15]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_16' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[14]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_17' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[13]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_18' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[12]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_19' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[11]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_20' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[10]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_21' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[9]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_22' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[8]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_23' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[7]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_24' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[6]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_25' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[5]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_26' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[4]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_27' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[3]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_28' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[2]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_29' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[1]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_30' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Adr_tristate_oe_reg[0]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_39' (FDE) to 'i_49'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[7]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_49' (FDE) to 'i_41'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[6]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_40' (FDE) to 'i_41'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[5]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_41' (FDE) to 'i_43'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[4]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_42' (FDE) to 'i_43'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[3]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_43' (FDE) to 'i_45'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[2]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_44' (FDE) to 'i_45'
INFO: [Synth 8-3886] merging instance 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[1]' (FDE) to 'I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_45)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_Configuration_ROM/Reg_Val_tristate_oe_reg[0] )
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[7]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[2]'
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[6]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[5]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[4]'
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[4]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[3]'
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[2]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[1]'
INFO: [Synth 8-3886] merging instance 'I2C_Bus_Controller/Slave_Adr_reg[1]' (FDE) to 'I2C_Bus_Controller/Slave_Adr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_Bus_Controller/Slave_Adr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module I2C_Master.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.445 ; gain = 398.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1005.063 ; gain = 403.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     4|
|4     |LUT3  |     6|
|5     |LUT4  |     6|
|6     |LUT5  |     2|
|7     |LUT6  |    35|
|8     |MUXF7 |     3|
|9     |MUXF8 |     1|
|10    |FDRE  |    44|
|11    |FDSE  |     1|
|12    |IBUF  |     2|
|13    |OBUF  |     2|
+------+------+------+

Report Instance Areas: 
+------+------------------------+---------------+------+
|      |Instance                |Module         |Cells |
+------+------------------------+---------------+------+
|1     |top                     |               |   108|
|2     |  I2C_Bus_Controller    |I2C_Controller |    96|
|3     |  I2C_Configuration_ROM |I2C_ROM        |     7|
+------+------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1009.898 ; gain = 316.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1009.898 ; gain = 408.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1009.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1021.242 ; gain = 715.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/git/VHDL/Camera_Display/Camera_Display.runs/synth_1/I2C_Master.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file I2C_Master_utilization_synth.rpt -pb I2C_Master_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 27 18:55:08 2020...
