// Seed: 788726991
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output wand id_7,
    id_9
);
endmodule
module module_1 (
    inout wor id_0,
    input supply0 id_1,
    output wor id_2,
    input uwire id_3,
    input wire id_4,
    id_9 = (""),
    inout uwire id_5,
    input tri0 id_6,
    input supply0 id_7
);
  assign id_0 = id_9;
  localparam id_10 = 1'h0 + (1'b0 + 1);
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4,
      id_9,
      id_9,
      id_5,
      id_6,
      id_10
  );
  assign modCall_1.id_5 = 0;
  assign id_5 = id_5;
  logic [7:0] id_11, id_12;
  assign id_10 = id_3;
  uwire id_13 = 1;
  initial id_11[1'h0 : 1] <<= 1;
endmodule
