{"Source Block": ["hdl/library/util_var_fifo/util_var_fifo.v@95:116@HdlStmProcess", "  assign din_w = data_in;\n  assign en_r = fifo_active;\n  assign addr_r = addrb;\n  assign data_out_s = dout_r;\n\n  always @(posedge clk) begin\n    depth_d1 <= depth;\n    if (depth == 32'h0) begin\n      fifo_active = 0;\n    end else begin\n      fifo_active = 1;\n    end\n    if (data_in_valid == 1'b1 && fifo_active == 1'b0) begin\n      data_in_d1 <= data_in;\n      data_in_d2 <= data_in_d1;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(reset == 1'b1 || fifo_active == 1'b0) begin\n      addra <= 0;\n      addrb <= 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[103, "      fifo_active = 0;\n"], [105, "      fifo_active = 1;\n"]], "Add": [[103, "      fifo_active <= 0;\n"], [105, "      fifo_active <= 1;\n"]]}}