
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000291                       # Number of seconds simulated
sim_ticks                                   291288500                       # Number of ticks simulated
final_tick                                  291288500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180389                       # Simulator instruction rate (inst/s)
host_op_rate                                   182626                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10486515                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729624                       # Number of bytes of host memory used
host_seconds                                    27.78                       # Real time elapsed on the host
sim_insts                                     5008153                       # Number of instructions simulated
sim_ops                                       5072431                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        225920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data         21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data         19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data         19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data         18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data         18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data         19968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data         20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data         21120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data         21184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data         24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data         24192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data         18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data         20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data         19520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data         19584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             623232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         92224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       356928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          356928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           3530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data            314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data            330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data            331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data            377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            306                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5577                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        137760330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        775588463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         72725150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         66792887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         65914034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         11425099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         61959192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         11425099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         63277472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         68550595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         68990022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         11644813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         72505437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         12084240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         72725150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         12303953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         82831969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         12084240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         83051682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         12084240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         64815466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         12523666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         68990022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         12523666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         67012601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         12523666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         67232314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2139569533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    137760330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     11425099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     11425099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     11644813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     12084240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     12303953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     12084240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     12084240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     12523666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     12523666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     12523666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        316607075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1225341886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1225341886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1225341886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       137760330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       775588463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        72725150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        66792887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        65914034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        11425099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        61959192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        11425099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        63277472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        68550595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        68990022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        11644813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        72505437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        12084240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        72725150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        12303953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        82831969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        12084240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        83051682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        12084240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        64815466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        12523666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        68990022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        12523666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        67012601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        12523666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        67232314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3364911419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5577                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9739                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5577                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 430080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  193216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  623296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               356928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3019                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2504                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               90                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        42                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     291286000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9739                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5577                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     46                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.085714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   333.776917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.839632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          287     25.62%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          137     12.23%     37.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           69      6.16%     44.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           62      5.54%     49.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      4.02%     53.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      2.50%     56.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      2.59%     58.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      3.30%     61.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          426     38.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.269841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.803586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.212939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            178     94.18%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      3.17%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      1.06%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.53%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           189                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.095238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.517182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              181     95.77%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.59%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      1.06%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.53%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           189                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    146374250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               272374250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   33600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21781.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40531.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1476.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       668.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2139.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1225.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19018.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5193720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2833875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                32767800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5819040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             18816720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            179709030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15371250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              260511435                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            903.451728                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     23964750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     254780250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3182760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1736625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                19094400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               13789440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             18816720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            164193345                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             28981500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              249794790                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            866.286482                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     47408750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     231858250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 36801                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           34291                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1680                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              31129                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 30284                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           97.285489                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   867                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               1081                       # Number of system calls
system.cpu00.numCycles                         582578                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            16752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       410785                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     36801                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            31151                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      521345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3481                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          477                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  117083                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 362                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           540726                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.821094                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.205475                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 336708     62.27%     62.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  77247     14.29%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  13573      2.51%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 113198     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             540726                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.063169                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.705116                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  25180                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              339928                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  159500                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               14705                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1413                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                963                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 347                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               426444                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                6379                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1413                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  37359                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 60430                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13002                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  160909                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              267613                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               421179                       # Number of instructions processed by rename
system.cpu00.rename.SquashedInsts                2238                       # Number of squashed instructions processed by rename
system.cpu00.rename.ROBFullEvents                2211                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                   20                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               258486                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            506992                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             2103996                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         687136                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              491742                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  15250                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              134                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   33870                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              73125                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             47349                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             251                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            107                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   418713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               270                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  414641                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             622                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         11864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        31168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       540726                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.766823                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.204121                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            358849     66.36%     66.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             46948      8.68%     75.05% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             50150      9.27%     84.32% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             71726     13.26%     97.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             13050      2.41%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5                 3      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        540726                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                 15560     22.02%     22.02% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 1583      2.24%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     24.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                35411     50.12%     74.39% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               18094     25.61%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              237972     57.39%     57.39% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              57515     13.87%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.26% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              72513     17.49%     88.75% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             46638     11.25%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               414641                       # Type of FU issued
system.cpu00.iq.rate                         0.711735                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     70648                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.170384                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          1441202                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          430835                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       411167                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                76                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               485241                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    48                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             66                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2952                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1182                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         2712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1413                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                   712                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               10651                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            419000                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               73125                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              47349                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              130                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               10641                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          420                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          990                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1410                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              412146                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               71517                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            2495                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                          17                       # number of nop insts executed
system.cpu00.iew.exec_refs                     117968                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  32256                       # Number of branches executed
system.cpu00.iew.exec_stores                    46451                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.707452                       # Inst execution rate
system.cpu00.iew.wb_sent                       411350                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      411195                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  260144                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  409842                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.705820                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.634742                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts          9248                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1353                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       538814                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.755584                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.725718                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       392776     72.90%     72.90% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        60576     11.24%     84.14% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        31104      5.77%     89.91% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        20315      3.77%     93.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         4182      0.78%     94.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         6812      1.26%     95.72% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         4464      0.83%     96.55% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2862      0.53%     97.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        15723      2.92%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       538814                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             378000                       # Number of instructions committed
system.cpu00.commit.committedOps               407119                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       116340                       # Number of memory references committed
system.cpu00.commit.loads                       70173                       # Number of loads committed
system.cpu00.commit.membars                       114                       # Number of memory barriers committed
system.cpu00.commit.branches                    31690                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  376035                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                342                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         233391     57.33%     57.33% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         57385     14.10%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.42% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         70173     17.24%     88.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46167     11.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          407119                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               15723                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     938859                       # The number of ROB reads
system.cpu00.rob.rob_writes                    834650                       # The number of ROB writes
system.cpu00.timesIdled                           473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    378000                       # Number of Instructions Simulated
system.cpu00.committedOps                      407119                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.541212                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.541212                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.648840                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.648840                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 652379                       # number of integer regfile reads
system.cpu00.int_regfile_writes                321627                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1448686                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 174301                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                122608                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2492                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         863.434791                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             93419                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3512                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           26.599943                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        83972750                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   863.434791                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.843198                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.843198                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          864                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          238322                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         238322                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        69166                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         69166                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        24116                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        24116                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            2                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        93282                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          93282                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        93284                       # number of overall hits
system.cpu00.dcache.overall_hits::total         93284                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         2103                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2103                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        21899                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        21899                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        24002                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        24002                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        24002                       # number of overall misses
system.cpu00.dcache.overall_misses::total        24002                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    134624250                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    134624250                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   1226578199                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   1226578199                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       158000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        36499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   1361202449                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   1361202449                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   1361202449                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   1361202449                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        71269                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        71269                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46015                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46015                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       117284                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       117284                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       117286                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       117286                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.029508                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.029508                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.475910                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.475910                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.204649                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.204649                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.204645                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.204645                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 64015.335235                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 64015.335235                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 56010.694507                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 56010.694507                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12166.333333                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 56712.042705                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 56712.042705                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 56712.042705                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 56712.042705                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets       241102                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets          2654                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    90.844763                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2029                       # number of writebacks
system.cpu00.dcache.writebacks::total            2029                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         1479                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        18979                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        18979                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        20458                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        20458                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        20458                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        20458                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          624                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          624                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2920                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2920                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3544                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3544                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3544                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3544                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     38322750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     38322750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    158818515                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    158818515                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       144000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        26001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    197141265                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    197141265                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    197141265                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    197141265                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.008756                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.008756                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.063458                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.063458                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.030217                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.030217                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.030217                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.030217                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 61414.663462                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 61414.663462                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 54389.902397                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 54389.902397                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        36000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         8667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 55626.767777                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 55626.767777                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 55626.767777                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 55626.767777                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             244                       # number of replacements
system.cpu00.icache.tags.tagsinuse         312.962140                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            116300                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             627                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          185.486443                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   312.962140                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.611254                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.611254                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          234783                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         234783                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       116300                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        116300                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       116300                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         116300                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       116300                       # number of overall hits
system.cpu00.icache.overall_hits::total        116300                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          778                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          778                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          778                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          778                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          778                       # number of overall misses
system.cpu00.icache.overall_misses::total          778                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     46065238                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     46065238                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     46065238                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     46065238                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     46065238                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     46065238                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       117078                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       117078                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       117078                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       117078                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       117078                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       117078                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.006645                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.006645                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.006645                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.006645                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.006645                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.006645                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 59209.817481                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 59209.817481                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 59209.817481                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 59209.817481                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 59209.817481                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 59209.817481                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs        13587                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets           66                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs             160                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    84.918750                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          150                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          150                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          150                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          628                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          628                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          628                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          628                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          628                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          628                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     37886741                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     37886741                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     37886741                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     37886741                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     37886741                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     37886741                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.005364                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.005364                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.005364                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.005364                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.005364                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.005364                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60329.205414                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60329.205414                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60329.205414                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60329.205414                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60329.205414                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60329.205414                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 32379                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           31464                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             501                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24687                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 24576                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           99.550371                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   412                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                         187229                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             1848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       318965                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     32379                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            24988                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                      179435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  1143                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   85395                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           182224                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.773504                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.193446                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  29651     16.27%     16.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  66129     36.29%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2286      1.25%     53.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  84158     46.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             182224                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.172938                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.703609                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   7004                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               36497                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  132095                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                6084                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  544                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                370                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               315022                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2110                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  544                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  12074                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 27206                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         3119                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  132508                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                6773                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               312815                       # Number of instructions processed by rename
system.cpu01.rename.SquashedInsts                 626                       # Number of squashed instructions processed by rename
system.cpu01.rename.ROBFullEvents                3874                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenamedOperands            441389                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1538219                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         500287                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              435708                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   5677                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               80                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   14121                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              76221                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              2319                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             511                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            336                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   312006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               168                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  311088                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             261                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        11519                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       182224                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.707174                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.243519                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             44212     24.26%     24.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             35711     19.60%     43.86% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             38560     21.16%     65.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             56708     31.12%     96.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              7032      3.86%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        182224                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 13303     25.81%     25.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                 1515      2.94%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     28.75% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                35086     68.07%     96.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1640      3.18%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              183706     59.05%     59.05% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              49155     15.80%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.85% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              76023     24.44%     99.29% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              2204      0.71%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               311088                       # Type of FU issued
system.cpu01.iq.rate                         1.661537                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     51544                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.165689                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           856203                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          316258                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       309390                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               362632                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1503                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          258                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  544                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            312176                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               76221                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               2319                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          325                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                477                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              309952                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               75353                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1134                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           2                       # number of nop insts executed
system.cpu01.iew.exec_refs                      77517                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  30742                       # Number of branches executed
system.cpu01.iew.exec_stores                     2164                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.655470                       # Inst execution rate
system.cpu01.iew.wb_sent                       309466                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      309390                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  226034                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  310130                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.652468                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.728836                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          2866                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             474                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples       181615                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.696413                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.370683                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        71779     39.52%     39.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        55678     30.66%     70.18% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        15098      8.31%     78.49% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         9730      5.36%     83.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1681      0.93%     84.78% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        10798      5.95%     90.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          890      0.49%     91.21% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          712      0.39%     91.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        15249      8.40%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total       181615                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             305831                       # Number of instructions committed
system.cpu01.commit.committedOps               308094                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        76779                       # Number of memory references committed
system.cpu01.commit.loads                       74718                       # Number of loads committed
system.cpu01.commit.membars                        76                       # Number of memory barriers committed
system.cpu01.commit.branches                    30659                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  277783                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                212                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         182160     59.12%     59.12% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         49155     15.95%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         74718     24.25%     99.33% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2061      0.67%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          308094                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               15249                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     476468                       # The number of ROB reads
system.cpu01.rob.rob_writes                    622543                       # The number of ROB writes
system.cpu01.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     395348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    305831                       # Number of Instructions Simulated
system.cpu01.committedOps                      308094                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.612198                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.612198                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.633460                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.633460                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 495657                       # number of integer regfile reads
system.cpu01.int_regfile_writes                256978                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 1154487                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 180253                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 84191                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             562                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         149.510159                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             74096                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1130                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           65.571681                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   149.510159                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.146006                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.146006                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          565                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          155815                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         155815                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        72424                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         72424                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1667                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1667                       # number of WriteReq hits
system.cpu01.dcache.demand_hits::cpu01.data        74091                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          74091                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        74091                       # number of overall hits
system.cpu01.dcache.overall_hits::total         74091                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2842                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2842                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          377                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          377                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            2                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           14                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3219                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3219                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3221                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3221                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     85459578                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     85459578                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     17355748                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     17355748                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       245492                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       245492                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    102815326                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    102815326                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    102815326                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    102815326                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        75266                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        75266                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         2044                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2044                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        77310                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        77310                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        77312                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        77312                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.037759                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037759                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.184442                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.184442                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.041638                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.041638                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.041662                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.041662                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 30070.224490                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 30070.224490                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 46036.466844                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 46036.466844                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 17535.142857                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 17535.142857                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 31940.144765                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 31940.144765                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 31920.312325                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 31920.312325                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          177                       # number of writebacks
system.cpu01.dcache.writebacks::total             177                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1884                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1884                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          192                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          192                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2076                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2076                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2076                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2076                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          958                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          958                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          185                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          185                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           14                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1143                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1143                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1144                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1144                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     22302066                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     22302066                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      7106501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      7106501                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        46750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        46750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       199508                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       199508                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     29408567                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     29408567                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     29455317                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     29455317                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.012728                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.012728                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.090509                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.090509                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.014785                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.014785                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.014797                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.014797                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 23279.818372                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 23279.818372                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 38413.518919                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 38413.518919                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        46750                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        46750                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 14250.571429                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14250.571429                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 25729.279965                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 25729.279965                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 25747.654720                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 25747.654720                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          14.068970                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             85332                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1610.037736                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    14.068970                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.027478                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.027478                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          170841                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         170841                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        85332                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         85332                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        85332                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          85332                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        85332                       # number of overall hits
system.cpu01.icache.overall_hits::total         85332                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           62                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           62                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           62                       # number of overall misses
system.cpu01.icache.overall_misses::total           62                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5503999                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5503999                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5503999                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5503999                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5503999                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5503999                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        85394                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        85394                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        85394                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        85394                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        85394                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        85394                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000726                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000726                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000726                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000726                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000726                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000726                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 88774.177419                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 88774.177419                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 88774.177419                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 88774.177419                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 88774.177419                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 88774.177419                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs         1825                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs   140.384615                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst            9                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst            9                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst            9                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           53                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4767999                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4767999                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4767999                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4767999                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4767999                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4767999                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000621                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000621                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000621                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000621                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000621                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 89962.245283                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 89962.245283                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 89962.245283                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 89962.245283                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 89962.245283                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 89962.245283                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 34907                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           33897                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             509                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              25996                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 25880                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           99.553778                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   465                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                         186701                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             1934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       329219                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     34907                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            26345                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                      178335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1179                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   88118                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           181145                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.843032                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.160631                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  23279     12.85%     12.85% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  68618     37.88%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2506      1.38%     52.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  86742     47.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             181145                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.186967                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.763349                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   7269                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               31107                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  135680                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                6527                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  562                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                411                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               325253                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                2149                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  562                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12740                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 21056                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3289                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  136086                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                7412                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               322950                       # Number of instructions processed by rename
system.cpu02.rename.SquashedInsts                 631                       # Number of squashed instructions processed by rename
system.cpu02.rename.ROBFullEvents                4122                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                   24                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.SQFullEvents                   40                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands            459582                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1587370                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         513945                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              453671                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   5909                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               87                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   15429                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              77610                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              2518                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             586                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            391                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   322136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               182                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  321195                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             255                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        11791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       181145                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.773138                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.211995                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             37691     20.81%     20.81% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             37486     20.69%     41.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             41889     23.12%     64.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             56385     31.13%     95.75% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              7694      4.25%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        181145                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 15287     28.32%     28.32% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                 1399      2.59%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     30.91% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                35510     65.79%     96.70% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                1781      3.30%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              192210     59.84%     59.84% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              49155     15.30%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.15% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              77426     24.11%     99.25% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              2404      0.75%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               321195                       # Type of FU issued
system.cpu02.iq.rate                         1.720371                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     53977                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.168051                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           877765                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          326526                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       319448                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               375172                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1523                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          263                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  562                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   354                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                  18                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            322320                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               77610                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               2518                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          337                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                487                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              320031                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               76747                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1162                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           2                       # number of nop insts executed
system.cpu02.iew.exec_refs                      79111                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  33133                       # Number of branches executed
system.cpu02.iew.exec_stores                     2364                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.714137                       # Inst execution rate
system.cpu02.iew.wb_sent                       319534                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      319448                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  233403                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  323001                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.711014                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.722608                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          2964                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             482                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       180520                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.762204                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.381007                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        66105     36.62%     36.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        59240     32.82%     69.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        15089      8.36%     77.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         9126      5.06%     82.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1768      0.98%     83.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        12168      6.74%     90.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1014      0.56%     91.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          759      0.42%     91.55% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        15251      8.45%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       180520                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             315531                       # Number of instructions committed
system.cpu02.commit.committedOps               318113                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        78342                       # Number of memory references committed
system.cpu02.commit.loads                       76087                       # Number of loads committed
system.cpu02.commit.membars                        87                       # Number of memory barriers committed
system.cpu02.commit.branches                    33052                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  285464                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                245                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         190616     59.92%     59.92% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         49155     15.45%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         76087     23.92%     99.29% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2255      0.71%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          318113                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               15251                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     485345                       # The number of ROB reads
system.cpu02.rob.rob_writes                    642792                       # The number of ROB writes
system.cpu02.timesIdled                            51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     395876                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    315531                       # Number of Instructions Simulated
system.cpu02.committedOps                      318113                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.591704                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.591704                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.690034                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.690034                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 509166                       # number of integer regfile reads
system.cpu02.int_regfile_writes                261123                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 1188864                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 194116                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 85794                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             638                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         150.196226                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             75581                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1206                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           62.670813                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   150.196226                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.146676                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.146676                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          159056                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         159056                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        73792                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         73792                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         1786                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1786                       # number of WriteReq hits
system.cpu02.dcache.demand_hits::cpu02.data        75578                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          75578                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        75578                       # number of overall hits
system.cpu02.dcache.overall_hits::total         75578                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2862                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2862                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          456                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            2                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           10                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3318                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3318                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3320                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3320                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     66412622                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     66412622                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     18983498                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     18983498                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       143485                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       143485                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        27500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        27500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     85396120                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     85396120                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     85396120                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     85396120                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        76654                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        76654                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2242                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2242                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        78896                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        78896                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        78898                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        78898                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.037337                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.037337                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.203390                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.203390                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.042055                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.042055                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.042080                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.042080                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 23204.969252                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 23204.969252                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 41630.478070                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 41630.478070                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 14348.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 14348.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         9000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 25737.227245                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 25737.227245                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 25721.722892                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 25721.722892                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          227                       # number of writebacks
system.cpu02.dcache.writebacks::total             227                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1866                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1866                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          231                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2097                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2097                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2097                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2097                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          996                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          996                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          225                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1221                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1221                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1222                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1222                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     19925304                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     19925304                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      7837501                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      7837501                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        76000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        76000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       111015                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       111015                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        24500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     27762805                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     27762805                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     27838805                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     27838805                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.012993                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.012993                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.100357                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.100357                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.015476                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.015476                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.015488                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.015488                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 20005.325301                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 20005.325301                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 34833.337778                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 34833.337778                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data        76000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total        76000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 11101.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11101.500000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6750                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 22737.760033                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 22737.760033                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 22781.346154                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 22781.346154                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          14.115650                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             88056                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1661.433962                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    14.115650                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.027570                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.027570                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          176287                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         176287                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        88056                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         88056                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        88056                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          88056                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        88056                       # number of overall hits
system.cpu02.icache.overall_hits::total         88056                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           61                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           61                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           61                       # number of overall misses
system.cpu02.icache.overall_misses::total           61                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5767749                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5767749                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5767749                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5767749                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5767749                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5767749                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        88117                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        88117                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        88117                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        88117                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        88117                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        88117                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000692                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000692                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000692                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000692                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000692                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000692                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 94553.262295                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 94553.262295                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 94553.262295                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 94553.262295                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 94553.262295                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 94553.262295                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs         1890                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs   145.384615                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst            8                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst            8                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst            8                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           53                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           53                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5054249                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5054249                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5054249                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5054249                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5054249                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5054249                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000601                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000601                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000601                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000601                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 95363.188679                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 95363.188679                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 95363.188679                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 95363.188679                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 95363.188679                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 95363.188679                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 35004                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           34006                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             509                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              26042                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 25933                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           99.581445                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   463                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                         186359                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             1808                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       329641                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     35004                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            26396                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                      178121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1179                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          211                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   88233                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           180914                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.847618                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.157846                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  22854     12.63%     12.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  68589     37.91%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2742      1.52%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  86729     47.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             180914                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.187831                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.768849                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   7403                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               30394                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  135940                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                6615                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  562                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                411                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               325703                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2131                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  562                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12835                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 20311                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3357                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  136453                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                7396                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               323393                       # Number of instructions processed by rename
system.cpu03.rename.SquashedInsts                 636                       # Number of squashed instructions processed by rename
system.cpu03.rename.ROBFullEvents                4186                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenamedOperands            460406                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1589523                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         514548                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              454500                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   5895                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               88                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   15440                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              77660                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              2517                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             582                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            391                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   322577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               184                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  321636                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        11773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       180914                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.777839                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.208176                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             37120     20.52%     20.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             37668     20.82%     41.34% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             41980     23.20%     64.54% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             56577     31.27%     95.82% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              7568      4.18%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        180914                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 15191     28.01%     28.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                 1390      2.56%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     30.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                35849     66.11%     96.69% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                1797      3.31%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              192600     59.88%     59.88% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              49155     15.28%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.16% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              77477     24.09%     99.25% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              2404      0.75%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               321636                       # Type of FU issued
system.cpu03.iq.rate                         1.725895                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     54227                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.168597                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           878667                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          326961                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       319893                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               375863                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1517                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  562                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            322763                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               77660                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               2517                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               88                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          336                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                486                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              320473                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               76799                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1160                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           2                       # number of nop insts executed
system.cpu03.iew.exec_refs                      79162                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  33246                       # Number of branches executed
system.cpu03.iew.exec_stores                     2363                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.719654                       # Inst execution rate
system.cpu03.iew.wb_sent                       319979                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      319893                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  233711                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  323400                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.716542                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.722669                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          2954                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             482                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples       180287                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.766983                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.380393                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        65599     36.39%     36.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        59381     32.94%     69.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        15109      8.38%     77.70% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         9236      5.12%     82.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         1797      1.00%     83.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        12151      6.74%     90.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         1026      0.57%     91.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          746      0.41%     91.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        15242      8.45%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total       180287                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             315982                       # Number of instructions committed
system.cpu03.commit.committedOps               318564                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        78399                       # Number of memory references committed
system.cpu03.commit.loads                       76143                       # Number of loads committed
system.cpu03.commit.membars                        87                       # Number of memory barriers committed
system.cpu03.commit.branches                    33164                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  285803                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                245                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         191010     59.96%     59.96% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         49155     15.43%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         76143     23.90%     99.29% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2256      0.71%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          318564                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               15242                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     485562                       # The number of ROB reads
system.cpu03.rob.rob_writes                    643675                       # The number of ROB writes
system.cpu03.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     396218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    315982                       # Number of Instructions Simulated
system.cpu03.committedOps                      318564                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.589777                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.589777                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.695555                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.695555                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 509771                       # number of integer regfile reads
system.cpu03.int_regfile_writes                261285                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 1190358                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 194790                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 85872                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             630                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         150.702730                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             75675                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1199                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           63.115096                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   150.702730                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.147171                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.147171                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          159152                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         159152                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        73891                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         73891                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         1781                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1781                       # number of WriteReq hits
system.cpu03.dcache.demand_hits::cpu03.data        75672                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          75672                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        75672                       # number of overall hits
system.cpu03.dcache.overall_hits::total         75672                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2813                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2813                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          461                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          461                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            2                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           11                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3274                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3274                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3276                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3276                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     64335574                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     64335574                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     19262996                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     19262996                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       149987                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       149987                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        36000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        35500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        35500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     83598570                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     83598570                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     83598570                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     83598570                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        76704                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        76704                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2242                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2242                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        78946                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        78946                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        78948                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        78948                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.036673                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.036673                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.205620                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.205620                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.041471                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.041471                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.041496                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.041496                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 22870.804835                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 22870.804835                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 41785.240781                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 41785.240781                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 13635.181818                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 13635.181818                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         9000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 25534.077581                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 25534.077581                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 25518.489011                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 25518.489011                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          276                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          276                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu03.dcache.writebacks::total             219                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1827                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1827                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          233                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          233                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         2060                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         2060                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         2060                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         2060                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          986                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          228                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          228                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1214                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1214                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1215                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1215                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     18940824                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     18940824                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      8015502                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      8015502                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data       115500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total       115500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       114513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       114513                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     26956326                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     26956326                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     27071826                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     27071826                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.012855                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.012855                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.101695                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.101695                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.015378                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.015378                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.015390                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.015390                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 19209.760649                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 19209.760649                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 35155.710526                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 35155.710526                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data       115500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total       115500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10410.272727                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10410.272727                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         6750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 22204.551895                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 22204.551895                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 22281.338272                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 22281.338272                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          14.101271                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             88171                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1663.603774                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    14.101271                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.027542                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.027542                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          176517                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         176517                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        88171                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         88171                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        88171                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          88171                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        88171                       # number of overall hits
system.cpu03.icache.overall_hits::total         88171                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           61                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           61                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           61                       # number of overall misses
system.cpu03.icache.overall_misses::total           61                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5738999                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5738999                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5738999                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5738999                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5738999                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5738999                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        88232                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        88232                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        88232                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        88232                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        88232                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        88232                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000691                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000691                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000691                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000691                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000691                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 94081.950820                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 94081.950820                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 94081.950820                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 94081.950820                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 94081.950820                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 94081.950820                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs         1871                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs   143.923077                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst            8                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst            8                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           53                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           53                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      4967249                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      4967249                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      4967249                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      4967249                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      4967249                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      4967249                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000601                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000601                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000601                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000601                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000601                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 93721.679245                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 93721.679245                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 93721.679245                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 93721.679245                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 93721.679245                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 93721.679245                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 36539                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           35467                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             520                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              26842                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 26733                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           99.593920                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   501                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                         185756                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             1947                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       335955                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     36539                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            27234                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                      176895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1215                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles          218                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   89954                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           179845                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.895427                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.132677                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  18522     10.30%     10.30% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  70187     39.03%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   2712      1.51%     50.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  88424     49.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             179845                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.196704                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.808582                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   7345                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               26484                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  139020                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                6415                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  581                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                443                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               331895                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2189                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  581                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12896                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 15884                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3897                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  139242                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                7345                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               329497                       # Number of instructions processed by rename
system.cpu04.rename.SquashedInsts                 653                       # Number of squashed instructions processed by rename
system.cpu04.rename.ROBFullEvents                4038                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.SQFullEvents                   21                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            471248                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1619110                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         522744                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              465142                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   6100                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              101                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   15540                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              78501                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              2648                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             626                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            425                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   328634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               208                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  327663                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        12091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       179845                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.821919                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.186178                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             33250     18.49%     18.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             37980     21.12%     39.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             43817     24.36%     63.97% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             57145     31.77%     95.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              7651      4.25%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        179845                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 16150     29.17%     29.17% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                 1368      2.47%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     31.64% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                35973     64.96%     96.60% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                1882      3.40%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              197653     60.32%     60.32% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              49155     15.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.32% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              78326     23.90%     99.23% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              2529      0.77%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               327663                       # Type of FU issued
system.cpu04.iq.rate                         1.763943                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     55373                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.168994                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           890799                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          333156                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       325882                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               383036                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1535                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  581                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            328845                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               78501                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               2648                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              101                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          344                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                498                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              326482                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               77640                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1179                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      80130                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  34667                       # Number of branches executed
system.cpu04.iew.exec_stores                     2490                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.757585                       # Inst execution rate
system.cpu04.iew.wb_sent                       325975                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      325882                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  238008                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  330846                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.754355                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.719392                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          3041                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples       179199                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.811009                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.387145                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        61768     34.47%     34.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        61429     34.28%     68.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2        15140      8.45%     77.20% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         9135      5.10%     82.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1822      1.02%     83.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        12674      7.07%     90.38% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         1113      0.62%     91.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          863      0.48%     91.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        15255      8.51%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total       179199                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             321746                       # Number of instructions committed
system.cpu04.commit.committedOps               324531                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        79353                       # Number of memory references committed
system.cpu04.commit.loads                       76966                       # Number of loads committed
system.cpu04.commit.membars                        94                       # Number of memory barriers committed
system.cpu04.commit.branches                    34583                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  290386                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                266                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         196023     60.40%     60.40% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         49155     15.15%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.55% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         76966     23.72%     99.26% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2387      0.74%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          324531                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               15255                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     490424                       # The number of ROB reads
system.cpu04.rob.rob_writes                    655808                       # The number of ROB writes
system.cpu04.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     396821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    321746                       # Number of Instructions Simulated
system.cpu04.committedOps                      324531                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.577337                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.577337                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.732089                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.732089                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 517788                       # number of integer regfile reads
system.cpu04.int_regfile_writes                263765                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 1210884                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 202992                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 86865                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   71                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             661                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         152.090775                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             76607                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1230                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           62.282114                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   152.090775                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.148526                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.148526                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          567                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          161105                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         161105                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        74733                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         74733                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         1870                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1870                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            1                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            2                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data            1                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        76603                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          76603                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        76604                       # number of overall hits
system.cpu04.dcache.overall_hits::total         76604                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2800                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2800                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          498                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          498                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3298                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3298                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3299                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3299                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     49729235                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     49729235                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     20825500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     20825500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       250744                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       250744                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        51500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        51500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     70554735                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     70554735                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     70554735                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     70554735                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        77533                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        77533                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         2368                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2368                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        79901                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        79901                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        79903                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        79903                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.036114                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.036114                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.210304                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.210304                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.041276                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.041276                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.041288                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.041288                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 17760.441071                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 17760.441071                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 41818.273092                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 41818.273092                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 16716.266667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 16716.266667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         8000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         8000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 21393.188296                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 21393.188296                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 21386.703547                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 21386.703547                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          239                       # number of writebacks
system.cpu04.dcache.writebacks::total             239                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1804                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1804                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          253                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2057                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2057                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2057                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2057                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          996                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          996                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          245                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          245                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1241                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1241                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1242                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1242                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     15090857                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     15090857                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      8576250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      8576250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data       138250                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total       138250                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       203756                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       203756                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     23667107                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     23667107                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     23805357                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     23805357                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.012846                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.012846                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.103463                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.103463                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.015532                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.015532                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.015544                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.015544                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 15151.462851                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 15151.462851                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 35005.102041                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 35005.102041                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data       138250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total       138250                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 13583.733333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13583.733333                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         6000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         6000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 19070.996777                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 19070.996777                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 19166.954106                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 19166.954106                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          14.093902                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             89892                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1728.692308                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    14.093902                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.027527                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.027527                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          179958                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         179958                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        89892                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         89892                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        89892                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          89892                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        89892                       # number of overall hits
system.cpu04.icache.overall_hits::total         89892                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           61                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           61                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           61                       # number of overall misses
system.cpu04.icache.overall_misses::total           61                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      5995499                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      5995499                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      5995499                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      5995499                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      5995499                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      5995499                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        89953                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        89953                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        89953                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        89953                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        89953                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        89953                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000678                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000678                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000678                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 98286.868852                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 98286.868852                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 98286.868852                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 98286.868852                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 98286.868852                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 98286.868852                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs         1940                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs   149.230769                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst            9                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst            9                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst            9                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5237249                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5237249                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5237249                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5237249                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5237249                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5237249                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000578                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000578                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000578                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000578                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 100716.326923                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 100716.326923                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 100716.326923                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 100716.326923                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 100716.326923                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 100716.326923                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 36293                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           35270                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             505                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              26711                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 26610                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           99.621879                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   488                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                         185230                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             1864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       334795                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     36293                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            27098                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                      175843                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1183                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   89606                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  30                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           178634                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.900792                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.129974                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  17956     10.05%     10.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  69915     39.14%     49.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   2658      1.49%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  88105     49.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             178634                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.195935                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.807456                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7219                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               25883                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  138616                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                6351                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  565                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                424                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               330946                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2152                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  565                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  12751                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 16053                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3108                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  138850                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                7307                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               328607                       # Number of instructions processed by rename
system.cpu05.rename.SquashedInsts                 628                       # Number of squashed instructions processed by rename
system.cpu05.rename.ROBFullEvents                4067                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.SQFullEvents                   17                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            469841                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1614778                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         521583                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              463898                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   5942                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   15496                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              78382                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              2598                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             616                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            424                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   327824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               178                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  326877                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             250                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        11827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples       178634                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.829870                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.182815                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             32439     18.16%     18.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             37857     21.19%     39.35% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             43559     24.38%     63.74% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             57214     32.03%     95.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              7565      4.23%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        178634                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 15932     28.96%     28.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                 1376      2.50%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     31.46% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                35848     65.16%     96.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1862      3.38%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              197021     60.27%     60.27% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              49155     15.04%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.31% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              78205     23.92%     99.24% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              2496      0.76%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               326877                       # Type of FU issued
system.cpu05.iq.rate                         1.764709                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     55018                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.168314                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           887653                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          332221                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       325104                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               381895                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1533                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          247                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  565                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                    63                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            328005                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               78382                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               2598                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               86                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          344                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                481                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              325695                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               77520                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1179                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      79979                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  34491                       # Number of branches executed
system.cpu05.iew.exec_stores                     2459                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.758327                       # Inst execution rate
system.cpu05.iew.wb_sent                       325196                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      325104                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  237512                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  329872                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.755137                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.720013                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          2965                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             479                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples       178006                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.818961                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.390260                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        60944     34.24%     34.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        61155     34.36%     68.59% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2        15094      8.48%     77.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         9191      5.16%     82.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1821      1.02%     83.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        12570      7.06%     90.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1109      0.62%     90.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          894      0.50%     91.45% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        15228      8.55%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total       178006                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             321039                       # Number of instructions committed
system.cpu05.commit.committedOps               323786                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        79200                       # Number of memory references committed
system.cpu05.commit.loads                       76849                       # Number of loads committed
system.cpu05.commit.membars                        92                       # Number of memory barriers committed
system.cpu05.commit.branches                    34414                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  289804                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                262                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         195431     60.36%     60.36% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         49155     15.18%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         76849     23.73%     99.27% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2351      0.73%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          323786                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               15228                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     488450                       # The number of ROB reads
system.cpu05.rob.rob_writes                    654136                       # The number of ROB writes
system.cpu05.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     397347                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    321039                       # Number of Instructions Simulated
system.cpu05.committedOps                      323786                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.576970                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.576970                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.733191                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.733191                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 516785                       # number of integer regfile reads
system.cpu05.int_regfile_writes                263422                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 1208148                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 202004                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 86728                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             657                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         153.222794                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             76465                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1228                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           62.267915                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   153.222794                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.149632                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.149632                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          569                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          160800                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         160800                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        74611                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         74611                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         1850                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1850                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            1                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data        76461                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          76461                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        76462                       # number of overall hits
system.cpu05.dcache.overall_hits::total         76462                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2815                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2815                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          495                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3310                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3310                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3311                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3311                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     50847281                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     50847281                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     22160248                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     22160248                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        37500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        46000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        46000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     73007529                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     73007529                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     73007529                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     73007529                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        77426                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        77426                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2345                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2345                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        79771                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        79771                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        79773                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        79773                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.036357                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.036357                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.211087                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.211087                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.041494                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.041494                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.041505                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.041505                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 18062.977265                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 18062.977265                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 44768.177778                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 44768.177778                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        12500                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 15333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 15333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 22056.655287                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 22056.655287                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 22049.993658                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 22049.993658                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          235                       # number of writebacks
system.cpu05.dcache.writebacks::total             235                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1819                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1819                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          252                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          252                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         2071                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         2071                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         2071                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         2071                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          996                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          996                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          243                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          243                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1239                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1239                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1240                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1240                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     15342590                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     15342590                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      9204751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      9204751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        84000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        84000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        37000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        37000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     24547341                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     24547341                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     24631341                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     24631341                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.012864                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.012864                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.103625                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.103625                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.015532                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.015532                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.015544                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.015544                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 15404.206827                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 15404.206827                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 37879.633745                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 37879.633745                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data        84000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total        84000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 12333.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 12333.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 19812.220339                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 19812.220339                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 19863.984677                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 19863.984677                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          14.063581                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             89546                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1722.038462                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    14.063581                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.027468                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.027468                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          179262                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         179262                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        89546                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         89546                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        89546                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          89546                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        89546                       # number of overall hits
system.cpu05.icache.overall_hits::total         89546                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           59                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           59                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           59                       # number of overall misses
system.cpu05.icache.overall_misses::total           59                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      6686498                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      6686498                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      6686498                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      6686498                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      6686498                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      6686498                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        89605                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        89605                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        89605                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        89605                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        89605                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        89605                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000658                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000658                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000658                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000658                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000658                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 113330.474576                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 113330.474576                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 113330.474576                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 113330.474576                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 113330.474576                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 113330.474576                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs         2514                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs   193.384615                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst            7                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst            7                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst            7                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           52                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           52                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5814998                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5814998                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5814998                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5814998                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5814998                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5814998                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000580                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000580                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000580                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 111826.884615                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 111826.884615                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 111826.884615                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 111826.884615                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 111826.884615                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 111826.884615                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 34637                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           33649                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             506                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              25861                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 25755                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           99.590116                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   460                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                         184529                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             1909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       328134                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     34637                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            26215                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                      175918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  1171                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 87                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          313                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   87870                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  32                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           178885                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.859720                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.152291                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  21583     12.07%     12.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  68317     38.19%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2596      1.45%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  86389     48.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             178885                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.187705                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.778225                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   7262                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               29549                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  135057                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                6459                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  558                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                404                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               324211                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                2158                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  558                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12774                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                 19319                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3435                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  135385                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                7414                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               321915                       # Number of instructions processed by rename
system.cpu06.rename.SquashedInsts                 637                       # Number of squashed instructions processed by rename
system.cpu06.rename.ROBFullEvents                4110                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.SQFullEvents                   47                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            457754                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1582320                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         512542                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              451918                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   5825                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               87                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   15525                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              77454                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              2480                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             564                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            386                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   321102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               181                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  320164                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             249                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        11685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       178885                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.789776                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.203984                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             35714     19.96%     19.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             37614     21.03%     40.99% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             41774     23.35%     64.34% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             56130     31.38%     95.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              7653      4.28%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        178885                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 14943     27.68%     27.68% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                 1436      2.66%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     30.34% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                35845     66.40%     96.74% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                1760      3.26%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              191363     59.77%     59.77% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              49155     15.35%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.12% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              77269     24.13%     99.26% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              2377      0.74%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               320164                       # Type of FU issued
system.cpu06.iq.rate                         1.735034                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     53984                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.168614                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           873443                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          325435                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       318429                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               374148                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1510                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          247                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  558                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                    64                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            321285                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               77454                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               2480                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          336                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                481                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              319009                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               76597                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1152                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           2                       # number of nop insts executed
system.cpu06.iew.exec_refs                      78938                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  32897                       # Number of branches executed
system.cpu06.iew.exec_stores                     2341                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.728774                       # Inst execution rate
system.cpu06.iew.wb_sent                       318515                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      318429                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  232668                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  321637                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.725631                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.723387                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          2917                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           172                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             479                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples       178264                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.779013                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.387857                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        64321     36.08%     36.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        58922     33.05%     69.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2        15104      8.47%     77.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         9036      5.07%     82.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1804      1.01%     83.69% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        12023      6.74%     90.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         1032      0.58%     91.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          803      0.45%     91.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        15219      8.54%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total       178264                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             314590                       # Number of instructions committed
system.cpu06.commit.committedOps               317134                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        78177                       # Number of memory references committed
system.cpu06.commit.loads                       75944                       # Number of loads committed
system.cpu06.commit.membars                        85                       # Number of memory barriers committed
system.cpu06.commit.branches                    32820                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  284711                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                241                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         189802     59.85%     59.85% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         49155     15.50%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.35% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         75944     23.95%     99.30% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2233      0.70%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          317134                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               15219                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     482108                       # The number of ROB reads
system.cpu06.rob.rob_writes                    640735                       # The number of ROB writes
system.cpu06.timesIdled                            51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     398048                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    314590                       # Number of Instructions Simulated
system.cpu06.committedOps                      317134                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.586570                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.586570                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.704827                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.704827                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 507796                       # number of integer regfile reads
system.cpu06.int_regfile_writes                260689                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 1185360                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 192731                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 85593                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             675                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         151.676872                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             75354                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1246                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           60.476726                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   151.676872                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.148122                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.148122                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          569                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          158753                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         158753                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        73637                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         73637                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         1714                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1714                       # number of WriteReq hits
system.cpu06.dcache.demand_hits::cpu06.data        75351                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          75351                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        75351                       # number of overall hits
system.cpu06.dcache.overall_hits::total         75351                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2869                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2869                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          505                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          505                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            2                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           11                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3374                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3374                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3376                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3376                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     61344297                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     61344297                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     20832500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     20832500                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       209995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       209995                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     82176797                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     82176797                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     82176797                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     82176797                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        76506                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        76506                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         2219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2219                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        78725                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        78725                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        78727                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        78727                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.037500                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.037500                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.227580                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.227580                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.042858                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.042858                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.042882                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.042882                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 21381.769606                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 21381.769606                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 41252.475248                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 41252.475248                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 19090.454545                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 19090.454545                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 24355.897155                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 24355.897155                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 24341.468306                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 24341.468306                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu06.dcache.writebacks::total             241                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1858                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1858                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          256                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          256                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         2114                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         2114                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         2114                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         2114                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1011                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          249                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          249                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1260                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1261                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1261                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     17280843                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     17280843                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      8576000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      8576000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        94750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        94750                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       173005                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       173005                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     25856843                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     25856843                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     25951593                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     25951593                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.013215                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.013215                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.112213                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.112213                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.016005                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.016005                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.016017                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.016017                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 17092.821958                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 17092.821958                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 34441.767068                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 34441.767068                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data        94750                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total        94750                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 15727.727273                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15727.727273                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 20521.303968                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 20521.303968                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 20580.168914                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 20580.168914                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          14.003152                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             87809                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1656.773585                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    14.003152                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.027350                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.027350                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          175791                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         175791                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        87809                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         87809                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        87809                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          87809                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        87809                       # number of overall hits
system.cpu06.icache.overall_hits::total         87809                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           60                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           60                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           60                       # number of overall misses
system.cpu06.icache.overall_misses::total           60                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      5931999                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      5931999                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      5931999                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      5931999                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      5931999                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      5931999                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        87869                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        87869                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        87869                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        87869                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        87869                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        87869                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000683                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000683                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000683                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000683                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000683                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000683                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 98866.650000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 98866.650000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 98866.650000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 98866.650000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 98866.650000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 98866.650000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs         1568                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs   120.615385                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst            7                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst            7                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst            7                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5196749                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5196749                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5196749                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5196749                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5196749                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5196749                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 98051.867925                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 98051.867925                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 98051.867925                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 98051.867925                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 98051.867925                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 98051.867925                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 34394                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           33412                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             508                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              25735                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 25623                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           99.564795                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   451                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                         183831                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             1842                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       327134                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     34394                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            26074                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                      175005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1171                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles          225                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   87605                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           177803                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.865312                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.149568                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  21005     11.81%     11.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  68055     38.28%     50.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2626      1.48%     51.57% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  86117     48.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             177803                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.187096                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.779537                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7188                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               28737                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  134931                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                6389                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  558                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                401                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               323207                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2133                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  558                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  12625                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                 18761                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         3325                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  135218                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                7316                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               320924                       # Number of instructions processed by rename
system.cpu07.rename.SquashedInsts                 639                       # Number of squashed instructions processed by rename
system.cpu07.rename.ROBFullEvents                4048                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenamedOperands            455971                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1577529                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         511213                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              450114                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   5846                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               87                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   15435                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              77317                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              2464                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             548                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            376                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   320107                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               182                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  319174                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             259                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        11689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       177803                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.795099                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.202987                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             35302     19.85%     19.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             37240     20.94%     40.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             41306     23.23%     64.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             56499     31.78%     95.81% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              7455      4.19%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        177803                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 14705     27.41%     27.41% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                 1392      2.59%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     30.01% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                35806     66.75%     96.76% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                1739      3.24%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              190537     59.70%     59.70% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              49155     15.40%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.10% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              77129     24.17%     99.26% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              2353      0.74%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               319174                       # Type of FU issued
system.cpu07.iq.rate                         1.736236                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     53642                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.168065                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           870049                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          324466                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       317444                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               372816                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1515                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  558                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                    65                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            320291                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               77317                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               2464                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          333                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                485                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              318019                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               76454                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1152                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           2                       # number of nop insts executed
system.cpu07.iew.exec_refs                      78767                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  32664                       # Number of branches executed
system.cpu07.iew.exec_stores                     2313                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.729953                       # Inst execution rate
system.cpu07.iew.wb_sent                       317527                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      317444                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  231899                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  320271                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.726825                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.724071                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          2933                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             481                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples       177180                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.784146                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.390295                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        63687     35.94%     35.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        58543     33.04%     68.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2        15094      8.52%     77.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         9215      5.20%     82.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1793      1.01%     83.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        11785      6.65%     90.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1020      0.58%     90.95% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          822      0.46%     91.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        15221      8.59%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total       177180                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             313620                       # Number of instructions committed
system.cpu07.commit.committedOps               316115                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        78006                       # Number of memory references committed
system.cpu07.commit.loads                       75802                       # Number of loads committed
system.cpu07.commit.membars                        84                       # Number of memory barriers committed
system.cpu07.commit.branches                    32582                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  283921                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                236                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         188954     59.77%     59.77% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         49155     15.55%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         75802     23.98%     99.30% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2204      0.70%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          316115                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               15221                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     480045                       # The number of ROB reads
system.cpu07.rob.rob_writes                    638731                       # The number of ROB writes
system.cpu07.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     398746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    313620                       # Number of Instructions Simulated
system.cpu07.committedOps                      316115                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.586158                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.586158                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.706023                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.706023                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 506480                       # number of integer regfile reads
system.cpu07.int_regfile_writes                260267                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 1181973                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 191418                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 85427                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             665                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         151.911415                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             75253                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1233                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           61.032441                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   151.911415                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.148351                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.148351                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          158393                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         158393                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        73570                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         73570                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         1679                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         1679                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            1                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data        75249                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          75249                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        75250                       # number of overall hits
system.cpu07.dcache.overall_hits::total         75250                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2791                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2791                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          509                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           12                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            4                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3300                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3300                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3301                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3301                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     59740983                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     59740983                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     21820248                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     21820248                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       194996                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       194996                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     81561231                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     81561231                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     81561231                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     81561231                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        76361                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        76361                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2188                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2188                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        78549                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        78549                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        78551                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        78551                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.036550                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.036550                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.232633                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.232633                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.042012                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.042012                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.042024                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.042024                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 21404.866714                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 21404.866714                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 42868.856582                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 42868.856582                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 16249.666667                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 16249.666667                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         9250                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         9250                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 24715.524545                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 24715.524545                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 24708.037261                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 24708.037261                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          224                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu07.dcache.writebacks::total             242                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1797                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1797                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          259                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          259                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         2056                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         2056                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         2056                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         2056                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          994                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          250                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          250                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1244                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1244                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1245                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1245                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     16631106                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     16631106                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      8946501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      8946501                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        90500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        90500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       158004                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       158004                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     25577607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     25577607                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     25668107                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     25668107                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.013017                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.013017                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.114260                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.114260                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.015837                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.015837                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.015850                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.015850                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 16731.494970                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 16731.494970                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 35786.004000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 35786.004000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data        90500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total        90500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data        13167                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total        13167                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         7000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 20560.777331                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 20560.777331                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 20616.953414                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 20616.953414                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          13.964049                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             87543                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1651.754717                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.964049                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.027274                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.027274                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          175261                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         175261                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        87543                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         87543                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        87543                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          87543                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        87543                       # number of overall hits
system.cpu07.icache.overall_hits::total         87543                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           61                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           61                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           61                       # number of overall misses
system.cpu07.icache.overall_misses::total           61                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      6203249                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      6203249                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      6203249                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      6203249                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      6203249                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      6203249                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        87604                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        87604                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        87604                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        87604                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        87604                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        87604                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000696                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000696                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000696                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000696                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000696                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000696                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 101692.606557                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 101692.606557                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 101692.606557                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 101692.606557                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 101692.606557                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 101692.606557                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs         1684                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs   129.538462                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst            8                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst            8                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst            8                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           53                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           53                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5394249                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5394249                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5394249                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5394249                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5394249                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5394249                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000605                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000605                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 101778.283019                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 101778.283019                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 101778.283019                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 101778.283019                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 101778.283019                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 101778.283019                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 32189                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           31304                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             495                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              24602                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 24495                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           99.565076                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   403                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                         183147                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             1845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       318099                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     32189                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            24898                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                      174033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1127                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles          270                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   85204                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           176893                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.821423                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.172082                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  24756     13.99%     13.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  65852     37.23%     51.22% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   2510      1.42%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  83775     47.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             176893                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.175755                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.736851                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   7246                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               32146                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  130419                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                6546                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  536                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                359                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               314297                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2084                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  536                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  12556                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 22459                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2993                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  131022                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                7327                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               312114                       # Number of instructions processed by rename
system.cpu08.rename.SquashedInsts                 631                       # Number of squashed instructions processed by rename
system.cpu08.rename.ROBFullEvents                4170                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenamedOperands            440201                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1534793                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         499358                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              434595                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   5604                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   15232                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              76103                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              2295                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             475                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            326                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   311342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               155                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  310424                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        11434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       176893                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.754869                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.223735                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             38399     21.71%     21.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             36776     20.79%     42.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             38979     22.04%     64.53% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             55266     31.24%     95.78% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              7473      4.22%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        176893                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 13403     25.66%     25.66% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                 1399      2.68%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     28.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                35831     68.59%     96.92% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1609      3.08%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              183180     59.01%     59.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              49155     15.83%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.84% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              75907     24.45%     99.30% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              2182      0.70%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               310424                       # Type of FU issued
system.cpu08.iq.rate                         1.694944                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     52242                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.168292                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           850239                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          315549                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       308743                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               362666                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1494                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          262                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  536                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                    66                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            311500                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               76103                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               2295                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               74                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          324                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                471                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              309300                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               75242                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1123                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      77384                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  30598                       # Number of branches executed
system.cpu08.iew.exec_stores                     2142                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.688807                       # Inst execution rate
system.cpu08.iew.wb_sent                       308817                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      308743                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  225642                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  309562                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.685766                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.728907                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          2845                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           148                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             468                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples       176292                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.743970                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.389188                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        66814     37.90%     37.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        55626     31.55%     69.45% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2        15125      8.58%     78.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         9118      5.17%     83.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1760      1.00%     84.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        11031      6.26%     90.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          914      0.52%     90.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          693      0.39%     91.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        15211      8.63%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total       176292                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             305226                       # Number of instructions committed
system.cpu08.commit.committedOps               307448                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        76642                       # Number of memory references committed
system.cpu08.commit.loads                       74609                       # Number of loads committed
system.cpu08.commit.membars                        74                       # Number of memory barriers committed
system.cpu08.commit.branches                    30513                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  277276                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                208                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         181651     59.08%     59.08% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         49155     15.99%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         74609     24.27%     99.34% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2033      0.66%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          307448                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               15211                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     470529                       # The number of ROB reads
system.cpu08.rob.rob_writes                    621197                       # The number of ROB writes
system.cpu08.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     399430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    305226                       # Number of Instructions Simulated
system.cpu08.committedOps                      307448                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.600037                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.600037                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.666563                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.666563                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 494803                       # number of integer regfile reads
system.cpu08.int_regfile_writes                256676                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 1152195                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 179419                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 84001                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             666                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         149.253232                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             73898                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1234                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           59.884927                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   149.253232                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.145755                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.145755                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          155652                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         155652                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        72374                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         72374                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         1520                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         1520                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            1                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data        73894                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          73894                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        73895                       # number of overall hits
system.cpu08.dcache.overall_hits::total         73895                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2787                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2787                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          501                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          501                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            9                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3288                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3288                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3289                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3289                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     69458085                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     69458085                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     21670250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     21670250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       142990                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       142990                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     91128335                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     91128335                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     91128335                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     91128335                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        75161                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        75161                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         2021                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2021                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        77182                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        77182                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        77184                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        77184                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.037080                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.037080                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.247897                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.247897                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.042601                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.042601                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.042612                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.042612                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 24922.168999                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 24922.168999                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 43253.992016                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 43253.992016                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 15887.777778                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 15887.777778                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 27715.430353                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 27715.430353                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 27707.003649                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 27707.003649                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          240                       # number of writebacks
system.cpu08.dcache.writebacks::total             240                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1787                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1787                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          253                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2040                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2040                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2040                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2040                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1000                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1000                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          248                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1248                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1248                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1249                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1249                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     19827813                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     19827813                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      9030250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      9030250                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        84000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        84000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       113510                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       113510                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     28858063                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     28858063                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     28942063                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     28942063                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.013305                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.013305                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.122712                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.122712                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.016170                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.016170                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.016182                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.016182                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 19827.813000                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 19827.813000                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 36412.298387                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 36412.298387                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data        84000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total        84000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 12612.222222                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12612.222222                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         6750                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 23123.447917                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 23123.447917                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 23172.188151                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 23172.188151                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          13.873316                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             85142                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1606.452830                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    13.873316                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.027096                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.027096                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          170459                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         170459                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        85142                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         85142                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        85142                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          85142                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        85142                       # number of overall hits
system.cpu08.icache.overall_hits::total         85142                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           61                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           61                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           61                       # number of overall misses
system.cpu08.icache.overall_misses::total           61                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6277998                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6277998                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6277998                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6277998                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6277998                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6277998                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        85203                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        85203                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        85203                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        85203                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        85203                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        85203                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000716                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000716                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000716                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000716                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000716                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000716                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst       102918                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total       102918                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst       102918                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total       102918                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst       102918                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total       102918                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs         2444                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs   174.571429                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst            8                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst            8                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst            8                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5584998                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5584998                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5584998                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5584998                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5584998                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5584998                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000622                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000622                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000622                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000622                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 105377.320755                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 105377.320755                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 105377.320755                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 105377.320755                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 105377.320755                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 105377.320755                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 32274                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           31404                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             493                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              24641                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 24538                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           99.581997                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   399                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                         182402                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             1940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       318365                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     32274                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            24937                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                      172680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1121                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          382                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   85285                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  34                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           175780                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.834259                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.166010                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  23509     13.37%     13.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  65947     37.52%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   2493      1.42%     52.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  83831     47.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             175780                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.176939                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.745403                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   7167                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               30889                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  130857                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                6335                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  532                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                357                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               314797                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                2073                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  532                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  12523                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                 21228                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         3003                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  131217                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                7277                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               312543                       # Number of instructions processed by rename
system.cpu09.rename.SquashedInsts                 621                       # Number of squashed instructions processed by rename
system.cpu09.rename.ROBFullEvents                4084                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.SQFullEvents                   26                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            440957                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1536874                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         499915                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              435409                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   5544                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   15266                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              76164                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              2291                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             479                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            324                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   311735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               150                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  310857                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             283                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          3988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        11110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       175780                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.768444                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.219269                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             37238     21.18%     21.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             36489     20.76%     41.94% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             39310     22.36%     64.31% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             55224     31.42%     95.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              7519      4.28%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        175780                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 13512     25.83%     25.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                 1391      2.66%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     28.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                35813     68.46%     96.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                1596      3.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              183566     59.05%     59.05% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              49155     15.81%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.86% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              75957     24.43%     99.30% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              2179      0.70%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               310857                       # Type of FU issued
system.cpu09.iq.rate                         1.704241                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     52312                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.168283                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           850087                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          315875                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       309176                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               363169                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1491                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          256                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  532                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                    72                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            311887                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               76164                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               2291                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               71                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          324                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                470                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              309726                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               75303                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1129                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           2                       # number of nop insts executed
system.cpu09.iew.exec_refs                      77443                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  30702                       # Number of branches executed
system.cpu09.iew.exec_stores                     2140                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.698041                       # Inst execution rate
system.cpu09.iew.wb_sent                       309252                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      309176                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  226078                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  310238                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.695025                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.728724                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          2820                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             465                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples       175177                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.757634                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.394117                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        65550     37.42%     37.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        55805     31.86%     69.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2        15026      8.58%     77.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         9087      5.19%     83.04% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1783      1.02%     84.06% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        11058      6.31%     90.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          913      0.52%     90.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          761      0.43%     91.33% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        15194      8.67%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total       175177                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             305663                       # Number of instructions committed
system.cpu09.commit.committedOps               307897                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        76708                       # Number of memory references committed
system.cpu09.commit.loads                       74673                       # Number of loads committed
system.cpu09.commit.membars                        75                       # Number of memory barriers committed
system.cpu09.commit.branches                    30622                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  277618                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                209                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         182034     59.12%     59.12% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         49155     15.96%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         74673     24.25%     99.34% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2035      0.66%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          307897                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               15194                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     469855                       # The number of ROB reads
system.cpu09.rob.rob_writes                    622051                       # The number of ROB writes
system.cpu09.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     400175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    305663                       # Number of Instructions Simulated
system.cpu09.committedOps                      307897                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.596742                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.596742                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.675766                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.675766                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 495367                       # number of integer regfile reads
system.cpu09.int_regfile_writes                256855                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 1153674                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 180067                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 84044                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             668                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         151.426854                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             73939                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1236                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           59.821197                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   151.426854                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.147878                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.147878                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          155774                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         155774                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        72421                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         72421                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         1515                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         1515                       # number of WriteReq hits
system.cpu09.dcache.demand_hits::cpu09.data        73936                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          73936                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        73936                       # number of overall hits
system.cpu09.dcache.overall_hits::total         73936                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2802                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2802                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          511                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          511                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            2                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3313                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3313                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3315                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3315                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     63453759                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     63453759                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     23102748                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     23102748                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       141498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       141498                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     86556507                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     86556507                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     86556507                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     86556507                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        75223                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        75223                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2026                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2026                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        77249                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        77249                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        77251                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        77251                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.037249                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037249                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.252221                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.252221                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data            1                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.042887                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.042887                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.042912                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.042912                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 22645.881156                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 22645.881156                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 45210.857143                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 45210.857143                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data        23583                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total        23583                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 26126.322668                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 26126.322668                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 26110.560181                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 26110.560181                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          282                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          282                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu09.dcache.writebacks::total             242                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1804                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1804                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          261                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         2065                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         2065                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         2065                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         2065                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          998                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          998                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          250                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          250                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1248                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1248                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1249                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1249                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     18206843                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     18206843                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      9417501                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      9417501                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data       132750                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total       132750                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       120002                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       120002                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     27624344                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     27624344                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     27757094                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     27757094                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.013267                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.013267                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.123396                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.123396                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.016156                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.016156                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.016168                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.016168                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 18243.329659                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 18243.329659                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 37670.004000                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 37670.004000                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data       132750                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total       132750                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 20000.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20000.333333                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 22134.891026                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 22134.891026                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 22223.453963                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 22223.453963                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          13.857766                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             85220                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1549.454545                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    13.857766                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.027066                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.027066                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          170623                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         170623                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        85220                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         85220                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        85220                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          85220                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        85220                       # number of overall hits
system.cpu09.icache.overall_hits::total         85220                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           64                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           64                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           64                       # number of overall misses
system.cpu09.icache.overall_misses::total           64                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      6568999                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      6568999                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      6568999                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      6568999                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      6568999                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      6568999                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        85284                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        85284                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        85284                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        85284                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        85284                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        85284                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000750                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000750                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000750                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000750                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000750                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000750                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 102640.609375                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 102640.609375                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 102640.609375                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 102640.609375                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 102640.609375                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 102640.609375                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs         2117                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs              13                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs   162.846154                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst            9                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst            9                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5739999                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5739999                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5739999                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5739999                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5739999                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5739999                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000645                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000645                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000645                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000645                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000645                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 104363.618182                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 104363.618182                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 104363.618182                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 104363.618182                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 104363.618182                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 104363.618182                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 29818                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           29033                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             484                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              23364                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 23261                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           99.559151                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   350                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                         181650                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             1840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       308256                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     29818                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            23611                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                      171893                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1081                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          440                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           71                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   82613                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  35                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           174867                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.783590                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.189860                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  27733     15.86%     15.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  63602     36.37%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2307      1.32%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  81225     46.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             174867                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.164151                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.696978                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   6972                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               35153                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  125887                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                6343                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  512                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                316                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               304885                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1964                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  512                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  12285                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                 25706                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2730                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  126325                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                7309                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               302639                       # Number of instructions processed by rename
system.cpu10.rename.SquashedInsts                 615                       # Number of squashed instructions processed by rename
system.cpu10.rename.ROBFullEvents                4123                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.SQFullEvents                   51                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands            423231                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1488814                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         486520                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              418030                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   5197                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   15187                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              74804                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              2087                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             404                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            262                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   301819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               132                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  301008                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             311                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          3763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10433                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       174867                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.721354                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.243065                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             40922     23.40%     23.40% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             35822     20.49%     43.89% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             36847     21.07%     64.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             53614     30.66%     95.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              7660      4.38%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        174867                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 12245     24.15%     24.15% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                 1455      2.87%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     27.02% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                35564     70.15%     97.17% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                1435      2.83%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              175317     58.24%     58.24% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              49155     16.33%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.57% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              74562     24.77%     99.34% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1974      0.66%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               301008                       # Type of FU issued
system.cpu10.iq.rate                         1.657077                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     50699                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.168431                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           827891                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          305716                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       299398                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               351707                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1464                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          248                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  512                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                    73                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            301953                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               74804                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               2087                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          313                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                461                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              299897                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               73920                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1109                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           2                       # number of nop insts executed
system.cpu10.iew.exec_refs                      75855                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  28386                       # Number of branches executed
system.cpu10.iew.exec_stores                     1935                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.650961                       # Inst execution rate
system.cpu10.iew.wb_sent                       299464                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      299398                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  219123                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  298346                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.648214                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.734459                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          2651                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             456                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples       174283                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.710941                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.394082                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        69291     39.76%     39.76% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        52507     30.13%     69.89% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        14946      8.58%     78.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         8908      5.11%     83.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1755      1.01%     84.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        10220      5.86%     90.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          810      0.46%     90.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          683      0.39%     91.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        15163      8.70%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total       174283                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             296273                       # Number of instructions committed
system.cpu10.commit.committedOps               298188                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        75179                       # Number of memory references committed
system.cpu10.commit.loads                       73340                       # Number of loads committed
system.cpu10.commit.membars                        64                       # Number of memory barriers committed
system.cpu10.commit.branches                    28307                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  270169                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                176                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         173854     58.30%     58.30% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         49155     16.48%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         73340     24.60%     99.38% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         1839      0.62%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          298188                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               15163                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     459257                       # The number of ROB reads
system.cpu10.rob.rob_writes                    602276                       # The number of ROB writes
system.cpu10.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          6783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     400927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    296273                       # Number of Instructions Simulated
system.cpu10.committedOps                      298188                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.613117                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.613117                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.631010                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.631010                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 482185                       # number of integer regfile reads
system.cpu10.int_regfile_writes                252809                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 1120167                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 166659                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 82429                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   37                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             675                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         151.380815                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             72355                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1245                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           58.116466                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   151.380815                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.147833                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.147833                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          152652                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         152652                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        71036                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         71036                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         1315                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         1315                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            1                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data        72351                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          72351                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        72352                       # number of overall hits
system.cpu10.dcache.overall_hits::total         72352                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2818                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2818                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          513                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            8                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3331                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3331                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3332                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3332                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     80811814                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     80811814                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     22150748                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     22150748                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       142495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       142495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    102962562                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    102962562                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    102962562                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    102962562                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        73854                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        73854                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1828                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1828                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        75682                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        75682                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        75684                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        75684                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.038156                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038156                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.280635                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.280635                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.044013                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.044013                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.044025                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.044025                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 28677.009936                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 28677.009936                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 43178.846004                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 43178.846004                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 17811.875000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 17811.875000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 30910.405884                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 30910.405884                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 30901.129052                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 30901.129052                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          734                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          734                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu10.dcache.writebacks::total             245                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1817                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1817                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          260                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2077                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2077                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2077                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2077                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1001                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          253                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          253                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1254                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1254                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1255                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     21468081                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     21468081                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      8821251                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      8821251                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        79500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        79500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       117505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       117505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     30289332                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     30289332                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     30368832                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     30368832                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.013554                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.013554                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.138403                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.138403                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.016569                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.016569                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.016582                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.016582                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 21446.634366                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 21446.634366                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 34866.604743                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 34866.604743                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data        79500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total        79500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 14688.125000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14688.125000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 24154.172249                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 24154.172249                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 24198.272510                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 24198.272510                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          13.750947                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             82547                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1474.053571                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    13.750947                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.026857                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.026857                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          165280                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         165280                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        82547                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         82547                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        82547                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          82547                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        82547                       # number of overall hits
system.cpu10.icache.overall_hits::total         82547                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           65                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           65                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           65                       # number of overall misses
system.cpu10.icache.overall_misses::total           65                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      6551498                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      6551498                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      6551498                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      6551498                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      6551498                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      6551498                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        82612                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        82612                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        82612                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        82612                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        82612                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        82612                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000787                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000787                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000787                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000787                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000787                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000787                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 100792.276923                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 100792.276923                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 100792.276923                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 100792.276923                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 100792.276923                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 100792.276923                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs         1926                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs   137.571429                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst            9                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst            9                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst            9                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5571748                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5571748                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5571748                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5571748                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5571748                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5571748                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 99495.500000                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 99495.500000                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 99495.500000                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 99495.500000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 99495.500000                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 99495.500000                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 29682                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           28883                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             486                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              23305                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 23196                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           99.532289                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   352                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                         181140                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             1836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       307821                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     29682                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23548                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                      171411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1085                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          208                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           99                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   82505                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  31                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           174250                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.787547                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.188419                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  27338     15.69%     15.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  63478     36.43%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   2300      1.32%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  81134     46.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             174250                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.163862                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.699354                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7026                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               34572                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  125941                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                6197                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  514                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                318                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               304259                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2008                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  514                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  12333                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 25185                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2794                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  126243                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                7181                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               301990                       # Number of instructions processed by rename
system.cpu11.rename.SquashedInsts                 637                       # Number of squashed instructions processed by rename
system.cpu11.rename.ROBFullEvents                4065                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenamedOperands            422059                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1485614                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         485624                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              416847                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   5209                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               68                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   15059                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              74709                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              2069                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             405                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            269                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   301155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               143                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  300271                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             298                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        10734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       174250                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.723220                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.240705                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             40654     23.33%     23.33% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             35695     20.48%     43.82% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             36373     20.87%     64.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             54283     31.15%     95.84% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              7244      4.16%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5                 1      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        174250                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 11669     23.32%     23.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                 1445      2.89%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     26.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                35499     70.95%     97.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1423      2.84%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              174686     58.18%     58.18% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              49155     16.37%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.55% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              74468     24.80%     99.35% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1962      0.65%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               300271                       # Type of FU issued
system.cpu11.iq.rate                         1.657674                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     50036                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.166636                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           825124                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          305047                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       298573                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               350307                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1455                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          229                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  514                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                    62                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            301301                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               74709                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               2069                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               68                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          314                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          146                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                460                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              299069                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               73823                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1200                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      75749                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  28220                       # Number of branches executed
system.cpu11.iew.exec_stores                     1926                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.651038                       # Inst execution rate
system.cpu11.iew.wb_sent                       298638                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      298573                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  218379                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  297212                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.648300                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.734758                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          2607                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             458                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples       173675                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.713263                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.391516                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        68708     39.56%     39.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        52124     30.01%     69.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2        15365      8.85%     78.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         9359      5.39%     83.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1749      1.01%     84.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         9662      5.56%     90.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          837      0.48%     90.86% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          676      0.39%     91.25% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        15195      8.75%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total       173675                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             295645                       # Number of instructions committed
system.cpu11.commit.committedOps               297551                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        75094                       # Number of memory references committed
system.cpu11.commit.loads                       73254                       # Number of loads committed
system.cpu11.commit.membars                        63                       # Number of memory barriers committed
system.cpu11.commit.branches                    28149                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  269689                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                175                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         173302     58.24%     58.24% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         49155     16.52%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.76% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         73254     24.62%     99.38% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         1840      0.62%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          297551                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               15195                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     457936                       # The number of ROB reads
system.cpu11.rob.rob_writes                    600916                       # The number of ROB writes
system.cpu11.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6890                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     401437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    295645                       # Number of Instructions Simulated
system.cpu11.committedOps                      297551                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.612694                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.612694                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.632135                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.632135                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 480964                       # number of integer regfile reads
system.cpu11.int_regfile_writes                252386                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 1117416                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 165687                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 82306                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             668                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         149.220153                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             72286                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1238                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           58.389338                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   149.220153                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.145723                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.145723                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          152436                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         152436                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        70973                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         70973                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         1310                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         1310                       # number of WriteReq hits
system.cpu11.dcache.demand_hits::cpu11.data        72283                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          72283                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        72283                       # number of overall hits
system.cpu11.dcache.overall_hits::total         72283                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2774                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2774                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          513                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            2                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3287                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3287                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3289                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3289                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     77454379                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     77454379                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     20907750                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     20907750                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       227497                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       227497                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     98362129                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     98362129                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     98362129                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     98362129                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        73747                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        73747                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1823                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1823                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        75570                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        75570                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        75572                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        75572                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.037615                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037615                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.281404                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.281404                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.043496                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.043496                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.043521                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.043521                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 27921.549748                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 27921.549748                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 40755.847953                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 40755.847953                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 16249.785714                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 16249.785714                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 29924.590508                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 29924.590508                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 29906.393737                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 29906.393737                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu11.dcache.writebacks::total             245                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1783                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1783                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          260                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          260                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         2043                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         2043                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         2043                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         2043                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          991                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          991                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          253                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          253                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1244                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1244                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1245                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1245                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     20951306                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     20951306                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      8619250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      8619250                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       195500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       195500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       184503                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       184503                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     29570556                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     29570556                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     29766056                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     29766056                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.013438                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.013438                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.138782                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.138782                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.016462                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016462                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.016474                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016474                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 21141.580222                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 21141.580222                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 34068.181818                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 34068.181818                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data       195500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total       195500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 13178.785714                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13178.785714                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 23770.543408                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 23770.543408                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 23908.478715                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 23908.478715                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          13.457747                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             82442                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1498.945455                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    13.457747                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.026285                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.026285                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          165063                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         165063                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        82442                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         82442                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        82442                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          82442                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        82442                       # number of overall hits
system.cpu11.icache.overall_hits::total         82442                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           62                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           62                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           62                       # number of overall misses
system.cpu11.icache.overall_misses::total           62                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      6583998                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      6583998                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      6583998                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      6583998                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      6583998                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      6583998                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        82504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        82504                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        82504                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        82504                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        82504                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        82504                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000751                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000751                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000751                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000751                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000751                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000751                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 106193.516129                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 106193.516129                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 106193.516129                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 106193.516129                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 106193.516129                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 106193.516129                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs         1996                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs   133.066667                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            7                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            7                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            7                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5657748                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5657748                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5657748                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5657748                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5657748                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5657748                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 102868.145455                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 102868.145455                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 102868.145455                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 102868.145455                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 102868.145455                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 102868.145455                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 33095                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           32195                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             495                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              25092                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 24991                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           99.597481                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   417                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                         180515                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             1850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       323162                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     33095                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            25408                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                      170936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1133                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          175                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   86414                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  33                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           173665                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.884818                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.140321                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  19032     10.96%     10.96% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  66968     38.56%     49.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2636      1.52%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  85029     48.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             173665                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.183337                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.790222                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   7258                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               26609                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  132572                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                6688                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  538                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                372                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               318883                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2101                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  538                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  12611                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 16815                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2946                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  133280                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                7475                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               316157                       # Number of instructions processed by rename
system.cpu12.rename.SquashedInsts                1053                       # Number of squashed instructions processed by rename
system.cpu12.rename.ROBFullEvents                4283                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenamedOperands            447432                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1554645                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         505286                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              440952                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   6477                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   15463                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              76502                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              2346                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             512                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            344                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   314928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               156                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  313701                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             350                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        12355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       173665                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.806357                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.192208                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             32974     18.99%     18.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             37891     21.82%     40.81% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             39265     22.61%     63.42% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             56862     32.74%     96.16% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              6671      3.84%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5                 2      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        173665                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 13384     25.93%     25.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                 1420      2.75%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     28.68% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                35168     68.14%     96.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                1637      3.17%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              186029     59.30%     59.30% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              49155     15.67%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.97% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              76287     24.32%     99.29% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              2230      0.71%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               313701                       # Type of FU issued
system.cpu12.iq.rate                         1.737811                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51609                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.164517                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           853024                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          319154                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       312141                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               365310                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1398                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  538                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                    69                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            315086                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               76502                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               2346                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               74                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          329                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                472                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              312634                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               75676                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1065                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           2                       # number of nop insts executed
system.cpu12.iew.exec_refs                      77866                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  31430                       # Number of branches executed
system.cpu12.iew.exec_stores                     2190                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.731900                       # Inst execution rate
system.cpu12.iew.wb_sent                       312222                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      312141                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  227554                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  312911                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.729169                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.727216                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          2870                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           153                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             467                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples       173059                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.797167                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.389772                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        61272     35.41%     35.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        56703     32.77%     68.17% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2        15831      9.15%     77.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         9904      5.72%     83.04% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1807      1.04%     84.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        10656      6.16%     90.24% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          980      0.57%     90.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          697      0.40%     91.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        15209      8.79%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total       173059                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             308666                       # Number of instructions committed
system.cpu12.commit.committedOps               311016                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        77210                       # Number of memory references committed
system.cpu12.commit.loads                       75104                       # Number of loads committed
system.cpu12.commit.membars                        79                       # Number of memory barriers committed
system.cpu12.commit.branches                    31361                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  280018                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                221                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         184651     59.37%     59.37% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         49155     15.80%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         75104     24.15%     99.32% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2106      0.68%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          311016                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               15209                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     470839                       # The number of ROB reads
system.cpu12.rob.rob_writes                    628387                       # The number of ROB writes
system.cpu12.timesIdled                            48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     402062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    308666                       # Number of Instructions Simulated
system.cpu12.committedOps                      311016                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.584823                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.584823                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.709919                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.709919                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 499190                       # number of integer regfile reads
system.cpu12.int_regfile_writes                258026                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 1163700                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 184303                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 84546                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             678                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         150.828510                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             74397                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1248                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           59.612981                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   150.828510                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.147293                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.147293                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          156670                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         156670                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        72817                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         72817                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         1577                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         1577                       # number of WriteReq hits
system.cpu12.dcache.demand_hits::cpu12.data        74394                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          74394                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        74394                       # number of overall hits
system.cpu12.dcache.overall_hits::total         74394                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2779                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2779                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          521                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          521                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            2                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         3300                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         3300                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         3302                       # number of overall misses
system.cpu12.dcache.overall_misses::total         3302                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     52621005                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     52621005                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     18820750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     18820750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       129000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       129000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     71441755                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     71441755                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     71441755                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     71441755                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        75596                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        75596                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2098                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2098                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        77694                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        77694                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        77696                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        77696                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.036761                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.036761                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.248332                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.248332                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.042474                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.042474                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.042499                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.042499                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 18935.230299                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 18935.230299                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 36124.280230                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 36124.280230                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        25800                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        25800                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 21649.016667                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 21649.016667                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 21635.903998                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 21635.903998                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          174                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          250                       # number of writebacks
system.cpu12.dcache.writebacks::total             250                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1780                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1780                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          263                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          263                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         2043                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         2043                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         2043                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         2043                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          999                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          999                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          258                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1257                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1257                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1258                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1258                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     16843342                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     16843342                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      7695000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      7695000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       114000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     24538342                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     24538342                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     24613092                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     24613092                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.013215                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.013215                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.122974                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.122974                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.016179                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.016179                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.016191                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.016191                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 16860.202202                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 16860.202202                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 29825.581395                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 29825.581395                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data        74750                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total        74750                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        22800                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        22800                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 19521.354018                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 19521.354018                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 19565.255962                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 19565.255962                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          13.543229                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             86349                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1569.981818                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    13.543229                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.026452                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.026452                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          172881                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         172881                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        86349                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         86349                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        86349                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          86349                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        86349                       # number of overall hits
system.cpu12.icache.overall_hits::total         86349                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           64                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           64                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           64                       # number of overall misses
system.cpu12.icache.overall_misses::total           64                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      6562248                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      6562248                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      6562248                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      6562248                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      6562248                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      6562248                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        86413                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        86413                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        86413                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        86413                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        86413                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        86413                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000741                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000741                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 102535.125000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 102535.125000                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 102535.125000                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 102535.125000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 102535.125000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 102535.125000                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs         1906                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs   127.066667                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst            9                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst            9                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5544498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5544498                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5544498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5544498                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5544498                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5544498                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000636                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000636                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000636                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000636                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000636                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 100809.054545                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 100809.054545                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 100809.054545                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 100809.054545                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 100809.054545                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 100809.054545                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 31759                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           30884                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             489                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              24439                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 24333                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           99.566267                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   400                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                         179788                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             1890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       318705                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     31759                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            24733                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                      170511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1107                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   85227                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  38                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           173397                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.860966                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.154015                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  21107     12.17%     12.17% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  65869     37.99%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2446      1.41%     51.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  83975     48.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             173397                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.176647                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.772671                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   6537                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               27876                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  132719                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                5740                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  525                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                348                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               313132                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2445                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  525                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  11527                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 18983                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2662                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  132864                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                6836                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               310433                       # Number of instructions processed by rename
system.cpu13.rename.SquashedInsts                 916                       # Number of squashed instructions processed by rename
system.cpu13.rename.ROBFullEvents                4101                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.SQFullEvents                   41                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            437074                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1526890                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         497647                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              430370                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6702                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   13756                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              75800                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              2254                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             468                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            308                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   309262                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               140                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  308031                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             295                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        12796                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       173397                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.776449                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.205187                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             35769     20.63%     20.63% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             36712     21.17%     41.80% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             37051     21.37%     63.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             58243     33.59%     96.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5622      3.24%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        173397                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 11807     24.04%     24.04% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                 1325      2.70%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     26.73% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                34449     70.13%     96.87% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                1539      3.13%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              181194     58.82%     58.82% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              49155     15.96%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.78% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              75560     24.53%     99.31% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              2122      0.69%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               308031                       # Type of FU issued
system.cpu13.iq.rate                         1.713301                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     49120                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.159464                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           838871                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          313721                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       306348                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               357151                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1514                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          275                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  525                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                    81                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            309404                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               75800                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               2254                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               66                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          322                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                465                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              306880                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               74904                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1148                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           2                       # number of nop insts executed
system.cpu13.iew.exec_refs                      76981                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  30035                       # Number of branches executed
system.cpu13.iew.exec_stores                     2077                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.706899                       # Inst execution rate
system.cpu13.iew.wb_sent                       306429                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      306348                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  222633                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  304383                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.703940                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.731424                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3217                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             461                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples       172792                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.765620                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.382544                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        63592     36.80%     36.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        54373     31.47%     68.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2        15923      9.22%     77.49% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3        10830      6.27%     83.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1782      1.03%     84.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         9554      5.53%     90.31% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          888      0.51%     90.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          650      0.38%     91.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        15200      8.80%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total       172792                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             302938                       # Number of instructions committed
system.cpu13.commit.committedOps               305085                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        76265                       # Number of memory references committed
system.cpu13.commit.loads                       74286                       # Number of loads committed
system.cpu13.commit.membars                        72                       # Number of memory barriers committed
system.cpu13.commit.branches                    29950                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  275463                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                200                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         179665     58.89%     58.89% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         49155     16.11%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         74286     24.35%     99.35% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         1979      0.65%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          305085                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               15200                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     465088                       # The number of ROB reads
system.cpu13.rob.rob_writes                    617242                       # The number of ROB writes
system.cpu13.timesIdled                            51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          6391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     402789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    302938                       # Number of Instructions Simulated
system.cpu13.committedOps                      305085                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.593481                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.593481                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.684973                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.684973                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 491527                       # number of integer regfile reads
system.cpu13.int_regfile_writes                255708                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 1144002                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 176175                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 83597                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             660                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         150.445219                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             73565                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1231                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           59.760357                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   150.445219                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.146919                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.146919                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          569                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          154868                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         154868                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        72108                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         72108                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         1453                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         1453                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            1                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data        73561                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          73561                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        73562                       # number of overall hits
system.cpu13.dcache.overall_hits::total         73562                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2723                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2723                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          519                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          519                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            4                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3242                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3242                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3243                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3243                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     59341798                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     59341798                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     20725750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     20725750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        50500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        50500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     80067548                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     80067548                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     80067548                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     80067548                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        74831                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        74831                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         1972                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         1972                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        76803                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        76803                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        76805                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        76805                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.036389                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.036389                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.263185                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.263185                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.042212                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.042212                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.042224                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.042224                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 21792.801322                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 21792.801322                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 39934.007707                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 39934.007707                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        12625                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        12625                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 24696.961135                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 24696.961135                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 24689.345668                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 24689.345668                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          248                       # number of writebacks
system.cpu13.dcache.writebacks::total             248                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1739                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1739                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          263                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          263                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         2002                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         2002                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         2002                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         2002                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          984                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          984                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          256                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1240                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1240                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1241                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1241                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     17930083                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     17930083                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      8562000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      8562000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        64250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        64250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        38000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     26492083                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     26492083                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     26556333                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     26556333                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.013150                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.013150                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.129817                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.129817                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.016145                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.016145                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.016158                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.016158                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 18221.629065                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 18221.629065                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 33445.312500                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 33445.312500                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data        64250                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total        64250                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 21364.583065                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 21364.583065                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21399.140210                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21399.140210                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          12.997228                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             85157                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1493.982456                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    12.997228                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.025385                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.025385                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          170509                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         170509                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        85157                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         85157                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        85157                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          85157                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        85157                       # number of overall hits
system.cpu13.icache.overall_hits::total         85157                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           69                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      6468249                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      6468249                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      6468249                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      6468249                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      6468249                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      6468249                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        85226                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        85226                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        85226                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        85226                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        85226                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        85226                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000810                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000810                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000810                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000810                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000810                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000810                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 93742.739130                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 93742.739130                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 93742.739130                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 93742.739130                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 93742.739130                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 93742.739130                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs         1786                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs   119.066667                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           12                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           12                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           12                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5383749                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5383749                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5383749                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5383749                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5383749                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5383749                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000669                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000669                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000669                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000669                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000669                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 94451.736842                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 94451.736842                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 94451.736842                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 94451.736842                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 94451.736842                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 94451.736842                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 31746                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           30868                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             489                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              24486                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 24382                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           99.575267                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   401                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                         178892                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             1991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       319287                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     31746                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            24783                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                      169700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1107                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                546                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   85503                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  39                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           173066                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.867889                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.150389                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  20477     11.83%     11.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  66028     38.15%     49.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2443      1.41%     51.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  84118     48.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             173066                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.177459                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.784803                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6561                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               26661                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  134255                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                5064                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  525                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                349                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               312347                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2188                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  525                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  11231                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                 18183                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2720                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  133978                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                6429                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               309739                       # Number of instructions processed by rename
system.cpu14.rename.SquashedInsts                 834                       # Number of squashed instructions processed by rename
system.cpu14.rename.ROBFullEvents                3903                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.SQFullEvents                   27                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            435767                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1523470                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         496512                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              429583                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6181                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               67                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   12863                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              75676                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              2264                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             466                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            308                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   308616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               142                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  307455                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             328                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12161                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       173066                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.776519                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.203591                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             35941     20.77%     20.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             36301     20.98%     41.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             36208     20.92%     62.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             59726     34.51%     97.17% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4890      2.83%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        173066                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 11401     23.96%     23.96% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                 1349      2.84%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     26.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                33292     69.97%     96.77% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1539      3.23%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              180724     58.78%     58.78% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              49155     15.99%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.77% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              75444     24.54%     99.31% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              2132      0.69%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               307455                       # Type of FU issued
system.cpu14.iq.rate                         1.718663                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     47581                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.154758                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           835882                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          312847                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       305870                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               355036                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1440                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          284                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  525                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                    89                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            308761                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               75676                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               2264                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               67                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          322                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          143                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                465                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              306372                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               74828                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1080                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      76908                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  29926                       # Number of branches executed
system.cpu14.iew.exec_stores                     2080                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.712609                       # Inst execution rate
system.cpu14.iew.wb_sent                       305955                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      305870                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  221754                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  302921                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.709803                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.732052                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3004                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             461                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples       172453                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.766690                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.380327                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        63432     36.78%     36.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        53941     31.28%     68.06% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2        15975      9.26%     77.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3        11363      6.59%     83.91% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1769      1.03%     84.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         9234      5.35%     90.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          906      0.53%     90.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          655      0.38%     91.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        15178      8.80%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total       172453                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             302522                       # Number of instructions committed
system.cpu14.commit.committedOps               304671                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        76216                       # Number of memory references committed
system.cpu14.commit.loads                       74236                       # Number of loads committed
system.cpu14.commit.membars                        72                       # Number of memory barriers committed
system.cpu14.commit.branches                    29846                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  275153                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                200                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         179300     58.85%     58.85% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         49155     16.13%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         74236     24.37%     99.35% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         1980      0.65%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          304671                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               15178                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     464144                       # The number of ROB reads
system.cpu14.rob.rob_writes                    615980                       # The number of ROB writes
system.cpu14.timesIdled                            51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     403685                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    302522                       # Number of Instructions Simulated
system.cpu14.committedOps                      304671                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.591336                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.591336                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.691087                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.691087                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 490789                       # number of integer regfile reads
system.cpu14.int_regfile_writes                255514                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 1142355                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 175525                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 83539                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             677                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         149.278034                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             73384                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1247                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           58.848436                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   149.278034                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.145779                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.145779                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          568                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          154744                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         154744                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        71932                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         71932                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         1449                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         1449                       # number of WriteReq hits
system.cpu14.dcache.demand_hits::cpu14.data        73381                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          73381                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        73381                       # number of overall hits
system.cpu14.dcache.overall_hits::total         73381                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2822                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          523                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            2                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3345                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3345                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3347                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3347                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     57920359                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     57920359                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     19237250                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     19237250                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        71500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        71500                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        39000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     77157609                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     77157609                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     77157609                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     77157609                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        74754                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        74754                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         1972                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         1972                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        76726                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        76726                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        76728                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        76728                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.037750                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.037750                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.265213                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.265213                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.043597                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.043597                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.043622                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.043622                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 20524.577959                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 20524.577959                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 36782.504780                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 36782.504780                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        14300                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        14300                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data        13000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 23066.549776                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 23066.549776                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 23052.766358                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 23052.766358                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          156                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu14.dcache.writebacks::total             249                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1812                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1812                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          266                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         2078                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         2078                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         2078                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         2078                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1010                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          257                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          257                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1267                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1267                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1268                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1268                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     18161806                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     18161806                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      7770000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      7770000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        95000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        95000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        56500                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     25931806                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     25931806                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     26026806                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     26026806                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.013511                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.013511                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.130325                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.130325                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.016513                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.016513                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.016526                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016526                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 17981.986139                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 17981.986139                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 30233.463035                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 30233.463035                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data        95000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total        95000                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data        11300                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11300                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        10000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        10000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 20467.092344                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 20467.092344                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 20525.872240                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 20525.872240                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          12.465100                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             85432                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1498.807018                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    12.465100                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.024346                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.024346                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          171061                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         171061                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        85432                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         85432                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        85432                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          85432                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        85432                       # number of overall hits
system.cpu14.icache.overall_hits::total         85432                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           70                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           70                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           70                       # number of overall misses
system.cpu14.icache.overall_misses::total           70                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      7220249                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      7220249                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      7220249                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      7220249                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      7220249                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      7220249                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        85502                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        85502                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        85502                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        85502                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        85502                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        85502                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000819                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000819                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000819                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000819                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000819                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000819                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 103146.414286                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 103146.414286                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 103146.414286                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 103146.414286                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 103146.414286                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 103146.414286                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs         2039                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs   145.642857                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           13                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           13                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           13                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           57                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5522999                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5522999                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5522999                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5522999                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5522999                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5522999                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 96894.719298                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 96894.719298                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 96894.719298                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 96894.719298                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 96894.719298                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 96894.719298                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 32252                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           31319                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             502                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              24675                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 24558                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           99.525836                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   423                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                         178414                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       320362                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     32252                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            24981                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                      169389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1143                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles          325                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   85757                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  28                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           172694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.879660                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.145051                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  19524     11.31%     11.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  66282     38.38%     49.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2340      1.35%     51.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  84548     48.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              3                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             172694                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.180771                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.795610                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6881                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               27513                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  131557                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                6202                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  541                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                370                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               313405                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1885                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  541                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  11717                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                 17402                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4002                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  132229                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                6803                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               311257                       # Number of instructions processed by rename
system.cpu15.rename.SquashedInsts                 670                       # Number of squashed instructions processed by rename
system.cpu15.rename.ROBFullEvents                4049                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenamedOperands            438708                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1530647                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         498074                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              433890                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   4814                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               84                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   13659                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              75743                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              2328                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             484                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            323                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   310300                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  309563                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             186                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          3354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         9259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       172694                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.792552                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.211605                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             35492     20.55%     20.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             35564     20.59%     41.15% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             37259     21.58%     62.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             58035     33.61%     96.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              6344      3.67%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8                 0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        172694                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 13109     27.44%     27.44% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                 1676      3.51%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     30.95% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                31675     66.30%     97.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1315      2.75%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              182592     58.98%     58.98% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              49155     15.88%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.86% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              75620     24.43%     99.29% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              2196      0.71%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               309563                       # Type of FU issued
system.cpu15.iq.rate                         1.735082                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     47775                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.154330                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           839779                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          313830                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       308202                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               357338                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1168                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  541                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                    83                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            310475                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               75743                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               2328                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               84                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          325                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                474                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              308688                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               75143                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             873                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           2                       # number of nop insts executed
system.cpu15.iew.exec_refs                      77289                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  30494                       # Number of branches executed
system.cpu15.iew.exec_stores                     2146                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.730178                       # Inst execution rate
system.cpu15.iew.wb_sent                       308293                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      308202                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  224403                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  307389                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.727454                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.730029                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2505                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             472                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples       172071                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.784839                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.407012                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        63107     36.67%     36.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        54448     31.64%     68.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2        15550      9.04%     77.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3        10338      6.01%     83.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1570      0.91%     84.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         9963      5.79%     90.07% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          793      0.46%     90.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          712      0.41%     90.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        15590      9.06%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total       172071                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             304881                       # Number of instructions committed
system.cpu15.commit.committedOps               307119                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        76627                       # Number of memory references committed
system.cpu15.commit.loads                       74575                       # Number of loads committed
system.cpu15.commit.membars                        75                       # Number of memory barriers committed
system.cpu15.commit.branches                    30420                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  277042                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                209                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         181337     59.04%     59.04% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         49155     16.01%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         74575     24.28%     99.33% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2052      0.67%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          307119                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               15590                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     465247                       # The number of ROB reads
system.cpu15.rob.rob_writes                    619885                       # The number of ROB writes
system.cpu15.timesIdled                            50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     404163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    304881                       # Number of Instructions Simulated
system.cpu15.committedOps                      307119                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.585192                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.585192                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.708840                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.708840                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 493805                       # number of integer regfile reads
system.cpu15.int_regfile_writes                256434                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 1150350                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 178817                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 87398                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             682                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         150.631163                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             73736                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1255                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           58.753785                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   150.631163                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.147101                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.147101                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          155495                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         155495                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        72214                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         72214                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         1512                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         1512                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        73726                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          73726                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        73726                       # number of overall hits
system.cpu15.dcache.overall_hits::total         73726                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2837                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2837                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          519                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          519                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            2                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           16                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3356                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3356                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3358                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3358                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     58556013                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     58556013                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     18521250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     18521250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       220992                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       220992                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        36000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        70001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        70001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     77077263                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     77077263                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     77077263                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     77077263                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        75051                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        75051                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2031                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2031                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        77082                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        77082                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        77084                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        77084                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.037801                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.037801                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.255539                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.255539                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.043538                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.043538                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.043563                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.043563                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 20640.117378                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 20640.117378                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 35686.416185                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 35686.416185                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        13812                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        13812                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         7200                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         7200                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 22967.003278                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 22967.003278                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 22953.324300                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 22953.324300                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu15.dcache.writebacks::total             249                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1833                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1833                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          261                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         2094                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         2094                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         2094                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         2094                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1004                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1004                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          258                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           16                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1262                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1262                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1263                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1263                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     18299581                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     18299581                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      7495750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      7495750                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data       324750                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total       324750                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       169508                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       169508                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        63499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        63499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     25795331                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     25795331                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     26120081                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     26120081                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.013378                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.013378                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.127031                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.127031                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.016372                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016372                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.016385                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016385                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 18226.674303                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 18226.674303                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 29053.294574                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 29053.294574                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data       324750                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total       324750                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 10594.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10594.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         5400                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         5400                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20440.040412                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20440.040412                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20680.982581                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20680.982581                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          13.246857                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             85693                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1503.385965                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    13.246857                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.025873                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.025873                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          171571                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         171571                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        85693                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         85693                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        85693                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          85693                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        85693                       # number of overall hits
system.cpu15.icache.overall_hits::total         85693                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           64                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           64                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           64                       # number of overall misses
system.cpu15.icache.overall_misses::total           64                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5834499                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5834499                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5834499                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5834499                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5834499                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5834499                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        85757                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        85757                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        85757                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        85757                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        85757                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        85757                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000746                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000746                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 91164.046875                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 91164.046875                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 91164.046875                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 91164.046875                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 91164.046875                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 91164.046875                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs         1672                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs              12                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs   139.333333                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            7                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            7                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            7                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           57                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      5247499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      5247499                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      5247499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      5247499                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      5247499                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      5247499                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000665                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000665                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000665                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 92061.385965                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 92061.385965                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 92061.385965                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 92061.385965                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 92061.385965                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 92061.385965                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               17151                       # Transaction distribution
system.membus.trans_dist::ReadResp              17150                       # Transaction distribution
system.membus.trans_dist::Writeback              5577                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               33                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             47                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              80                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6549                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6549                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port         9131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1811                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port       355776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port        32512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port        33984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port        33216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port        33344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port        33472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port        35392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port        36480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port        36672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port        39808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port        39872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port        34880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port        35968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port        35456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port        35520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  980160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14030                       # Total snoops (count)
system.membus.snoop_fanout::samples             29406                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                  29406    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total               29406                       # Request fanout histogram
system.membus.reqLayer0.occupancy            55152999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3335250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18676231                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             278750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            5896175                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             284000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy           6242680                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282500                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer14.occupancy           6224161                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy            274500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer18.occupancy           6397387                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer21.occupancy            275500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer22.occupancy           6290159                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer25.occupancy            281500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer26.occupancy           6460402                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer29.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer30.occupancy           6402389                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer33.occupancy            281750                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer34.occupancy           6384927                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer37.occupancy            294250                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer38.occupancy           6380904                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer41.occupancy            296750                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer42.occupancy           6419163                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer45.occupancy            291500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer46.occupancy           6389941                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer49.occupancy            291250                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer50.occupancy           6399408                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer53.occupancy            305500                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer54.occupancy           6306167                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer57.occupancy            306750                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer58.occupancy           6435694                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             2.2                       # Layer utilization (%)
system.membus.respLayer61.occupancy            300500                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer62.occupancy           6481412                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
