#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Aug 22 08:51:57 2023
# Process ID: 174193
# Current directory: /home/vs/funtion/verilog/ELD_LAB
# Command line: vivado
# Log file: /home/vs/funtion/verilog/ELD_LAB/vivado.log
# Journal file: /home/vs/funtion/verilog/ELD_LAB/vivado.jou
# Running On: buntu, OS: Linux, CPU Frequency: 2668.214 MHz, CPU Physical cores: 4, Host memory: 8145 MB
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
set_param board.repoPaths {/home/vs/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:zedboard:1.0]
create_project Lab1_FA /home/vs/funtion/verilog/ELD_LAB/Lab1_FA -part xc7z020clg484-1
set_property board_part digilentinc.com:zedboard:part0:1.0 [current_project]
file mkdir /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new
close [ open /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v w ]
add_files /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/full_adder_1bit.v
update_compile_order -fileset sources_1
close [ open /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v w ]
add_files /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sources_1/new/top_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sim_1/new/adder_tb.v w ]
add_files -fileset sim_1 /home/vs/funtion/verilog/ELD_LAB/Lab1_FA/Lab1_FA.srcs/sim_1/new/adder_tb.v
update_compile_order -fileset sim_1
launch_simulation
source top_adder.tcl
update_compile_order -fileset sim_1
launch_simulation
source adder_tb.tcl
create_bd_design "FA1"
update_compile_order -fileset sources_1
close_sim
launch_simulation
source adder_tb.tcl
close_sim
close_sim
