#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Nov 09 19:50:10 2019
# Process ID: 1696
# Log file: C:/LOGIC/ready-20191109_2/planAhead_run_1/planAhead.log
# Journal file: C:/LOGIC/ready-20191109_2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/LOGIC/ready-20191109_2/pa.fromHdl.tcl
# create_project -name ready-20191109_2 -dir "C:/LOGIC/ready-20191109_2/planAhead_run_1" -part xc3s1000fg676-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "full_adder_4b.ucf" [current_fileset -constrset]
Adding file 'C:/LOGIC/ready-20191109_2/full_adder_4b.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {half_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {full_adder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {full_adder_4b.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top full_adder_4b $srcset
# add_files [list {full_adder_4b.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000fg676-5
Using Verific elaboration
Parsing VHDL file "D:/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/LOGIC/ready-20191109_2/half_adder.v" into library work
Analyzing Verilog file "C:/LOGIC/ready-20191109_2/full_adder.v" into library work
Analyzing Verilog file "C:/LOGIC/ready-20191109_2/full_adder_4b.v" into library work
INFO: [Designutils 20-910] Reading macro library D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/Package.xml
Loading io standards from D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg676/SSORules.xml
Loading list of drcs for the architecture : D:/xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library D:/xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/LOGIC/ready-20191109_2/full_adder_4b.ucf]
Finished Parsing UCF File [C:/LOGIC/ready-20191109_2/full_adder_4b.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 9c6a5f73
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 553.297 ; gain = 104.633
update_compile_order -fileset sim_1
startgroup
set_property package_pin AC7 [get_ports c7]
endgroup
startgroup
set_property package_pin AE6 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin AF6 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin AC6 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin AD6 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin AB15 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin AA15 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin AE15 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin AB14 [get_ports {b[0]}]
endgroup
startgroup
set_property package_pin AF12 [get_ports {b[1]}]
endgroup
startgroup
set_property package_pin AE12 [get_ports {b[2]}]
endgroup
startgroup
set_property package_pin Y13 [get_ports {b[3]}]
endgroup
startgroup
set_property package_pin AE12 [get_ports {b[2]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/LOGIC/ready-20191109_2\planAhead_pid1696.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Nov 09 19:55:51 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
