Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 14 09:14:09 2021
| Host         : DESKTOP-SGG39FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TP3_P2_tl_timing_summary_routed.rpt -pb TP3_P2_tl_timing_summary_routed.pb -rpx TP3_P2_tl_timing_summary_routed.rpx -warn_on_violation
| Design       : TP3_P2_tl
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.418        0.000                      0                   37        0.215        0.000                      0                   37        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.418        0.000                      0                   37        0.215        0.000                      0                   37        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.644     8.418    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.602    15.025    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[13]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    pulse_enable_displays/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.644     8.418    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.602    15.025    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[14]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    pulse_enable_displays/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.644     8.418    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.602    15.025    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[15]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    pulse_enable_displays/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.704ns (22.747%)  route 2.391ns (77.253%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.644     8.418    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.602    15.025    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X86Y81         FDRE (Setup_fdre_C_R)       -0.429    14.835    pulse_enable_displays/s_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.704ns (22.871%)  route 2.374ns (77.129%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.401    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[5]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulse_enable_displays/s_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.704ns (22.871%)  route 2.374ns (77.129%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.401    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[6]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulse_enable_displays/s_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.704ns (22.871%)  route 2.374ns (77.129%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.401    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulse_enable_displays/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.704ns (22.871%)  route 2.374ns (77.129%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.627     8.401    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[8]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X86Y79         FDRE (Setup_fdre_C_R)       -0.429    14.834    pulse_enable_displays/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.840%)  route 2.249ns (76.160%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.502     8.276    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[10]/C
                         clock pessimism              0.299    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.429    14.858    pulse_enable_displays/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 pulse_enable_displays/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.840%)  route 2.249ns (76.160%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.720     5.323    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.456     5.779 f  pulse_enable_displays/s_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     6.888    pulse_enable_displays/s_cnt[12]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.124     7.012 f  pulse_enable_displays/s_cnt[16]_i_4/O
                         net (fo=1, routed)           0.638     7.650    pulse_enable_displays/s_cnt[16]_i_4_n_0
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.124     7.774 r  pulse_enable_displays/s_cnt[16]_i_1/O
                         net (fo=17, routed)          0.502     8.276    pulse_enable_displays/s_cnt[16]_i_1_n_0
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.601    15.024    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/C
                         clock pessimism              0.299    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X86Y80         FDRE (Setup_fdre_C_R)       -0.429    14.858    pulse_enable_displays/s_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pulse_enable_displays/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/s_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.551%)  route 0.145ns (43.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.514    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  pulse_enable_displays/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pulse_enable_displays/pulse_reg/Q
                         net (fo=3, routed)           0.145     1.801    display_controller/enable
    SLICE_X87Y75         LUT4 (Prop_lut4_I2_O)        0.048     1.849 r  display_controller/s_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    display_controller/s_count[2]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.028    display_controller/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.107     1.633    display_controller/s_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pulse_enable_displays/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/s_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.514    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  pulse_enable_displays/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pulse_enable_displays/pulse_reg/Q
                         net (fo=3, routed)           0.145     1.801    display_controller/enable
    SLICE_X87Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  display_controller/s_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    display_controller/s_count[1]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.028    display_controller/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.091     1.617    display_controller/s_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  pulse_enable_displays/s_cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     1.827    pulse_enable_displays/s_cnt[0]
    SLICE_X87Y79         LUT1 (Prop_lut1_I0_O)        0.042     1.869 r  pulse_enable_displays/s_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    pulse_enable_displays/s_cnt_0[0]
    SLICE_X87Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.033    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[0]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X87Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    pulse_enable_displays/s_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.518    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  pulse_enable_displays/s_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.792    pulse_enable_displays/s_cnt[11]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  pulse_enable_displays/s_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.903    pulse_enable_displays/s_cnt0_carry__1_n_5
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    pulse_enable_displays/s_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pulse_enable_displays/s_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.791    pulse_enable_displays/s_cnt[7]
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  pulse_enable_displays/s_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.902    pulse_enable_displays/s_cnt0_carry__0_n_5
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.033    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    pulse_enable_displays/s_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.519    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  pulse_enable_displays/s_cnt_reg[15]/Q
                         net (fo=2, routed)           0.134     1.794    pulse_enable_displays/s_cnt[15]
    SLICE_X86Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  pulse_enable_displays/s_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.905    pulse_enable_displays/s_cnt0_carry__2_n_5
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.035    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y81         FDRE                                         r  pulse_enable_displays/s_cnt_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X86Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    pulse_enable_displays/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.288ns (69.403%)  route 0.127ns (30.597%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pulse_enable_displays/s_cnt_reg[0]/Q
                         net (fo=3, routed)           0.127     1.785    pulse_enable_displays/s_cnt[0]
    SLICE_X86Y78         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.932 r  pulse_enable_displays/s_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.932    pulse_enable_displays/s_cnt0_carry_n_7
    SLICE_X86Y78         FDRE                                         r  pulse_enable_displays/s_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.032    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y78         FDRE                                         r  pulse_enable_displays/s_cnt_reg[1]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X86Y78         FDRE (Hold_fdre_C_D)         0.105     1.635    pulse_enable_displays/s_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pulse_enable_displays/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_controller/s_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.677%)  route 0.221ns (54.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.595     1.514    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  pulse_enable_displays/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  pulse_enable_displays/pulse_reg/Q
                         net (fo=3, routed)           0.221     1.877    display_controller/enable
    SLICE_X87Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.922 r  display_controller/s_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    display_controller/s_count[0]_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.028    display_controller/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  display_controller/s_count_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.092     1.618    display_controller/s_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.599     1.518    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  pulse_enable_displays/s_cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.792    pulse_enable_displays/s_cnt[11]
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.936 r  pulse_enable_displays/s_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.936    pulse_enable_displays/s_cnt0_carry__1_n_4
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.869     2.034    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  pulse_enable_displays/s_cnt_reg[12]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    pulse_enable_displays/s_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_enable_displays/s_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_enable_displays/s_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.598     1.517    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  pulse_enable_displays/s_cnt_reg[7]/Q
                         net (fo=2, routed)           0.133     1.791    pulse_enable_displays/s_cnt[7]
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.935 r  pulse_enable_displays/s_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.935    pulse_enable_displays/s_cnt0_carry__0_n_4
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.868     2.033    pulse_enable_displays/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  pulse_enable_displays/s_cnt_reg[8]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.105     1.622    pulse_enable_displays/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y75    display_controller/s_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y75    display_controller/s_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y75    display_controller/s_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y76    pulse_enable_displays/pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y79    pulse_enable_displays/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    pulse_enable_displays/s_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    pulse_enable_displays/s_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y80    pulse_enable_displays/s_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y81    pulse_enable_displays/s_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y79    pulse_enable_displays/s_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    pulse_enable_displays/s_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    pulse_enable_displays/s_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    pulse_enable_displays/s_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y79    pulse_enable_displays/s_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y77    s_sw_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    pulse_enable_displays/s_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y75    display_controller/s_count_reg[2]/C



