Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 70e58dab0db44cbf8748d797a7f8b49b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A0' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/CPU.v:88]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A1' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/CPU.v:89]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'A2' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/CPU.v:90]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/CPU.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/ArithmeticLogicUnit.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [D:/CSI/singlecirclecpu/singlecirclecpu.srcs/sources_1/new/ArithmeticLogicUnit.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControllerUnit
Compiling module xil_defaultlib.GeneralPurposeRegisters
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.adder_32
Compiling module xil_defaultlib.ArithmeticLogicUnit
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SignExtendUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
