#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 12:27:16 2024
# Process ID: 7500
# Current directory: D:/220110630/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11884 D:\220110630\proj_pipeline\proj_pipeline.xpr
# Log file: D:/220110630/proj_pipeline/vivado.log
# Journal file: D:/220110630/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/220110630/proj_pipeline/proj_pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 830.086 ; gain = 188.656
update_compile_order -fileset sources_1
add_files -norecurse D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh
WARNING: [filemgmt 56-12] File 'D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_REG.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Data_Hazard_Detection.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_REG.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_REG.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/DIGIT.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/DLED_Interface.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Dig.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Button_Interface.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_REG.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Switches_Interface.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Control_Hazard_Detection.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED_Interface.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Ctrl.v D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/param.v}
WARNING: [filemgmt 56-12] File 'D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/220110630/comp2012/onboard_trace/data_ram.coe}] [get_ips DRAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/comp2012/onboard_trace/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../comp2012/onboard_trace/data_ram.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DRAM'...
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
reset_run DRAM_synth_1
launch_runs -jobs 8 DRAM_synth_1
[Sun Jul 28 12:34:49 2024] Launched DRAM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/220110630/comp2012/onboard_trace/inst_rom.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/220110630/comp2012/onboard_trace/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../../comp2012/onboard_trace/inst_rom.coe'
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1

launch_runs -jobs 8 IROM_synth_1
[Sun Jul 28 12:35:30 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run IROM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1

reset_run DRAM_synth_1
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
launch_runs -jobs 16 DRAM_synth_1
[Sun Jul 28 12:39:37 2024] Launched DRAM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
launch_runs -jobs 16 IROM_synth_1
[Sun Jul 28 12:39:50 2024] Launched IROM_synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
export_simulation -of_objects [get_files D:/220110630/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir D:/220110630/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/220110630/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 12:42:45 2024] Launched IROM_synth_1, DRAM_synth_1, synth_1...
Run output will be captured here:
IROM_synth_1: D:/220110630/proj_pipeline/proj_pipeline.runs/IROM_synth_1/runme.log
DRAM_synth_1: D:/220110630/proj_pipeline/proj_pipeline.runs/DRAM_synth_1/runme.log
synth_1: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 28 12:42:45 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 12:55:36 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 28 12:55:36 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:00:20 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 28 13:00:21 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:14:11 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 28 13:14:11 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:16:48 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Jul 28 13:18:43 2024] Launched synth_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/synth_1/runme.log
[Sun Jul 28 13:18:43 2024] Launched impl_1...
Run output will be captured here: D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/220110630/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 13:23:46 2024...
