# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../VivProject.srcs/sources_1/imports/DSD2-HW7/Exercise2.vhd" \

vhdl xil_defaultlib  \
"../../../../VivProject.srcs/sim_1/imports/DSD2-HW7/Exercise2TB.vhd" \

# Do not sort compile order
nosort
