<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="DLXPipe.ntrc_log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DLXPipelined.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DLXPipelined.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DLXPipelined.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DLXPipelined.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLXPipelined.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DLXPipelined.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DLXPipelined.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DLXPipelined.xst"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DLXPipelined_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="DLXPipelined_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLXPipelined_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLXPipelined_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode_Stage_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decode_Stage_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Decode_Stage_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Decode_Stage_Test_stx.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Fetch_Stage.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fetch_Stage.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Fetch_Stage.vhi"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Fetch_Stage_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1257249232" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1257249232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257411937" xil_pn:in_ck="6774837462788401813" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1257411937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DLXPipelined.vhd"/>
      <outfile xil_pn:name="DLXPipelined_Test.vhd"/>
      <outfile xil_pn:name="Decode_Stage.vhd"/>
      <outfile xil_pn:name="Decode_Stage_Test.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="Fetch_Stage.vhd"/>
      <outfile xil_pn:name="Fetch_Stage_Test.vhd"/>
      <outfile xil_pn:name="Fixed_32.vhd"/>
      <outfile xil_pn:name="Fixed_32_Test.vhd"/>
      <outfile xil_pn:name="Float_32.vhd"/>
      <outfile xil_pn:name="Float_32_Test.vhd"/>
      <outfile xil_pn:name="Global.vhd"/>
      <outfile xil_pn:name="Memory_Stage.vhd"/>
      <outfile xil_pn:name="WriteBack_Stage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1257249232" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1257249232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257249232" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1257249232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257249232" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6834503620299487380" xil_pn:start_ts="1257249232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257411937" xil_pn:in_ck="6774837462788401813" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1257411937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DLXPipelined.vhd"/>
      <outfile xil_pn:name="DLXPipelined_Test.vhd"/>
      <outfile xil_pn:name="Decode_Stage.vhd"/>
      <outfile xil_pn:name="Decode_Stage_Test.vhd"/>
      <outfile xil_pn:name="Execute_Stage.vhd"/>
      <outfile xil_pn:name="Fetch_Stage.vhd"/>
      <outfile xil_pn:name="Fetch_Stage_Test.vhd"/>
      <outfile xil_pn:name="Fixed_32.vhd"/>
      <outfile xil_pn:name="Fixed_32_Test.vhd"/>
      <outfile xil_pn:name="Float_32.vhd"/>
      <outfile xil_pn:name="Float_32_Test.vhd"/>
      <outfile xil_pn:name="Global.vhd"/>
      <outfile xil_pn:name="Memory_Stage.vhd"/>
      <outfile xil_pn:name="WriteBack_Stage.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1257411943" xil_pn:in_ck="6774837462788401813" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5243590109127686983" xil_pn:start_ts="1257411937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decode_Stage_Test_beh.prj"/>
      <outfile xil_pn:name="Decode_Stage_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1258548453" xil_pn:in_ck="-7519160645584065979" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7766668300231498313" xil_pn:start_ts="1258548452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Decode_Stage_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1257327050" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257327050" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257327050" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6834503620299487380" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257327050" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257327050" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1257327251" xil_pn:in_ck="5658413144700951174" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3499079862376918862" xil_pn:start_ts="1257327050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DLXPipe.ntrc_log"/>
      <outfile xil_pn:name="DLXPipelined.cmd_log"/>
      <outfile xil_pn:name="DLXPipelined.lso"/>
      <outfile xil_pn:name="DLXPipelined.ngc"/>
      <outfile xil_pn:name="DLXPipelined.ngr"/>
      <outfile xil_pn:name="DLXPipelined.prj"/>
      <outfile xil_pn:name="DLXPipelined.stx"/>
      <outfile xil_pn:name="DLXPipelined.syr"/>
      <outfile xil_pn:name="DLXPipelined.xst"/>
      <outfile xil_pn:name="DLXPipelined_summary.html"/>
      <outfile xil_pn:name="DLXPipelined_vhdl.prj"/>
      <outfile xil_pn:name="DLXPipelined_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
