set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {extensor_de_sinal.vo extensor_de_sinal_v.sdo}}
	{{"Fast Model"} {extensor_de_sinal_fast.vo extensor_de_sinal_v_fast.sdo}}
}
