

================================================================
== Vitis HLS Report for 'chal2'
================================================================
* Date:           Mon Nov 17 18:41:29 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.913 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40240|    40523|  0.201 ms|  0.203 ms|  40240|  40523|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_shake_extensible_fu_193  |shake_extensible  |      169|      452|  0.845 us|  2.260 us|  169|  452|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_67_1_VITIS_LOOP_70_2  |    40065|    40065|         3|          1|          1|  40064|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%word = alloca i32 1" [fiat_shamir.cpp:69]   --->   Operation 10 'alloca' 'word' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fiat_shamir.cpp:70]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_03 = alloca i32 1" [fiat_shamir.cpp:67]   --->   Operation 12 'alloca' 'i_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i128 %ch1_val, i1 1, void @p_str"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ch2_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ch1_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %ch1_val"   --->   Operation 17 'read' 'ch1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%msgStrm = alloca i64 1" [fiat_shamir.cpp:55]   --->   Operation 18 'alloca' 'msgStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @msgStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %msgStrm, i64 %msgStrm"   --->   Operation 19 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msgStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%msgLenStrm = alloca i64 1" [fiat_shamir.cpp:87]   --->   Operation 21 'alloca' 'msgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @msgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %msgLenStrm, i128 %msgLenStrm"   --->   Operation 22 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %msgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%endMsgLenStrm = alloca i64 1" [fiat_shamir.cpp:88]   --->   Operation 24 'alloca' 'endMsgLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @endMsgLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endMsgLenStrm, i1 %endMsgLenStrm"   --->   Operation 25 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endMsgLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outLenStrm = alloca i64 1" [fiat_shamir.cpp:89]   --->   Operation 27 'alloca' 'outLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @outLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i128 %outLenStrm, i128 %outLenStrm"   --->   Operation 28 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%endOutLenStrm = alloca i64 1" [fiat_shamir.cpp:90]   --->   Operation 30 'alloca' 'endOutLenStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @endOutLenStrm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endOutLenStrm, i1 %endOutLenStrm"   --->   Operation 31 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endOutLenStrm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%endDigestStrm_internal = alloca i64 1" [fiat_shamir.cpp:93]   --->   Operation 33 'alloca' 'endDigestStrm_internal' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @endDigestStrm_internal_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %endDigestStrm_internal, i1 %endDigestStrm_internal"   --->   Operation 34 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endDigestStrm_internal, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln67 = store i10 0, i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 37 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln70 = store i7 0, i7 %j" [fiat_shamir.cpp:70]   --->   Operation 38 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 0, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 39 'store' 'store_ln69' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body4" [fiat_shamir.cpp:67]   --->   Operation 40 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [fiat_shamir.cpp:67]   --->   Operation 41 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 42 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i16 %indvar_flatten_load, i16 40064" [fiat_shamir.cpp:67]   --->   Operation 43 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %indvar_flatten_load, i16 1" [fiat_shamir.cpp:67]   --->   Operation 44 'add' 'add_ln67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc6, void %for.end8" [fiat_shamir.cpp:67]   --->   Operation 45 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [fiat_shamir.cpp:70]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_03_load = load i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 47 'load' 'i_03_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i7 %j_load, i7 64" [fiat_shamir.cpp:70]   --->   Operation 48 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln68 = select i1 %icmp_ln70, i7 0, i7 %j_load" [fiat_shamir.cpp:68]   --->   Operation 49 'select' 'select_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns)   --->   "%add_ln67_1 = add i10 %i_03_load, i10 1" [fiat_shamir.cpp:67]   --->   Operation 50 'add' 'add_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln67 = select i1 %icmp_ln70, i10 %add_ln67_1, i10 %i_03_load" [fiat_shamir.cpp:67]   --->   Operation 51 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %select_ln67, i6 0" [fiat_shamir.cpp:67]   --->   Operation 52 'bitconcatenate' 'mul' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %select_ln68" [fiat_shamir.cpp:70]   --->   Operation 53 'zext' 'zext_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i7 %select_ln68" [fiat_shamir.cpp:70]   --->   Operation 54 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%bit_idx = add i16 %mul, i16 %zext_ln70" [fiat_shamir.cpp:72]   --->   Operation 55 'add' 'bit_idx' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln73 = icmp_ult  i16 %bit_idx, i16 40001" [fiat_shamir.cpp:73]   --->   Operation 56 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc6.for.inc_crit_edge, void %if.then" [fiat_shamir.cpp:73]   --->   Operation 57 'br' 'br_ln73' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.70ns)   --->   "%j_1 = add i7 %select_ln68, i7 1" [fiat_shamir.cpp:70]   --->   Operation 58 'add' 'j_1' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln70_1 = icmp_eq  i7 %j_1, i7 64" [fiat_shamir.cpp:70]   --->   Operation 59 'icmp' 'icmp_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %new.latch.for.inc, void %last.iter.for.inc" [fiat_shamir.cpp:70]   --->   Operation 60 'br' 'br_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln67 = store i16 %add_ln67, i16 %indvar_flatten" [fiat_shamir.cpp:67]   --->   Operation 61 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln67 = store i10 %select_ln67, i10 %i_03" [fiat_shamir.cpp:67]   --->   Operation 62 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln70 = store i7 %j_1, i7 %j" [fiat_shamir.cpp:70]   --->   Operation 63 'store' 'store_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body4" [fiat_shamir.cpp:70]   --->   Operation 64 'br' 'br_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%word_load = load i64 %word" [fiat_shamir.cpp:68]   --->   Operation 65 'load' 'word_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 66 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_67_1_VITIS_LOOP_70_2_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40064, i64 40064, i64 40064"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.41ns)   --->   "%select_ln68_1 = select i1 %icmp_ln70, i64 0, i64 %word_load" [fiat_shamir.cpp:68]   --->   Operation 69 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_34" [fiat_shamir.cpp:68]   --->   Operation 70 'specpipeline' 'specpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_34" [fiat_shamir.cpp:69]   --->   Operation 71 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 %select_ln68_1, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 72 'store' 'store_ln69' <Predicate = (!icmp_ln73)> <Delay = 0.41>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.inc" [fiat_shamir.cpp:73]   --->   Operation 73 'br' 'br_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] ( I:1.42ns O:1.42ns )   --->   "%d_strm_cp_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %d_strm_cp" [fiat_shamir.cpp:74]   --->   Operation 74 'read' 'd_strm_cp_read' <Predicate = (icmp_ln73)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 75 [1/1] (0.53ns)   --->   "%word_1 = bitset i64 @_ssdm_op_BitSet.i64.i64.i6.i1, i64 %select_ln68_1, i6 %trunc_ln70, i1 %d_strm_cp_read" [fiat_shamir.cpp:74]   --->   Operation 75 'bitset' 'word_1' <Predicate = (icmp_ln73)> <Delay = 0.53> <CoreInst = "BitSet">   --->   Core 164 'BitSet' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'bitset'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.41ns)   --->   "%store_ln69 = store i64 %word_1, i64 %word" [fiat_shamir.cpp:69]   --->   Operation 76 'store' 'store_ln69' <Predicate = (icmp_ln73)> <Delay = 0.41>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [fiat_shamir.cpp:75]   --->   Operation 77 'br' 'br_ln75' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%word_load_1 = load i64 %word" [fiat_shamir.cpp:77]   --->   Operation 78 'load' 'word_load_1' <Predicate = (icmp_ln70_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %word_load_1" [fiat_shamir.cpp:77]   --->   Operation 79 'write' 'write_ln77' <Predicate = (icmp_ln70_1)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br void %new.latch.for.inc" [fiat_shamir.cpp:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = (icmp_ln70_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.42>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i128 %ch1_val_read" [fiat_shamir.cpp:81]   --->   Operation 81 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %trunc_ln81" [fiat_shamir.cpp:81]   --->   Operation 82 'write' 'write_ln81' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_0 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32, i128 %ch1_val_read, i32 64" [fiat_shamir.cpp:82]   --->   Operation 83 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %msgLenStrm, i128 5017" [fiat_shamir.cpp:100]   --->   Operation 84 'write' 'write_ln100' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 85 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln101 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %outLenStrm, i128 614400" [fiat_shamir.cpp:101]   --->   Operation 85 'write' 'write_ln101' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 86 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln102 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 0" [fiat_shamir.cpp:102]   --->   Operation 86 'write' 'write_ln102' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 87 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 0" [fiat_shamir.cpp:103]   --->   Operation 87 'write' 'write_ln103' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 6 <SV = 3> <Delay = 1.42>
ST_6 : Operation 88 [1/1] ( I:1.40ns O:1.40ns )   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %msgStrm, i64 %p_0" [fiat_shamir.cpp:82]   --->   Operation 88 'write' 'write_ln82' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 89 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endMsgLenStrm, i1 1" [fiat_shamir.cpp:106]   --->   Operation 89 'write' 'write_ln106' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 90 [1/1] ( I:1.42ns O:1.42ns )   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %endOutLenStrm, i1 1" [fiat_shamir.cpp:107]   --->   Operation 90 'write' 'write_ln107' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal" [fiat_shamir.cpp:112]   --->   Operation 91 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 5> <Delay = 0.12>
ST_8 : Operation 92 [1/2] (0.12ns)   --->   "%call_ln112 = call void @shake_extensible, i64 %msgStrm, i128 %msgLenStrm, i1 %endMsgLenStrm, i128 %outLenStrm, i1 %endOutLenStrm, i128 %ch2_strm, i1 %endDigestStrm_internal" [fiat_shamir.cpp:112]   --->   Operation 92 'call' 'call_ln112' <Predicate = true> <Delay = 0.12> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 6> <Delay = 1.42>
ST_9 : Operation 93 [1/1] ( I:1.42ns O:1.42ns )   --->   "%p_020 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %endDigestStrm_internal" [fiat_shamir.cpp:122]   --->   Operation 93 'read' 'p_020' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln124 = ret" [fiat_shamir.cpp:124]   --->   Operation 94 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_strm_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ch2_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
word                   (alloca           ) [ 0111100000]
j                      (alloca           ) [ 0111100000]
i_03                   (alloca           ) [ 0111100000]
indvar_flatten         (alloca           ) [ 0111100000]
specstablecontent_ln0  (specstablecontent) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
ch1_val_read           (read             ) [ 0011110000]
msgStrm                (alloca           ) [ 0111111110]
empty                  (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
msgLenStrm             (alloca           ) [ 0111111110]
empty_275              (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
endMsgLenStrm          (alloca           ) [ 0111111110]
empty_276              (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
outLenStrm             (alloca           ) [ 0111111110]
empty_277              (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
endOutLenStrm          (alloca           ) [ 0111111110]
empty_278              (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
endDigestStrm_internal (alloca           ) [ 0111111111]
empty_279              (specchannel      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln67             (store            ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
store_ln69             (store            ) [ 0000000000]
br_ln67                (br               ) [ 0000000000]
indvar_flatten_load    (load             ) [ 0000000000]
specpipeline_ln68      (specpipeline     ) [ 0000000000]
icmp_ln67              (icmp             ) [ 0011100000]
add_ln67               (add              ) [ 0000000000]
br_ln67                (br               ) [ 0000000000]
j_load                 (load             ) [ 0000000000]
i_03_load              (load             ) [ 0000000000]
icmp_ln70              (icmp             ) [ 0011000000]
select_ln68            (select           ) [ 0000000000]
add_ln67_1             (add              ) [ 0000000000]
select_ln67            (select           ) [ 0000000000]
mul                    (bitconcatenate   ) [ 0000000000]
zext_ln70              (zext             ) [ 0000000000]
trunc_ln70             (trunc            ) [ 0011000000]
bit_idx                (add              ) [ 0000000000]
icmp_ln73              (icmp             ) [ 0011000000]
br_ln73                (br               ) [ 0000000000]
j_1                    (add              ) [ 0000000000]
icmp_ln70_1            (icmp             ) [ 0011100000]
br_ln70                (br               ) [ 0000000000]
store_ln67             (store            ) [ 0000000000]
store_ln67             (store            ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
br_ln70                (br               ) [ 0000000000]
word_load              (load             ) [ 0000000000]
specpipeline_ln68      (specpipeline     ) [ 0000000000]
specloopname_ln0       (specloopname     ) [ 0000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
select_ln68_1          (select           ) [ 0000000000]
specpipeline_ln68      (specpipeline     ) [ 0000000000]
specpipeline_ln69      (specpipeline     ) [ 0000000000]
store_ln69             (store            ) [ 0000000000]
br_ln73                (br               ) [ 0000000000]
d_strm_cp_read         (read             ) [ 0000000000]
word_1                 (bitset           ) [ 0000000000]
store_ln69             (store            ) [ 0000000000]
br_ln75                (br               ) [ 0000000000]
word_load_1            (load             ) [ 0000000000]
write_ln77             (write            ) [ 0000000000]
br_ln70                (br               ) [ 0000000000]
trunc_ln81             (trunc            ) [ 0000000000]
write_ln81             (write            ) [ 0000000000]
p_0                    (partselect       ) [ 0000001000]
write_ln100            (write            ) [ 0000000000]
write_ln101            (write            ) [ 0000000000]
write_ln102            (write            ) [ 0000000000]
write_ln103            (write            ) [ 0000000000]
write_ln82             (write            ) [ 0000000000]
write_ln106            (write            ) [ 0000000000]
write_ln107            (write            ) [ 0000000000]
call_ln112             (call             ) [ 0000000000]
p_020                  (read             ) [ 0000000000]
ret_ln124              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_strm_cp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm_cp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch2_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch2_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgStrm_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgLenStrm_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="endMsgLenStrm_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outLenStrm_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="endOutLenStrm_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="endDigestStrm_internal_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_67_1_VITIS_LOOP_70_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_extensible"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="word_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="word/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_03_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_03/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="msgStrm_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="msgStrm/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="msgLenStrm_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="msgLenStrm/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="endMsgLenStrm_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="endMsgLenStrm/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="outLenStrm_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outLenStrm/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="endOutLenStrm_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="endOutLenStrm/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="endDigestStrm_internal_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="endDigestStrm_internal/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ch1_val_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch1_val_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="d_strm_cp_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_strm_cp_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="2"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/4 write_ln81/5 write_ln82/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln100_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="128" slack="2"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln101_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="2"/>
<pin id="168" dir="0" index="2" bw="21" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln101/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="2"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln102/5 write_ln106/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="2"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/5 write_ln107/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_020_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="6"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_020/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_shake_extensible_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="4"/>
<pin id="196" dir="0" index="2" bw="128" slack="4"/>
<pin id="197" dir="0" index="3" bw="1" slack="4"/>
<pin id="198" dir="0" index="4" bw="128" slack="4"/>
<pin id="199" dir="0" index="5" bw="1" slack="4"/>
<pin id="200" dir="0" index="6" bw="128" slack="0"/>
<pin id="201" dir="0" index="7" bw="1" slack="4"/>
<pin id="202" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln67_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln70_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln69_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln67_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln67_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_03_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_03_load/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln70_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln68_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln67_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln67_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="10" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="10" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln70_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln70_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bit_idx_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit_idx/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln73_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln70_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln67_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln67_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln70_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="7" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="word_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="2"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln68_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="64" slack="0"/>
<pin id="336" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln69_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="2"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="word_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="1"/>
<pin id="348" dir="0" index="3" bw="1" slack="0"/>
<pin id="349" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="word_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln69_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="word_load_1_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="3"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_load_1/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln81_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="2"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_0_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="2"/>
<pin id="369" dir="0" index="2" bw="8" slack="0"/>
<pin id="370" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="373" class="1005" name="word_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="word "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="389" class="1005" name="i_03_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_03 "/>
</bind>
</comp>

<comp id="396" class="1005" name="indvar_flatten_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="403" class="1005" name="ch1_val_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="128" slack="2"/>
<pin id="405" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="ch1_val_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="msgStrm_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="msgStrm "/>
</bind>
</comp>

<comp id="415" class="1005" name="msgLenStrm_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="128" slack="0"/>
<pin id="417" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="msgLenStrm "/>
</bind>
</comp>

<comp id="421" class="1005" name="endMsgLenStrm_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="endMsgLenStrm "/>
</bind>
</comp>

<comp id="427" class="1005" name="outLenStrm_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="128" slack="0"/>
<pin id="429" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="outLenStrm "/>
</bind>
</comp>

<comp id="433" class="1005" name="endOutLenStrm_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="endOutLenStrm "/>
</bind>
</comp>

<comp id="439" class="1005" name="endDigestStrm_internal_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="endDigestStrm_internal "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln70_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="453" class="1005" name="trunc_ln70_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="1"/>
<pin id="455" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="458" class="1005" name="icmp_ln73_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln70_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="2"/>
<pin id="464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln70_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_0_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="90" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="88" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="94" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="94" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="98" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="193" pin=6"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="243" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="246" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="243" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="252" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="252" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="274" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="252" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="234" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="266" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="302" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="329" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="332" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="146" pin="2"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="344" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="371"><net_src comp="84" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="100" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="385"><net_src comp="104" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="392"><net_src comp="108" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="399"><net_src comp="112" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="406"><net_src comp="140" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="412"><net_src comp="116" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="418"><net_src comp="120" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="424"><net_src comp="124" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="430"><net_src comp="128" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="436"><net_src comp="132" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="193" pin=5"/></net>

<net id="442"><net_src comp="136" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="451"><net_src comp="246" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="456"><net_src comp="286" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="461"><net_src comp="296" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="308" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="366" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch2_strm | {7 8 }
 - Input state : 
	Port: chal2 : d_strm_cp | {3 }
	Port: chal2 : ch1_val | {1 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_275 : 1
		specinterface_ln0 : 1
		empty_276 : 1
		specinterface_ln0 : 1
		empty_277 : 1
		specinterface_ln0 : 1
		empty_278 : 1
		specinterface_ln0 : 1
		empty_279 : 1
		specinterface_ln0 : 1
		store_ln0 : 1
		store_ln67 : 1
		store_ln70 : 1
		store_ln69 : 1
	State 2
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		icmp_ln70 : 1
		select_ln68 : 2
		add_ln67_1 : 1
		select_ln67 : 2
		mul : 3
		zext_ln70 : 3
		trunc_ln70 : 3
		bit_idx : 4
		icmp_ln73 : 5
		br_ln73 : 6
		j_1 : 3
		icmp_ln70_1 : 4
		br_ln70 : 5
		store_ln67 : 2
		store_ln67 : 3
		store_ln70 : 4
	State 3
		select_ln68_1 : 1
		store_ln69 : 2
		word_1 : 2
		store_ln69 : 3
	State 4
		write_ln77 : 1
	State 5
		write_ln81 : 1
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   | grp_shake_extensible_fu_193 | 22.1064 |  35321  |  205640 |
|----------|-----------------------------|---------|---------|---------|
|  bitset  |        word_1_fu_344        |    0    |    0    |   144   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln68_fu_252     |    0    |    0    |    7    |
|  select  |      select_ln67_fu_266     |    0    |    0    |    10   |
|          |     select_ln68_1_fu_332    |    0    |    0    |    63   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln67_fu_234       |    0    |    0    |    23   |
|    add   |      add_ln67_1_fu_260      |    0    |    0    |    17   |
|          |        bit_idx_fu_290       |    0    |    0    |    23   |
|          |          j_1_fu_302         |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln67_fu_228      |    0    |    0    |    23   |
|   icmp   |       icmp_ln70_fu_246      |    0    |    0    |    14   |
|          |       icmp_ln73_fu_296      |    0    |    0    |    23   |
|          |      icmp_ln70_1_fu_308     |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |   ch1_val_read_read_fu_140  |    0    |    0    |    0    |
|   read   |  d_strm_cp_read_read_fu_146 |    0    |    0    |    0    |
|          |      p_020_read_fu_188      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       grp_write_fu_152      |    0    |    0    |    0    |
|          |   write_ln100_write_fu_158  |    0    |    0    |    0    |
|   write  |   write_ln101_write_fu_165  |    0    |    0    |    0    |
|          |       grp_write_fu_172      |    0    |    0    |    0    |
|          |       grp_write_fu_179      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|          mul_fu_274         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln70_fu_282      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln70_fu_286      |    0    |    0    |    0    |
|          |      trunc_ln81_fu_362      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          p_0_fu_366         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 22.1064 |  35321  |  206015 |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     ch1_val_read_reg_403     |   128  |
|endDigestStrm_internal_reg_439|    1   |
|     endMsgLenStrm_reg_421    |    1   |
|     endOutLenStrm_reg_433    |    1   |
|         i_03_reg_389         |   10   |
|      icmp_ln70_1_reg_462     |    1   |
|       icmp_ln70_reg_448      |    1   |
|       icmp_ln73_reg_458      |    1   |
|    indvar_flatten_reg_396    |   16   |
|           j_reg_382          |    7   |
|      msgLenStrm_reg_415      |   128  |
|        msgStrm_reg_409       |   64   |
|      outLenStrm_reg_427      |   128  |
|          p_0_reg_466         |   64   |
|      trunc_ln70_reg_453      |    6   |
|         word_reg_373         |   64   |
+------------------------------+--------+
|             Total            |   621  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_152 |  p2  |   3  |  64  |   192  ||    0    ||    14   |
| grp_write_fu_172 |  p2  |   2  |   1  |    2   |
| grp_write_fu_179 |  p2  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   196  || 1.19386 ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   22   |  35321 | 206015 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   14   |
|  Register |    -   |   621  |    -   |
+-----------+--------+--------+--------+
|   Total   |   23   |  35942 | 206029 |
+-----------+--------+--------+--------+
