

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.299 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      88|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     212|    -|
|Register             |        -|     -|       36|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       36|     300|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |rep_4_fu_249_p2                   |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln192_fu_243_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  88|          69|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_temp_2_phi_fu_227_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_rep_3           |   9|          2|   32|         64|
    |conv3_sild_blk_n                 |   9|          2|    1|          2|
    |fifo_SA_A_16_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_17_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_18_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_19_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_20_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_21_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_22_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_23_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_24_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_25_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_26_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_27_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_28_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_29_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_30_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_blk_n                  |   9|          2|    1|          2|
    |mm_a_blk_n                       |   9|          2|    1|          2|
    |rep_fu_84                        |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 212|         47|  212|        552|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln192_reg_321       |   1|   0|    1|          0|
    |rep_fu_84                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|mm_a_dout            |   in|  128|     ap_fifo|                           mm_a|       pointer|
|mm_a_empty_n         |   in|    1|     ap_fifo|                           mm_a|       pointer|
|mm_a_read            |  out|    1|     ap_fifo|                           mm_a|       pointer|
|conv3_sild_dout      |   in|  128|     ap_fifo|                     conv3_sild|       pointer|
|conv3_sild_empty_n   |   in|    1|     ap_fifo|                     conv3_sild|       pointer|
|conv3_sild_read      |  out|    1|     ap_fifo|                     conv3_sild|       pointer|
|fifo_SA_A_din        |  out|   32|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_full_n     |   in|    1|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_write      |  out|    1|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_16_din     |  out|   32|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_16_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_16_write   |  out|    1|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_17_din     |  out|   32|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_17_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_17_write   |  out|    1|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_18_din     |  out|   32|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_18_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_18_write   |  out|    1|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_19_din     |  out|   32|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_19_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_19_write   |  out|    1|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_20_din     |  out|   32|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_20_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_20_write   |  out|    1|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_21_din     |  out|   32|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_21_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_21_write   |  out|    1|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_22_din     |  out|   32|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_22_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_22_write   |  out|    1|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_23_din     |  out|   32|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_23_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_23_write   |  out|    1|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_24_din     |  out|   32|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_24_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_24_write   |  out|    1|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_25_din     |  out|   32|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_25_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_25_write   |  out|    1|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_26_din     |  out|   32|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_26_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_26_write   |  out|    1|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_27_din     |  out|   32|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_27_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_27_write   |  out|    1|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_28_din     |  out|   32|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_28_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_28_write   |  out|    1|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_29_din     |  out|   32|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_29_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_29_write   |  out|    1|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_30_din     |  out|   32|     ap_fifo|                   fifo_SA_A_30|       pointer|
|fifo_SA_A_30_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_30|       pointer|
|fifo_SA_A_30_write   |  out|    1|     ap_fifo|                   fifo_SA_A_30|       pointer|
|num_a_sa_089         |   in|   32|     ap_none|                   num_a_sa_089|        scalar|
|mode                 |   in|    1|     ap_none|                           mode|        scalar|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [tools.cpp:192->top.cpp:56]   --->   Operation 5 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_30, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_29, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_28, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_27, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_26, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_25, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_24, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_23, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_22, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_21, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_20, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_19, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_18, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_17, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_16, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mm_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode"   --->   Operation 24 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%num_a_sa_089_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_a_sa_089"   --->   Operation 25 'read' 'num_a_sa_089_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%store_ln192 = store i32 0, i32 %rep" [tools.cpp:192->top.cpp:56]   --->   Operation 26 'store' 'store_ln192' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rep_3 = load i32 %rep" [tools.cpp:192->top.cpp:56]   --->   Operation 28 'load' 'rep_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln192 = icmp_eq  i32 %rep_3, i32 %num_a_sa_089_read" [tools.cpp:192->top.cpp:56]   --->   Operation 29 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%rep_4 = add i32 %rep_3, i32 1" [tools.cpp:192->top.cpp:56]   --->   Operation 30 'add' 'rep_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %icmp_ln192, void %for.body.i.split, void %_Z19ConvertInputToArrayRN3hls6streamI7ap_uintILi128EELi0EEES4_PA4_NS0_IS1_ILi32EELi0EEEjb.exit.loopexit.exitStub" [tools.cpp:192->top.cpp:56]   --->   Operation 31 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln192 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:192->top.cpp:56]   --->   Operation 32 'specpipeline' 'specpipeline_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln194 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216" [tools.cpp:194->top.cpp:56]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln194' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [tools.cpp:192->top.cpp:56]   --->   Operation 34 'specloopname' 'specloopname_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln196 = br i1 %mode_read, void %if.else.i13, void %if.then.i" [tools.cpp:196->top.cpp:56]   --->   Operation 35 'br' 'br_ln196' <Predicate = (!icmp_ln192)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.36ns)   --->   "%store_ln192 = store i32 %rep_4, i32 %rep" [tools.cpp:192->top.cpp:56]   --->   Operation 36 'store' 'store_ln192' <Predicate = (!icmp_ln192)> <Delay = 0.36>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln192)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 37 [1/1] (1.46ns)   --->   "%temp_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %mm_a" [tools.cpp:202->top.cpp:56]   --->   Operation 37 'read' 'temp_1' <Predicate = (!icmp_ln192 & !mode_read)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>
ST_2 : Operation 38 [1/1] (0.36ns)   --->   "%br_ln0 = br void %VITIS_LOOP_207_3.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln192 & !mode_read)> <Delay = 0.36>
ST_2 : Operation 39 [1/1] (1.45ns)   --->   "%temp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %conv3_sild" [tools.cpp:198->top.cpp:56]   --->   Operation 39 'read' 'temp' <Predicate = (!icmp_ln192 & mode_read)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 40 [1/1] (0.36ns)   --->   "%br_ln199 = br void %VITIS_LOOP_207_3.i" [tools.cpp:199->top.cpp:56]   --->   Operation 40 'br' 'br_ln199' <Predicate = (!icmp_ln192 & mode_read)> <Delay = 0.36>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_2 = phi i128 %temp, void %if.then.i, i128 %temp_1, void %if.else.i13"   --->   Operation 41 'phi' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i128 %temp_2" [tools.cpp:206->top.cpp:56]   --->   Operation 42 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A, i32 %trunc_ln206" [tools.cpp:209->top.cpp:56]   --->   Operation 43 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 44 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_16, i32 %trunc_ln206" [tools.cpp:209->top.cpp:56]   --->   Operation 44 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 45 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_17, i32 %trunc_ln206" [tools.cpp:209->top.cpp:56]   --->   Operation 45 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 46 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_18, i32 %trunc_ln206" [tools.cpp:209->top.cpp:56]   --->   Operation 46 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp_2, i32 32, i32 63" [tools.cpp:206->top.cpp:56]   --->   Operation 47 'partselect' 'p_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_19, i32 %p_s" [tools.cpp:209->top.cpp:56]   --->   Operation 48 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 49 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_20, i32 %p_s" [tools.cpp:209->top.cpp:56]   --->   Operation 49 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 50 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_21, i32 %p_s" [tools.cpp:209->top.cpp:56]   --->   Operation 50 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 51 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_22, i32 %p_s" [tools.cpp:209->top.cpp:56]   --->   Operation 51 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp_2, i32 64, i32 95" [tools.cpp:206->top.cpp:56]   --->   Operation 52 'partselect' 'p_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_23, i32 %p_2" [tools.cpp:209->top.cpp:56]   --->   Operation 53 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 54 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_24, i32 %p_2" [tools.cpp:209->top.cpp:56]   --->   Operation 54 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 55 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_25, i32 %p_2" [tools.cpp:209->top.cpp:56]   --->   Operation 55 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 56 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_26, i32 %p_2" [tools.cpp:209->top.cpp:56]   --->   Operation 56 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %temp_2, i32 96, i32 127" [tools.cpp:206->top.cpp:56]   --->   Operation 57 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_27, i32 %p_0" [tools.cpp:209->top.cpp:56]   --->   Operation 58 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 59 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_28, i32 %p_0" [tools.cpp:209->top.cpp:56]   --->   Operation 59 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 60 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_29, i32 %p_0" [tools.cpp:209->top.cpp:56]   --->   Operation 60 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 61 [1/1] (1.47ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_30, i32 %p_0" [tools.cpp:209->top.cpp:56]   --->   Operation 61 'write' 'write_ln209' <Predicate = true> <Delay = 1.47> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.body.i" [tools.cpp:192->top.cpp:56]   --->   Operation 62 'br' 'br_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_a_sa_089]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_SA_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_A_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv3_sild]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mm_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                     (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
mode_read               (read             ) [ 011]
num_a_sa_089_read       (read             ) [ 000]
store_ln192             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
rep_3                   (load             ) [ 000]
icmp_ln192              (icmp             ) [ 011]
rep_4                   (add              ) [ 000]
br_ln192                (br               ) [ 000]
specpipeline_ln192      (specpipeline     ) [ 000]
speclooptripcount_ln194 (speclooptripcount) [ 000]
specloopname_ln192      (specloopname     ) [ 000]
br_ln196                (br               ) [ 000]
store_ln192             (store            ) [ 000]
temp_1                  (read             ) [ 000]
br_ln0                  (br               ) [ 000]
temp                    (read             ) [ 000]
br_ln199                (br               ) [ 000]
temp_2                  (phi              ) [ 000]
trunc_ln206             (trunc            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
p_s                     (partselect       ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
p_2                     (partselect       ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
p_0                     (partselect       ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
write_ln209             (write            ) [ 000]
br_ln192                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_a_sa_089">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_a_sa_089"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_SA_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_SA_A_16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_SA_A_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_SA_A_18">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_SA_A_19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_SA_A_20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_SA_A_21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_SA_A_22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_SA_A_23">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_SA_A_24">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_SA_A_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_SA_A_26">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo_SA_A_27">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_27"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo_SA_A_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_28"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo_SA_A_29">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_29"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_SA_A_30">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_A_30"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv3_sild">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_sild"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mode">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mm_a">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_a"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="rep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mode_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="num_a_sa_089_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_a_sa_089_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="temp_1_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="0"/>
<pin id="109" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln209_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln209_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln209_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="write_ln209_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln209_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln209_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln209_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln209_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln209_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln209_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln209_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln209_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln209_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln209_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln209_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln209_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="temp_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="226" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_2 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="temp_2_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="128" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="128" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln192_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rep_3_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_3/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln192_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="rep_4_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_4/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln192_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln206_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="128" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="0" index="3" bw="7" slack="0"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="128" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_0_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="128" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="rep_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="317" class="1005" name="mode_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln192_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln192 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="68" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="68" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="68" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="106" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="100" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="94" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="240" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="227" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="227" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="74" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="278"><net_src comp="268" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="279"><net_src comp="268" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="280"><net_src comp="268" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="281"><net_src comp="268" pin="4"/><net_sink comp="161" pin=2"/></net>

<net id="288"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="227" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="292"><net_src comp="282" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="293"><net_src comp="282" pin="4"/><net_sink comp="175" pin=2"/></net>

<net id="294"><net_src comp="282" pin="4"/><net_sink comp="182" pin=2"/></net>

<net id="295"><net_src comp="282" pin="4"/><net_sink comp="189" pin=2"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="227" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="80" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="82" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="306"><net_src comp="296" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="307"><net_src comp="296" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="308"><net_src comp="296" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="309"><net_src comp="296" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="313"><net_src comp="84" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="320"><net_src comp="88" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="243" pin="2"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_SA_A | {2 }
	Port: fifo_SA_A_16 | {2 }
	Port: fifo_SA_A_17 | {2 }
	Port: fifo_SA_A_18 | {2 }
	Port: fifo_SA_A_19 | {2 }
	Port: fifo_SA_A_20 | {2 }
	Port: fifo_SA_A_21 | {2 }
	Port: fifo_SA_A_22 | {2 }
	Port: fifo_SA_A_23 | {2 }
	Port: fifo_SA_A_24 | {2 }
	Port: fifo_SA_A_25 | {2 }
	Port: fifo_SA_A_26 | {2 }
	Port: fifo_SA_A_27 | {2 }
	Port: fifo_SA_A_28 | {2 }
	Port: fifo_SA_A_29 | {2 }
	Port: fifo_SA_A_30 | {2 }
 - Input state : 
	Port: top_Pipeline_VITIS_LOOP_192_1 : num_a_sa_089 | {1 }
	Port: top_Pipeline_VITIS_LOOP_192_1 : conv3_sild | {2 }
	Port: top_Pipeline_VITIS_LOOP_192_1 : mode | {1 }
	Port: top_Pipeline_VITIS_LOOP_192_1 : mm_a | {2 }
  - Chain level:
	State 1
		store_ln192 : 1
		rep_3 : 1
		icmp_ln192 : 2
		rep_4 : 2
		br_ln192 : 3
		store_ln192 : 3
	State 2
		temp_2 : 1
		trunc_ln206 : 2
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		p_s : 2
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		p_2 : 2
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		p_0 : 2
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3
		write_ln209 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln192_fu_243      |    0    |    39   |
|----------|------------------------------|---------|---------|
|    add   |         rep_4_fu_249         |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |     mode_read_read_fu_88     |    0    |    0    |
|   read   | num_a_sa_089_read_read_fu_94 |    0    |    0    |
|          |      temp_1_read_fu_100      |    0    |    0    |
|          |       temp_read_fu_106       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   write_ln209_write_fu_112   |    0    |    0    |
|          |   write_ln209_write_fu_119   |    0    |    0    |
|          |   write_ln209_write_fu_126   |    0    |    0    |
|          |   write_ln209_write_fu_133   |    0    |    0    |
|          |   write_ln209_write_fu_140   |    0    |    0    |
|          |   write_ln209_write_fu_147   |    0    |    0    |
|          |   write_ln209_write_fu_154   |    0    |    0    |
|   write  |   write_ln209_write_fu_161   |    0    |    0    |
|          |   write_ln209_write_fu_168   |    0    |    0    |
|          |   write_ln209_write_fu_175   |    0    |    0    |
|          |   write_ln209_write_fu_182   |    0    |    0    |
|          |   write_ln209_write_fu_189   |    0    |    0    |
|          |   write_ln209_write_fu_196   |    0    |    0    |
|          |   write_ln209_write_fu_203   |    0    |    0    |
|          |   write_ln209_write_fu_210   |    0    |    0    |
|          |   write_ln209_write_fu_217   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln206_fu_260      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          p_s_fu_268          |    0    |    0    |
|partselect|          p_2_fu_282          |    0    |    0    |
|          |          p_0_fu_296          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    78   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln192_reg_321|    1   |
| mode_read_reg_317|    1   |
|    rep_reg_310   |   32   |
|  temp_2_reg_224  |   128  |
+------------------+--------+
|       Total      |   162  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   162  |    -   |
+-----------+--------+--------+
|   Total   |   162  |   78   |
+-----------+--------+--------+
