// Seed: 3355031233
module module_0 ();
  wire id_1;
  initial id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  always @(negedge 1)
    if (1) id_3 <= 1;
    else begin : LABEL_0
      {1, 1} <= id_1;
    end
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4
    , id_6
);
  initial id_4 = 1'b0;
  xor primCall (id_0, id_1, id_2, id_3, id_6);
  module_0 modCall_1 ();
endmodule
