<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcspi200_regif</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcspi200_regif'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcspi200_regif')">atcspi200_regif</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"><a href="mod321.html#Line" > 95.45</a></td>
<td class="s6 cl rt"><a href="mod321.html#Cond" > 64.29</a></td>
<td class="s9 cl rt"><a href="mod321.html#Toggle" > 97.56</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod321.html#Branch" > 76.19</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcspi200/hdl/atcspi200_regif.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/atcspi200/hdl/atcspi200_regif.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod321.html#inst_tag_30889"  onclick="showContent('inst_tag_30889')">config_ss_tb.DUT.config_ss.qspi.u_spi_regif<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcspi200_regif'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod321.html" >atcspi200_regif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>22</td><td>21</td><td>95.45</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>124</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>140</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>148</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>154</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>166</td><td>6</td><td>6</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
123                     	begin
124        1/1          		if (!regrstn) begin
125        1/1          			s6 &lt;= 1'b1;
126                     		end
127        1/1          		else if (s14) begin
128        1/1          			s6 &lt;= (reg_busy_status|reg_mem_idle_clr_sysclk) ? (hwrite ? (~(reg_txf_full | (s16 &amp; (s2 &amp; s12)))) : ~reg_rxf_empty) : 1'b1;
129                     		end
130        1/1          		else if (s15) begin
131        <font color = "red">0/1     ==>  			s6 &lt;= (reg_busy_status|reg_mem_idle_clr_sysclk) ? (s7 ? ~reg_txf_full : ~reg_rxf_empty) : 1'b1;</font>
132                     		end
133                     		else begin
134        1/1          			s6 &lt;= 1'b1;
135                     		end
136                     	end
137                     
138                     	always @(negedge regrstn or posedge regclk)
139                     	begin
140        1/1          		if (!regrstn)
141        1/1          			s8 &lt;= HSTATE_IDLE;
142                     		else
143        1/1          			s8 &lt;= s9;
144                     	end
145                     
146                     	always @*
147                     	begin
148        1/1          		s9 = (s8 == HSTATE_IDLE &amp;&amp; s11 &amp;&amp; s10) ? HSTATE_DATA :
149                     			      (s8 == HSTATE_DATA &amp;&amp; !s10 &amp;&amp; s6 == 1'b1) ? HSTATE_IDLE : s8;
150                     	end
151                     
152                     	always@(negedge regrstn or posedge regclk)
153                     	begin
154        1/1          		if (!regrstn) begin
155        1/1          			s2	&lt;= 1'b0;
156        1/1          			s5	&lt;= 1'b0;
157                     		end
158                     		else begin
159        1/1          			s2	&lt;= s0;
160        1/1          			s5	&lt;= s4;
161                     		end
162                     	end
163                     
164                     	always @(negedge regrstn or posedge regclk)
165                     	begin
166        1/1          		if (!regrstn) begin
167        1/1          			s3	&lt;= 5'h00;
168        1/1          			s7 	&lt;= 1'b0;
169                     		end
170        1/1          		else if (s0 | s4 | s1) begin
171        1/1          			s3	&lt;= haddr[6:2];
172        1/1          			s7 	&lt;= hwrite;
173                     		end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod321.html" >atcspi200_regif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>28</td><td>18</td><td>64.29</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>28</td><td>18</td><td>64.29</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       128
 EXPRESSION (((reg_busy_status | reg_mem_idle_clr_sysclk)) ? (hwrite ? ((~(reg_txf_full | (s16 &amp; (s2 &amp; s12))))) : ((~reg_rxf_empty))) : 1'b1)
             ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       128
 SUB-EXPRESSION (hwrite ? ((~(reg_txf_full | (s16 &amp; (s2 &amp; s12))))) : ((~reg_rxf_empty)))
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       131
 EXPRESSION (((reg_busy_status | reg_mem_idle_clr_sysclk)) ? (s7 ? ((~reg_txf_full)) : ((~reg_rxf_empty))) : 1'b1)
             ----------------------1----------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       131
 SUB-EXPRESSION (s7 ? ((~reg_txf_full)) : ((~reg_rxf_empty)))
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148
 EXPRESSION (((s8 == HSTATE_IDLE) &amp;&amp; s11 &amp;&amp; s10) ? HSTATE_DATA : (((s8 == HSTATE_DATA) &amp;&amp; ((!s10)) &amp;&amp; (s6 == 1'b1)) ? HSTATE_IDLE : s8))
             -----------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148
 SUB-EXPRESSION ((s8 == HSTATE_IDLE) &amp;&amp; s11 &amp;&amp; s10)
                 ---------1---------    -2-    -3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148
 SUB-EXPRESSION (((s8 == HSTATE_DATA) &amp;&amp; ((!s10)) &amp;&amp; (s6 == 1'b1)) ? HSTATE_IDLE : s8)
                 ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       148
 SUB-EXPRESSION ((s8 == HSTATE_DATA) &amp;&amp; ((!s10)) &amp;&amp; (s6 == 1'b1))
                 ---------1---------    ----2---    ------3-----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       181
 EXPRESSION (hsel_reg &amp;&amp; (((htrans == NON_SEQ) | (htrans == SEQ))) &amp;&amp; hreadyin)
             ----1---    --------------------2--------------------    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 EXPRESSION (s5 ? s3 : ((s6 == 1'b0) ? s3 : haddr[6:2]))
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       188
 SUB-EXPRESSION ((s6 == 1'b0) ? s3 : haddr[6:2])
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod321.html" >atcspi200_regif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">19</td>
<td class="rt">86.36 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">328</td>
<td class="rt">320</td>
<td class="rt">97.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">160</td>
<td class="rt">97.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">160</td>
<td class="rt">97.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">19</td>
<td class="rt">86.36 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">328</td>
<td class="rt">320</td>
<td class="rt">97.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">160</td>
<td class="rt">97.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">160</td>
<td class="rt">97.56 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>regrstn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>regclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsel_reg</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyin</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hreadyout_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hrdata_reg[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp_reg[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rd_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_wr_a</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_raddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_waddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reg_txf_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_rxf_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_txf_entries[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_busy_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reg_mem_idle_clr_sysclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod321.html" >atcspi200_regif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">16</td>
<td class="rt">76.19 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">124</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">148</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">154</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">166</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
188        	assign reg_raddr	= s5 ? s3 :
           	                	     <font color = "red">-1-</font>  
           	                	     <font color = "red">==></font>  
189        				  (s6 == 1'b0) ? s3 : haddr[6:2];
           				               <font color = "red">-2-</font>  
           				               <font color = "red">==></font>  
           				               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
124        		if (!regrstn) begin
           		<font color = "green">-1-</font>  
125        			s6 <= 1'b1;
           <font color = "green">			==></font>
126        		end
127        		else if (s14) begin
           		     <font color = "green">-2-</font>  
128        			s6 <= (reg_busy_status|reg_mem_idle_clr_sysclk) ? (hwrite ? (~(reg_txf_full | (s16 & (s2 & s12)))) : ~reg_rxf_empty) : 1'b1;
           			                                                <font color = "green">-3-</font>       <font color = "green">-4-</font>   
           			                                                          <font color = "green">==></font>  
           			                                                <font color = "green">==></font>       <font color = "green">==></font>   
129        		end
130        		else if (s15) begin
           		     <font color = "red">-5-</font>  
131        			s6 <= (reg_busy_status|reg_mem_idle_clr_sysclk) ? (s7 ? ~reg_txf_full : ~reg_rxf_empty) : 1'b1;
           			                                                <font color = "red">-6-</font>   <font color = "red">-7-</font>   
           			                                                      <font color = "red">==></font>  
           			                                                <font color = "red">==></font>   <font color = "red">==></font>   
132        		end
133        		else begin
134        			s6 <= 1'b1;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
140        		if (!regrstn)
           		<font color = "green">-1-</font>  
141        			s8 <= HSTATE_IDLE;
           <font color = "green">			==></font>
142        		else
143        			s8 <= s9;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
148        		s9 = (s8 == HSTATE_IDLE && s11 && s10) ? HSTATE_DATA :
           		                                       <font color = "green">-1-</font>  
           		                                       <font color = "green">==></font>  
149        			      (s8 == HSTATE_DATA && !s10 && s6 == 1'b1) ? HSTATE_IDLE : s8;
           			                                                <font color = "green">-2-</font>  
           			                                                <font color = "green">==></font>  
           			                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
154        		if (!regrstn) begin
           		<font color = "green">-1-</font>  
155        			s2	<= 1'b0;
           <font color = "green">			==></font>
156        			s5	<= 1'b0;
157        		end
158        		else begin
159        			s2	<= s0;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166        		if (!regrstn) begin
           		<font color = "green">-1-</font>  
167        			s3	<= 5'h00;
           <font color = "green">			==></font>
168        			s7 	<= 1'b0;
169        		end
170        		else if (s0 | s4 | s1) begin
           		     <font color = "green">-2-</font>  
171        			s3	<= haddr[6:2];
           <font color = "green">			==></font>
172        			s7 	<= hwrite;
173        		end
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_atcspi200_regif">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
