

================================================================
== Vitis HLS Report for 'sha384Accel_Pipeline_VITIS_LOOP_52_7'
================================================================
* Date:           Fri Aug  1 20:18:09 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_7  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [sha384Accel.cpp:52]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.29ns)   --->   "%store_ln52 = store i4 0, i4 %j" [sha384Accel.cpp:52]   --->   Operation 6 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc83"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [sha384Accel.cpp:52]   --->   Operation 8 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.56ns)   --->   "%icmp_ln52 = icmp_eq  i4 %j_1, i4 8" [sha384Accel.cpp:52]   --->   Operation 9 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.56ns)   --->   "%add_ln52 = add i4 %j_1, i4 1" [sha384Accel.cpp:52]   --->   Operation 10 'add' 'add_ln52' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc83.split, void %for.end85.exitStub" [sha384Accel.cpp:52]   --->   Operation 11 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %j_1" [sha384Accel.cpp:52]   --->   Operation 12 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%wordsout_addr = getelementptr i64 %wordsout, i64 0, i64 %zext_ln52" [sha384Accel.cpp:53]   --->   Operation 13 'getelementptr' 'wordsout_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.76ns)   --->   "%wordsout_load = load i3 %wordsout_addr" [sha384Accel.cpp:53]   --->   Operation 14 'load' 'wordsout_load' <Predicate = (!icmp_ln52)> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln52 = store i4 %add_ln52, i4 %j" [sha384Accel.cpp:52]   --->   Operation 15 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [sha384Accel.cpp:52]   --->   Operation 16 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [sha384Accel.cpp:52]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sha384Accel.cpp:52]   --->   Operation 18 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%interHash_addr = getelementptr i64 %interHash, i64 0, i64 %zext_ln52" [sha384Accel.cpp:53]   --->   Operation 19 'getelementptr' 'interHash_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] ( I:1.76ns O:1.76ns )   --->   "%wordsout_load = load i3 %wordsout_addr" [sha384Accel.cpp:53]   --->   Operation 20 'load' 'wordsout_load' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] ( I:1.76ns O:1.76ns )   --->   "%store_ln53 = store i64 %wordsout_load, i3 %interHash_addr" [sha384Accel.cpp:53]   --->   Operation 21 'store' 'store_ln53' <Predicate = true> <Delay = 1.76> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.inc83" [sha384Accel.cpp:52]   --->   Operation 22 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.155ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln52', sha384Accel.cpp:52) of constant 0 on local variable 'j', sha384Accel.cpp:52 [4]  (1.294 ns)
	'load' operation 4 bit ('j', sha384Accel.cpp:52) on local variable 'j', sha384Accel.cpp:52 [7]  (0.000 ns)
	'add' operation 4 bit ('add_ln52', sha384Accel.cpp:52) [9]  (1.567 ns)
	'store' operation 0 bit ('store_ln52', sha384Accel.cpp:52) of variable 'add_ln52', sha384Accel.cpp:52 on local variable 'j', sha384Accel.cpp:52 [20]  (1.294 ns)

 <State 2>: 3.538ns
The critical path consists of the following:
	'load' operation 64 bit ('wordsout_load', sha384Accel.cpp:53) on array 'wordsout' [18]  (1.769 ns)
	'store' operation 0 bit ('store_ln53', sha384Accel.cpp:53) of variable 'wordsout_load', sha384Accel.cpp:53 on array 'interHash' [19]  (1.769 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
