# 👋 Hi, I'm Khaled Ali  

🎓 Electronics & Communications Engineering student at **Helwan University, Faculty of Engineering**  
💡 Aspiring **Digital IC Design Engineer** | Passionate about **FPGA, RTL, and VLSI**  

---

## 🚀 About Me
- 🖥️ Interested in **Digital IC Design, RTL Verification, FPGA-based Systems**  
- 🔧 Experienced in **Verilog HDL, Vivado, QuestaSim, Timing Analysis**  
- 📚 Projects I’ve worked on:  
  - 🔢 DSP48A1 Spartan-6 Slice (math-intensive DSP block)  
  - 📡 SPI Slave with RAM (FSM-based, multiple encodings)  
  - 🔄 UART Transmitter/Receiver (configurable baud rate, parity, frame format)  

---

## 🛠️ Tech Stack
![Verilog](https://img.shields.io/badge/HDL-Verilog-blue?style=for-the-badge)  
![Vivado](https://img.shields.io/badge/Tool-Xilinx%20Vivado-orange?style=for-the-badge)  
![QuestaSim](https://img.shields.io/badge/Simulator-Mentor%20QuestaSim-green?style=for-the-badge)  
![FPGA](https://img.shields.io/badge/Hardware-FPGA-red?style=for-the-badge)  

---

## ✨ Fun Visuals
<p align="center">
  <img src="https://media.giphy.com/media/coxQHKASG60HrHtvkt/giphy.gif" width="300"/>  
  <img src="https://media.giphy.com/media/QpVUMRUJGokfqXyfa1/giphy.gif" width="300"/>  
</p>

---

## 📫 Connect with Me
- 💼 [LinkedIn](https://www.linkedin.com/in/your-profile)  
- 💻 [GitHub](https://github.com/Khaled15102002)  
