ARM GAS  /tmp/ccFREcEX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_SPI2_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI2_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI2_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi2_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi2_tx;
  30:Core/Src/spi.c **** 
ARM GAS  /tmp/ccFREcEX.s 			page 2


  31:Core/Src/spi.c **** /* SPI2 init function */
  32:Core/Src/spi.c **** void MX_SPI2_Init(void)
  33:Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  42:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  37              		.loc 1 42 3 view .LVU1
  38              		.loc 1 42 18 is_stmt 0 view .LVU2
  39 0002 0D48     		ldr	r0, .L5
  40 0004 0D4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 43 3 is_stmt 1 view .LVU3
  43              		.loc 1 43 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 44 3 is_stmt 1 view .LVU5
  47              		.loc 1 44 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 45 3 is_stmt 1 view .LVU7
  51              		.loc 1 45 23 is_stmt 0 view .LVU8
  52 0012 C360     		str	r3, [r0, #12]
  46:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  53              		.loc 1 46 3 is_stmt 1 view .LVU9
  54              		.loc 1 46 26 is_stmt 0 view .LVU10
  55 0014 0361     		str	r3, [r0, #16]
  47:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  56              		.loc 1 47 3 is_stmt 1 view .LVU11
  57              		.loc 1 47 23 is_stmt 0 view .LVU12
  58 0016 4361     		str	r3, [r0, #20]
  48:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
  59              		.loc 1 48 3 is_stmt 1 view .LVU13
  60              		.loc 1 48 18 is_stmt 0 view .LVU14
  61 0018 4FF48022 		mov	r2, #262144
  62 001c 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  63              		.loc 1 49 3 is_stmt 1 view .LVU15
  64              		.loc 1 49 32 is_stmt 0 view .LVU16
  65 001e C361     		str	r3, [r0, #28]
  50:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  /tmp/ccFREcEX.s 			page 3


  66              		.loc 1 50 3 is_stmt 1 view .LVU17
  67              		.loc 1 50 23 is_stmt 0 view .LVU18
  68 0020 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 51 3 is_stmt 1 view .LVU19
  70              		.loc 1 51 21 is_stmt 0 view .LVU20
  71 0022 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 52 3 is_stmt 1 view .LVU21
  73              		.loc 1 52 29 is_stmt 0 view .LVU22
  74 0024 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  75              		.loc 1 53 3 is_stmt 1 view .LVU23
  76              		.loc 1 53 28 is_stmt 0 view .LVU24
  77 0026 0A23     		movs	r3, #10
  78 0028 C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  79              		.loc 1 54 3 is_stmt 1 view .LVU25
  80              		.loc 1 54 7 is_stmt 0 view .LVU26
  81 002a FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 54 6 view .LVU27
  84 002e 00B9     		cbnz	r0, .L4
  85              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  86              		.loc 1 62 1 view .LVU28
  87 0030 08BD     		pop	{r3, pc}
  88              	.L4:
  56:Core/Src/spi.c ****   }
  89              		.loc 1 56 5 is_stmt 1 view .LVU29
  90 0032 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 62 1 is_stmt 0 view .LVU30
  93 0036 FBE7     		b	.L1
  94              	.L6:
  95              		.align	2
  96              	.L5:
  97 0038 00000000 		.word	.LANCHOR0
  98 003c 00380040 		.word	1073756160
  99              		.cfi_endproc
 100              	.LFE134:
 102              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_SPI_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	HAL_SPI_MspInit:
 110              	.LVL2:
 111              	.LFB135:
ARM GAS  /tmp/ccFREcEX.s 			page 4


  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 112              		.loc 1 65 1 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 32
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		.loc 1 65 1 is_stmt 0 view .LVU32
 117 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 118              		.cfi_def_cfa_offset 24
 119              		.cfi_offset 4, -24
 120              		.cfi_offset 5, -20
 121              		.cfi_offset 6, -16
 122              		.cfi_offset 7, -12
 123              		.cfi_offset 8, -8
 124              		.cfi_offset 14, -4
 125 0004 88B0     		sub	sp, sp, #32
 126              		.cfi_def_cfa_offset 56
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 127              		.loc 1 67 3 is_stmt 1 view .LVU33
 128              		.loc 1 67 20 is_stmt 0 view .LVU34
 129 0006 0023     		movs	r3, #0
 130 0008 0393     		str	r3, [sp, #12]
 131 000a 0493     		str	r3, [sp, #16]
 132 000c 0593     		str	r3, [sp, #20]
 133 000e 0693     		str	r3, [sp, #24]
 134 0010 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 135              		.loc 1 68 3 is_stmt 1 view .LVU35
 136              		.loc 1 68 15 is_stmt 0 view .LVU36
 137 0012 0268     		ldr	r2, [r0]
 138              		.loc 1 68 5 view .LVU37
 139 0014 3F4B     		ldr	r3, .L15
 140 0016 9A42     		cmp	r2, r3
 141 0018 02D0     		beq	.L12
 142              	.LVL3:
 143              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI2 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  77:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  78:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
  79:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
  80:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
  81:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
  82:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
  83:Core/Src/spi.c ****     */
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccFREcEX.s 			page 5


  88:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  89:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  95:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  96:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****     /* SPI2 DMA Init */
  99:Core/Src/spi.c ****     /* SPI2_RX Init */
 100:Core/Src/spi.c ****     hdma_spi2_rx.Instance = DMA1_Stream3;
 101:Core/Src/spi.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 102:Core/Src/spi.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 103:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 104:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 105:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 106:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 107:Core/Src/spi.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 108:Core/Src/spi.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 109:Core/Src/spi.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 110:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 111:Core/Src/spi.c ****     {
 112:Core/Src/spi.c ****       Error_Handler();
 113:Core/Src/spi.c ****     }
 114:Core/Src/spi.c **** 
 115:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 116:Core/Src/spi.c **** 
 117:Core/Src/spi.c ****     /* SPI2_TX Init */
 118:Core/Src/spi.c ****     hdma_spi2_tx.Instance = DMA1_Stream4;
 119:Core/Src/spi.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 120:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 121:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 122:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 123:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 124:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 125:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 126:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 127:Core/Src/spi.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 128:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 129:Core/Src/spi.c ****     {
 130:Core/Src/spi.c ****       Error_Handler();
 131:Core/Src/spi.c ****     }
 132:Core/Src/spi.c **** 
 133:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 134:Core/Src/spi.c **** 
 135:Core/Src/spi.c ****     /* SPI2 interrupt Init */
 136:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 137:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 138:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 141:Core/Src/spi.c ****   }
 142:Core/Src/spi.c **** }
 144              		.loc 1 142 1 view .LVU38
 145 001a 08B0     		add	sp, sp, #32
ARM GAS  /tmp/ccFREcEX.s 			page 6


 146              		.cfi_remember_state
 147              		.cfi_def_cfa_offset 24
 148              		@ sp needed
 149 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 150              	.LVL4:
 151              	.L12:
 152              		.cfi_restore_state
 153              		.loc 1 142 1 view .LVU39
 154 0020 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
 155              		.loc 1 74 5 is_stmt 1 view .LVU40
 156              	.LBB2:
  74:Core/Src/spi.c **** 
 157              		.loc 1 74 5 view .LVU41
 158 0022 0025     		movs	r5, #0
 159 0024 0095     		str	r5, [sp]
  74:Core/Src/spi.c **** 
 160              		.loc 1 74 5 view .LVU42
 161 0026 03F50033 		add	r3, r3, #131072
 162 002a 1A6C     		ldr	r2, [r3, #64]
 163 002c 42F48042 		orr	r2, r2, #16384
 164 0030 1A64     		str	r2, [r3, #64]
  74:Core/Src/spi.c **** 
 165              		.loc 1 74 5 view .LVU43
 166 0032 1A6C     		ldr	r2, [r3, #64]
 167 0034 02F48042 		and	r2, r2, #16384
 168 0038 0092     		str	r2, [sp]
  74:Core/Src/spi.c **** 
 169              		.loc 1 74 5 view .LVU44
 170 003a 009A     		ldr	r2, [sp]
 171              	.LBE2:
  74:Core/Src/spi.c **** 
 172              		.loc 1 74 5 view .LVU45
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 76 5 view .LVU46
 174              	.LBB3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 175              		.loc 1 76 5 view .LVU47
 176 003c 0195     		str	r5, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 76 5 view .LVU48
 178 003e 1A6B     		ldr	r2, [r3, #48]
 179 0040 42F00402 		orr	r2, r2, #4
 180 0044 1A63     		str	r2, [r3, #48]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 181              		.loc 1 76 5 view .LVU49
 182 0046 1A6B     		ldr	r2, [r3, #48]
 183 0048 02F00402 		and	r2, r2, #4
 184 004c 0192     		str	r2, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185              		.loc 1 76 5 view .LVU50
 186 004e 019A     		ldr	r2, [sp, #4]
 187              	.LBE3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 188              		.loc 1 76 5 view .LVU51
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 189              		.loc 1 77 5 view .LVU52
ARM GAS  /tmp/ccFREcEX.s 			page 7


 190              	.LBB4:
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 191              		.loc 1 77 5 view .LVU53
 192 0050 0295     		str	r5, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 193              		.loc 1 77 5 view .LVU54
 194 0052 1A6B     		ldr	r2, [r3, #48]
 195 0054 42F00202 		orr	r2, r2, #2
 196 0058 1A63     		str	r2, [r3, #48]
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 197              		.loc 1 77 5 view .LVU55
 198 005a 1B6B     		ldr	r3, [r3, #48]
 199 005c 03F00203 		and	r3, r3, #2
 200 0060 0293     		str	r3, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 201              		.loc 1 77 5 view .LVU56
 202 0062 029B     		ldr	r3, [sp, #8]
 203              	.LBE4:
  77:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 204              		.loc 1 77 5 view .LVU57
  84:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205              		.loc 1 84 5 view .LVU58
  84:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 206              		.loc 1 84 25 is_stmt 0 view .LVU59
 207 0064 0C23     		movs	r3, #12
 208 0066 0393     		str	r3, [sp, #12]
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 85 5 is_stmt 1 view .LVU60
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 85 26 is_stmt 0 view .LVU61
 211 0068 4FF00208 		mov	r8, #2
 212 006c CDF81080 		str	r8, [sp, #16]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 213              		.loc 1 86 5 is_stmt 1 view .LVU62
  87:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 214              		.loc 1 87 5 view .LVU63
  87:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 215              		.loc 1 87 27 is_stmt 0 view .LVU64
 216 0070 0327     		movs	r7, #3
 217 0072 0697     		str	r7, [sp, #24]
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 218              		.loc 1 88 5 is_stmt 1 view .LVU65
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 219              		.loc 1 88 31 is_stmt 0 view .LVU66
 220 0074 0526     		movs	r6, #5
 221 0076 0796     		str	r6, [sp, #28]
  89:Core/Src/spi.c **** 
 222              		.loc 1 89 5 is_stmt 1 view .LVU67
 223 0078 0DEB0301 		add	r1, sp, r3
 224 007c 2648     		ldr	r0, .L15+4
 225              	.LVL5:
  89:Core/Src/spi.c **** 
 226              		.loc 1 89 5 is_stmt 0 view .LVU68
 227 007e FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL6:
  91:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 229              		.loc 1 91 5 is_stmt 1 view .LVU69
ARM GAS  /tmp/ccFREcEX.s 			page 8


  91:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 230              		.loc 1 91 25 is_stmt 0 view .LVU70
 231 0082 4FF44053 		mov	r3, #12288
 232 0086 0393     		str	r3, [sp, #12]
  92:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 92 5 is_stmt 1 view .LVU71
  92:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 92 26 is_stmt 0 view .LVU72
 235 0088 CDF81080 		str	r8, [sp, #16]
  93:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 236              		.loc 1 93 5 is_stmt 1 view .LVU73
  93:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 237              		.loc 1 93 26 is_stmt 0 view .LVU74
 238 008c 0595     		str	r5, [sp, #20]
  94:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 239              		.loc 1 94 5 is_stmt 1 view .LVU75
  94:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 240              		.loc 1 94 27 is_stmt 0 view .LVU76
 241 008e 0697     		str	r7, [sp, #24]
  95:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 95 5 is_stmt 1 view .LVU77
  95:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 95 31 is_stmt 0 view .LVU78
 244 0090 0796     		str	r6, [sp, #28]
  96:Core/Src/spi.c **** 
 245              		.loc 1 96 5 is_stmt 1 view .LVU79
 246 0092 03A9     		add	r1, sp, #12
 247 0094 2148     		ldr	r0, .L15+8
 248 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 249              	.LVL7:
 100:Core/Src/spi.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 250              		.loc 1 100 5 view .LVU80
 100:Core/Src/spi.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 251              		.loc 1 100 27 is_stmt 0 view .LVU81
 252 009a 2148     		ldr	r0, .L15+12
 253 009c 214B     		ldr	r3, .L15+16
 254 009e 0360     		str	r3, [r0]
 101:Core/Src/spi.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 255              		.loc 1 101 5 is_stmt 1 view .LVU82
 101:Core/Src/spi.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 256              		.loc 1 101 31 is_stmt 0 view .LVU83
 257 00a0 4560     		str	r5, [r0, #4]
 102:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 258              		.loc 1 102 5 is_stmt 1 view .LVU84
 102:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 259              		.loc 1 102 33 is_stmt 0 view .LVU85
 260 00a2 8560     		str	r5, [r0, #8]
 103:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 261              		.loc 1 103 5 is_stmt 1 view .LVU86
 103:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 262              		.loc 1 103 33 is_stmt 0 view .LVU87
 263 00a4 C560     		str	r5, [r0, #12]
 104:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 264              		.loc 1 104 5 is_stmt 1 view .LVU88
 104:Core/Src/spi.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 265              		.loc 1 104 30 is_stmt 0 view .LVU89
 266 00a6 4FF48063 		mov	r3, #1024
ARM GAS  /tmp/ccFREcEX.s 			page 9


 267 00aa 0361     		str	r3, [r0, #16]
 105:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 268              		.loc 1 105 5 is_stmt 1 view .LVU90
 105:Core/Src/spi.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 269              		.loc 1 105 43 is_stmt 0 view .LVU91
 270 00ac 4561     		str	r5, [r0, #20]
 106:Core/Src/spi.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 271              		.loc 1 106 5 is_stmt 1 view .LVU92
 106:Core/Src/spi.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 272              		.loc 1 106 40 is_stmt 0 view .LVU93
 273 00ae 8561     		str	r5, [r0, #24]
 107:Core/Src/spi.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 274              		.loc 1 107 5 is_stmt 1 view .LVU94
 107:Core/Src/spi.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 275              		.loc 1 107 28 is_stmt 0 view .LVU95
 276 00b0 C561     		str	r5, [r0, #28]
 108:Core/Src/spi.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 277              		.loc 1 108 5 is_stmt 1 view .LVU96
 108:Core/Src/spi.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 278              		.loc 1 108 32 is_stmt 0 view .LVU97
 279 00b2 4FF40033 		mov	r3, #131072
 280 00b6 0362     		str	r3, [r0, #32]
 109:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 281              		.loc 1 109 5 is_stmt 1 view .LVU98
 109:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 282              		.loc 1 109 32 is_stmt 0 view .LVU99
 283 00b8 4562     		str	r5, [r0, #36]
 110:Core/Src/spi.c ****     {
 284              		.loc 1 110 5 is_stmt 1 view .LVU100
 110:Core/Src/spi.c ****     {
 285              		.loc 1 110 9 is_stmt 0 view .LVU101
 286 00ba FFF7FEFF 		bl	HAL_DMA_Init
 287              	.LVL8:
 110:Core/Src/spi.c ****     {
 288              		.loc 1 110 8 view .LVU102
 289 00be 18BB     		cbnz	r0, .L13
 290              	.L9:
 115:Core/Src/spi.c **** 
 291              		.loc 1 115 5 is_stmt 1 view .LVU103
 115:Core/Src/spi.c **** 
 292              		.loc 1 115 5 view .LVU104
 293 00c0 174B     		ldr	r3, .L15+12
 294 00c2 E364     		str	r3, [r4, #76]
 115:Core/Src/spi.c **** 
 295              		.loc 1 115 5 view .LVU105
 296 00c4 9C63     		str	r4, [r3, #56]
 115:Core/Src/spi.c **** 
 297              		.loc 1 115 5 view .LVU106
 118:Core/Src/spi.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 298              		.loc 1 118 5 view .LVU107
 118:Core/Src/spi.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 299              		.loc 1 118 27 is_stmt 0 view .LVU108
 300 00c6 1848     		ldr	r0, .L15+20
 301 00c8 184B     		ldr	r3, .L15+24
 302 00ca 0360     		str	r3, [r0]
 119:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 303              		.loc 1 119 5 is_stmt 1 view .LVU109
ARM GAS  /tmp/ccFREcEX.s 			page 10


 119:Core/Src/spi.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 304              		.loc 1 119 31 is_stmt 0 view .LVU110
 305 00cc 0023     		movs	r3, #0
 306 00ce 4360     		str	r3, [r0, #4]
 120:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 307              		.loc 1 120 5 is_stmt 1 view .LVU111
 120:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 308              		.loc 1 120 33 is_stmt 0 view .LVU112
 309 00d0 4022     		movs	r2, #64
 310 00d2 8260     		str	r2, [r0, #8]
 121:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 311              		.loc 1 121 5 is_stmt 1 view .LVU113
 121:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 312              		.loc 1 121 33 is_stmt 0 view .LVU114
 313 00d4 C360     		str	r3, [r0, #12]
 122:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 314              		.loc 1 122 5 is_stmt 1 view .LVU115
 122:Core/Src/spi.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 315              		.loc 1 122 30 is_stmt 0 view .LVU116
 316 00d6 4FF48062 		mov	r2, #1024
 317 00da 0261     		str	r2, [r0, #16]
 123:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 318              		.loc 1 123 5 is_stmt 1 view .LVU117
 123:Core/Src/spi.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 319              		.loc 1 123 43 is_stmt 0 view .LVU118
 320 00dc 4361     		str	r3, [r0, #20]
 124:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 321              		.loc 1 124 5 is_stmt 1 view .LVU119
 124:Core/Src/spi.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 322              		.loc 1 124 40 is_stmt 0 view .LVU120
 323 00de 8361     		str	r3, [r0, #24]
 125:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 324              		.loc 1 125 5 is_stmt 1 view .LVU121
 125:Core/Src/spi.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 325              		.loc 1 125 28 is_stmt 0 view .LVU122
 326 00e0 C361     		str	r3, [r0, #28]
 126:Core/Src/spi.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 327              		.loc 1 126 5 is_stmt 1 view .LVU123
 126:Core/Src/spi.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 328              		.loc 1 126 32 is_stmt 0 view .LVU124
 329 00e2 4FF48032 		mov	r2, #65536
 330 00e6 0262     		str	r2, [r0, #32]
 127:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 331              		.loc 1 127 5 is_stmt 1 view .LVU125
 127:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 332              		.loc 1 127 32 is_stmt 0 view .LVU126
 333 00e8 4362     		str	r3, [r0, #36]
 128:Core/Src/spi.c ****     {
 334              		.loc 1 128 5 is_stmt 1 view .LVU127
 128:Core/Src/spi.c ****     {
 335              		.loc 1 128 9 is_stmt 0 view .LVU128
 336 00ea FFF7FEFF 		bl	HAL_DMA_Init
 337              	.LVL9:
 128:Core/Src/spi.c ****     {
 338              		.loc 1 128 8 view .LVU129
 339 00ee 70B9     		cbnz	r0, .L14
 340              	.L10:
ARM GAS  /tmp/ccFREcEX.s 			page 11


 133:Core/Src/spi.c **** 
 341              		.loc 1 133 5 is_stmt 1 view .LVU130
 133:Core/Src/spi.c **** 
 342              		.loc 1 133 5 view .LVU131
 343 00f0 0D4B     		ldr	r3, .L15+20
 344 00f2 A364     		str	r3, [r4, #72]
 133:Core/Src/spi.c **** 
 345              		.loc 1 133 5 view .LVU132
 346 00f4 9C63     		str	r4, [r3, #56]
 133:Core/Src/spi.c **** 
 347              		.loc 1 133 5 view .LVU133
 136:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 348              		.loc 1 136 5 view .LVU134
 349 00f6 0022     		movs	r2, #0
 350 00f8 0221     		movs	r1, #2
 351 00fa 2420     		movs	r0, #36
 352 00fc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 353              	.LVL10:
 137:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 354              		.loc 1 137 5 view .LVU135
 355 0100 2420     		movs	r0, #36
 356 0102 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 357              	.LVL11:
 358              		.loc 1 142 1 is_stmt 0 view .LVU136
 359 0106 88E7     		b	.L7
 360              	.L13:
 112:Core/Src/spi.c ****     }
 361              		.loc 1 112 7 is_stmt 1 view .LVU137
 362 0108 FFF7FEFF 		bl	Error_Handler
 363              	.LVL12:
 364 010c D8E7     		b	.L9
 365              	.L14:
 130:Core/Src/spi.c ****     }
 366              		.loc 1 130 7 view .LVU138
 367 010e FFF7FEFF 		bl	Error_Handler
 368              	.LVL13:
 369 0112 EDE7     		b	.L10
 370              	.L16:
 371              		.align	2
 372              	.L15:
 373 0114 00380040 		.word	1073756160
 374 0118 00080240 		.word	1073874944
 375 011c 00040240 		.word	1073873920
 376 0120 00000000 		.word	.LANCHOR1
 377 0124 58600240 		.word	1073897560
 378 0128 00000000 		.word	.LANCHOR2
 379 012c 70600240 		.word	1073897584
 380              		.cfi_endproc
 381              	.LFE135:
 383              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 384              		.align	1
 385              		.global	HAL_SPI_MspDeInit
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 390              	HAL_SPI_MspDeInit:
 391              	.LVL14:
ARM GAS  /tmp/ccFREcEX.s 			page 12


 392              	.LFB136:
 143:Core/Src/spi.c **** 
 144:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 145:Core/Src/spi.c **** {
 393              		.loc 1 145 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/spi.c **** 
 147:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 397              		.loc 1 147 3 view .LVU140
 398              		.loc 1 147 15 is_stmt 0 view .LVU141
 399 0000 0268     		ldr	r2, [r0]
 400              		.loc 1 147 5 view .LVU142
 401 0002 0F4B     		ldr	r3, .L24
 402 0004 9A42     		cmp	r2, r3
 403 0006 00D0     		beq	.L23
 404 0008 7047     		bx	lr
 405              	.L23:
 145:Core/Src/spi.c **** 
 406              		.loc 1 145 1 view .LVU143
 407 000a 10B5     		push	{r4, lr}
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 4, -8
 410              		.cfi_offset 14, -4
 411 000c 0446     		mov	r4, r0
 148:Core/Src/spi.c ****   {
 149:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 150:Core/Src/spi.c **** 
 151:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 152:Core/Src/spi.c ****     /* Peripheral clock disable */
 153:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 412              		.loc 1 153 5 is_stmt 1 view .LVU144
 413 000e 0D4A     		ldr	r2, .L24+4
 414 0010 136C     		ldr	r3, [r2, #64]
 415 0012 23F48043 		bic	r3, r3, #16384
 416 0016 1364     		str	r3, [r2, #64]
 154:Core/Src/spi.c **** 
 155:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 156:Core/Src/spi.c ****     PC2     ------> SPI2_MISO
 157:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
 158:Core/Src/spi.c ****     PB12     ------> SPI2_NSS
 159:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 160:Core/Src/spi.c ****     */
 161:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 417              		.loc 1 161 5 view .LVU145
 418 0018 0C21     		movs	r1, #12
 419 001a 0B48     		ldr	r0, .L24+8
 420              	.LVL15:
 421              		.loc 1 161 5 is_stmt 0 view .LVU146
 422 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 423              	.LVL16:
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 424              		.loc 1 163 5 is_stmt 1 view .LVU147
 425 0020 4FF44051 		mov	r1, #12288
 426 0024 0948     		ldr	r0, .L24+12
ARM GAS  /tmp/ccFREcEX.s 			page 13


 427 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 428              	.LVL17:
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****     /* SPI2 DMA DeInit */
 166:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 429              		.loc 1 166 5 view .LVU148
 430 002a E06C     		ldr	r0, [r4, #76]
 431 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 432              	.LVL18:
 167:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 433              		.loc 1 167 5 view .LVU149
 434 0030 A06C     		ldr	r0, [r4, #72]
 435 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 436              	.LVL19:
 168:Core/Src/spi.c **** 
 169:Core/Src/spi.c ****     /* SPI2 interrupt Deinit */
 170:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 437              		.loc 1 170 5 view .LVU150
 438 0036 2420     		movs	r0, #36
 439 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 440              	.LVL20:
 171:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 172:Core/Src/spi.c **** 
 173:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 174:Core/Src/spi.c ****   }
 175:Core/Src/spi.c **** }
 441              		.loc 1 175 1 is_stmt 0 view .LVU151
 442 003c 10BD     		pop	{r4, pc}
 443              	.LVL21:
 444              	.L25:
 445              		.loc 1 175 1 view .LVU152
 446 003e 00BF     		.align	2
 447              	.L24:
 448 0040 00380040 		.word	1073756160
 449 0044 00380240 		.word	1073887232
 450 0048 00080240 		.word	1073874944
 451 004c 00040240 		.word	1073873920
 452              		.cfi_endproc
 453              	.LFE136:
 455              		.global	hdma_spi2_tx
 456              		.global	hdma_spi2_rx
 457              		.global	hspi2
 458              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 459              		.align	2
 460              		.set	.LANCHOR1,. + 0
 463              	hdma_spi2_rx:
 464 0000 00000000 		.space	96
 464      00000000 
 464      00000000 
 464      00000000 
 464      00000000 
 465              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 466              		.align	2
 467              		.set	.LANCHOR2,. + 0
 470              	hdma_spi2_tx:
 471 0000 00000000 		.space	96
 471      00000000 
ARM GAS  /tmp/ccFREcEX.s 			page 14


 471      00000000 
 471      00000000 
 471      00000000 
 472              		.section	.bss.hspi2,"aw",%nobits
 473              		.align	2
 474              		.set	.LANCHOR0,. + 0
 477              	hspi2:
 478 0000 00000000 		.space	88
 478      00000000 
 478      00000000 
 478      00000000 
 478      00000000 
 479              		.text
 480              	.Letext0:
 481              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 482              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 483              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 484              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 485              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 486              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 487              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 488              		.file 9 "Core/Inc/spi.h"
 489              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 490              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccFREcEX.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/ccFREcEX.s:20     .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccFREcEX.s:26     .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccFREcEX.s:97     .text.MX_SPI2_Init:0000000000000038 $d
     /tmp/ccFREcEX.s:103    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccFREcEX.s:109    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccFREcEX.s:373    .text.HAL_SPI_MspInit:0000000000000114 $d
     /tmp/ccFREcEX.s:384    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccFREcEX.s:390    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccFREcEX.s:448    .text.HAL_SPI_MspDeInit:0000000000000040 $d
     /tmp/ccFREcEX.s:470    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/ccFREcEX.s:463    .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccFREcEX.s:477    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccFREcEX.s:459    .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccFREcEX.s:466    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/ccFREcEX.s:473    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
