opam-version: "2.0"
maintainer: "Jane Street developers"
authors: ["Jane Street Group, LLC"]
homepage: "https://github.com/janestreet/hardcaml_of_verilog"
bug-reports: "https://github.com/janestreet/hardcaml_of_verilog/issues"
dev-repo: "git+https://github.com/janestreet/hardcaml_of_verilog.git"
doc: "https://ocaml.janestreet.com/ocaml-core/latest/doc/hardcaml_of_verilog/index.html"
license: "MIT"
build: [
  ["dune" "build" "-p" name "-j" jobs]
]
depends: [
  "ocaml"           {>= "5.1.0"}
  "base"            {= "v0.18~preview.130.00+55"}
  "core"            {= "v0.18~preview.130.00+55"}
  "core_unix"       {= "v0.18~preview.130.00+55"}
  "hardcaml"        {= "v0.18~preview.130.00+55"}
  "hardcaml_verify" {= "v0.18~preview.130.00+55"}
  "jsonaf"          {= "v0.18~preview.130.00+55"}
  "ppx_hardcaml"    {= "v0.18~preview.130.00+55"}
  "ppx_jane"        {= "v0.18~preview.130.00+55"}
  "ppx_jsonaf_conv" {= "v0.18~preview.130.00+55"}
  "stdio"           {= "v0.18~preview.130.00+55"}
  "dune"            {>= "3.11.0"}
]
available: arch != "arm32" & arch != "x86_32"
synopsis: "Convert Verilog to a Hardcaml design"
description: "
The opensource synthesis tool yosys is used to convert a verilog design to a JSON based
netlist representation. This library can load the JSON netlist and build a hardcaml
circuit.

Code can also be generated to wrap the conversion process using Hardcaml interfaces.
"
url {
src: "https://github.com/janestreet/hardcaml_of_verilog/archive/b7e8687cf3afcafe38405dbdf1d4cda831ea6a14.tar.gz"
checksum: "sha256=2c95a07c056ac1d7380f3a497e591a768165523bf467063b412576657538958e"
}
