[N
10
4
9 lpm_width
7
8 lpm_type
9
11 lpm_add_sub
8
8 lpm_hint
3
7 lpm_syn
6
12 lpm_pipeline
1
65 /home/ojakinlade/intelFPGA/23.1std/questa_fse/intel/vhdl/220model
10
18 lpm_representation
5
13 lpm_direction
2
20 lpm_add_sub_unsigned
]
[G
1
2
3
1
4
1
0
8
0
0 0
0
0
]
[G
1
2
3
1
7
0
0
0
0
11 0
76
80
77
95
65
68
68
95
83
85
66
1
1
1 11 1 1
]
[G
1
2
3
1
8
0
0
0
0
37 0
79
78
69
95
73
78
80
85
84
95
73
83
95
67
79
78
83
84
65
78
84
61
78
79
44
67
73
78
95
85
83
69
68
61
89
69
83
1
1
1 37 1 1
]
[G
1
2
3
1
6
0
0
0
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
8
0
0 0
0
0
]
[G
1
2
3
1
5
0
0
0
0
6 0
85
78
85
83
69
68
1
1
1 6 1 1
]
[G
1
9
3
1
7
0
0
0
0
11 0
76
80
77
95
65
68
68
95
83
85
66
1
1
1 11 1 1
]
[G
1
9
3
1
8
0
0
0
0
37 0
79
78
69
95
73
78
80
85
84
95
73
83
95
67
79
78
83
84
65
78
84
61
78
79
44
67
73
78
95
85
83
69
68
61
89
69
83
1
1
1 37 1 1
]
[G
1
9
3
1
6
0
0
0
0
0 0
0
0
]
[G
1
9
3
1
10
1
0
0
0
8 8
85
78
83
73
71
78
69
68
1
1
1 8 1 1
]
[G
1
9
3
1
5
0
0
0
0
6 0
85
78
85
83
69
68
1
1
1 6 1 1
]
