# Register with reset testbench

+define+TRACE_FILE="tb_vxe_reg_rst.vcd"
+timescale+1us/100ns
src/vxe_reg_rst.v
tb/tb_vxe_reg_rst.v
