
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.638417                       # Number of seconds simulated
sim_ticks                                2638417178500                       # Number of ticks simulated
final_tick                               2638417178500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190473                       # Simulator instruction rate (inst/s)
host_op_rate                                   190473                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5155853058                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   511.73                       # Real time elapsed on the host
sim_insts                                    97471040                       # Number of instructions simulated
sim_ops                                      97471040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       104417792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       308263040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          412684800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    104417792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     104417792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54279424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54279424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           815764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2408305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3224100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        424058                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             424058                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39575922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          116836353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             156413778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39575922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39575922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20572722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20572722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20572722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39575922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         116836353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            176986501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3224100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     424058                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6448200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   848116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              410132160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2552640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53986688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               412684800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54279424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  39885                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4555                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            470104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            281425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            377342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            278045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            424496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            306361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            375527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            549387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           372603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           572580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           435903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           510964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           390899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           380742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             46789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            46379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            60787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88363                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        11                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5689                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2638417165500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6448200                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               848116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3204764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3203485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      9                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  48966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11684                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1156249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.399436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   281.504052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.872271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19538      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       475083     41.09%     42.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       215940     18.68%     61.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        94530      8.18%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        50377      4.36%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38843      3.36%     77.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26139      2.26%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22619      1.96%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       213180     18.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1156249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.166730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4607.269939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50392    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.739269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673564                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.506046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         50009     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           337      0.67%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            34      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-407            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50393                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 121748587526                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            241904493776                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32041575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18998.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37748.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       155.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    156.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5433504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  662101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     723219.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3241938420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1723131135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20132729400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2043802260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32491099680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          42775120470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1224098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    120716949540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14867536320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537963738120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           777182907225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            294.564072                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2541418346000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    947128250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13753912000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2237970449000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  38718169000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   82297205500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 264730314750                       # Time in different power states
system.mem_ctrls_1.actEnergy               5013700860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2664833820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25622639700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2359486980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32091583680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          48813702180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1109462880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    117484138110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11918722080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     538155374280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           785235824100                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.616249                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2528477439000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    806807750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13582206000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2239796502250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  31038595750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   95550725750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 257642341000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17012626                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8895144                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25907770                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687150                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693190                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310834771.832980                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    451895027.572457                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7065    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       309000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7065                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    442369515500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2196047663000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5276834357                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7065                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4480      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                198963     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6145      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6231      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216710                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239508                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6914                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2303                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2027                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.293173                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026053                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       352210685000     13.35%     13.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10165943000      0.39%     13.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2276038356500     86.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4481                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83065     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2630      1.26%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122130     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207942                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81528     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2630      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81528     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165803                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2486768053500     94.25%     94.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234476000      0.01%     94.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1701902500      0.06%     94.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            149710554500      5.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2638414986500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981496                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667551                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797352                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97471040                       # Number of instructions committed
system.cpu.committedOps                      97471040                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94463194                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424442                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921390                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574816                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94463194                       # number of integer instructions
system.cpu.num_fp_insts                        424442                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129804372                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71788349                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176861                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179827                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25966541                       # number of memory refs
system.cpu.num_load_insts                    17053849                       # Number of load instructions
system.cpu.num_store_insts                    8912692                       # Number of store instructions
system.cpu.num_idle_cycles               4392095325.998335                       # Number of idle cycles
system.cpu.num_busy_cycles               884739031.001665                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.167665                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.832335                       # Percentage of idle cycles
system.cpu.Branches                          16113208                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595311      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67991314     69.75%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187088      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117366      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17356555     17.80%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839289      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              155025      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147872      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091049      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97485048                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2814943                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996954                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23105758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2814943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.208251                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832540447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832540447                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14211827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14211827                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8306780                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8306780                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279266                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279266                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315965                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315965                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22518607                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22518607                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22518607                       # number of overall hits
system.cpu.dcache.overall_hits::total        22518607                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2505495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2505495                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271829                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271829                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37756                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37756                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2777324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2777324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2777324                       # number of overall misses
system.cpu.dcache.overall_misses::total       2777324                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 202989117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 202989117500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22561320500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22561320500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2507025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2507025000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 225550438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 225550438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 225550438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 225550438000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16717322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16717322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315965                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315965                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25295931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25295931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25295931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25295931                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149874                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031687                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031687                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.119096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109793                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81017.570380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81017.570380                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82998.210272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82998.210272                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 66400.704524                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66400.704524                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81211.424378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81211.424378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81211.424378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81211.424378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       544852                       # number of writebacks
system.cpu.dcache.writebacks::total            544852                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2505495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2505495                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271829                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37756                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37756                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2777324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2777324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2777324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2777324                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17381                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 200483622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 200483622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22289491500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22289491500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2469269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2469269000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 222773114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 222773114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 222773114000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 222773114000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561245500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561245500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561245500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561245500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031687                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.119096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.119096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109793                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80017.570380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80017.570380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81998.210272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81998.210272                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65400.704524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65400.704524                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80211.424378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80211.424378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80211.424378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80211.424378                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223898.680625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223898.680625                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89824.837466                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89824.837466                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648418                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95833784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.136822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         883793500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196618743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196618743                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95836404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95836404                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95836404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95836404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95836404                       # number of overall hits
system.cpu.icache.overall_hits::total        95836404                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1648645                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1648645                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1648645                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1648645                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1648645                       # number of overall misses
system.cpu.icache.overall_misses::total       1648645                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  89321448500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  89321448500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  89321448500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  89321448500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  89321448500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  89321448500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97485049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97485049                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97485049                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97485049                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97485049                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97485049                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016912                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016912                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016912                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54178.703420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54178.703420                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54178.703420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54178.703420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54178.703420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54178.703420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648418                       # number of writebacks
system.cpu.icache.writebacks::total           1648418                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1648645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1648645                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1648645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1648645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1648645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1648645                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  87672803500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  87672803500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  87672803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  87672803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  87672803500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  87672803500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016912                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016912                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016912                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016912                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016912                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53178.703420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53178.703420                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53178.703420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53178.703420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53178.703420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53178.703420                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32632                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32632                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5916                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47498                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897434                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6373500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                22500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5384000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208547839                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24354000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.166970                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2583350334000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.166970                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020871                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020871                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27732883                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27732883                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2772958956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2772958956                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2800691839                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2800691839                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2800691839                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2800691839                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 155802.713483                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 155802.713483                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124773.171166                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124773.171166                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125019.723194                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125019.723194                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125019.723194                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125019.723194                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           946                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   23                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    41.130435                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18832883                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18832883                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1661488990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1661488990                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1680321873                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1680321873                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1680321873                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1680321873                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 105802.713483                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 105802.713483                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74761.023668                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74761.023668                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75007.672217                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75007.672217                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75007.672217                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75007.672217                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3377887                       # number of replacements
system.l2.tags.tagsinuse                   511.983069                       # Cycle average of tags in use
system.l2.tags.total_refs                     5478280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3377887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.621807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 137094000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.943873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        240.152121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        240.887076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.469047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.470483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 289002047                       # Number of tag accesses
system.l2.tags.data_accesses                289002047                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       544852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           544852                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1647652                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1647652                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              36058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36058                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          832869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             832869                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         370651                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370651                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                832869                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                406709                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1239578                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               832869                       # number of overall hits
system.l2.overall_hits::cpu.data               406709                       # number of overall hits
system.l2.overall_hits::total                 1239578                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           235762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235762                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        815764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           815764                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2172600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2172600                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              815764                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2408362                       # number of demand (read+write) misses
system.l2.demand_misses::total                3224126                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             815764                       # number of overall misses
system.l2.overall_misses::cpu.data            2408362                       # number of overall misses
system.l2.overall_misses::total               3224126                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21493519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21493519000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  76385309500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  76385309500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 195143868000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195143868000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   76385309500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  216637387000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     293022696500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  76385309500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 216637387000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    293022696500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       544852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       544852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1647652                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1647652                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1648633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1648633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2543251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2543251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1648633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2815071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4463704                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1648633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2815071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4463704                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.867346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867346                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.494812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.494812                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.854261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854261                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.494812                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.855524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722298                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.494812                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.855524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722298                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91166.171817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91166.171817                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93636.529070                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93636.529070                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89820.430820                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89820.430820                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93636.529070                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89952.169566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90884.381225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93636.529070                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89952.169566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90884.381225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               401842                       # number of writebacks
system.l2.writebacks::total                    401842                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        64066                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64066                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       235762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235762                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       815764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       815764                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2172600                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2172600                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         815764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2408362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3224126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        815764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2408362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3224126                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10408                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10408                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17381                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17381                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19135899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19135899000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  68227669500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  68227669500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 173417868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 173417868000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  68227669500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 192553767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 260781436500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  68227669500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 192553767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 260781436500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1465998000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1465998000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1465998000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1465998000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.867346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.494812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.494812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.854261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854261                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.494812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.855524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722298                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.494812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.855524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722298                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81166.171817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81166.171817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83636.529070                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83636.529070                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79820.430820                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79820.430820                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83636.529070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79952.169566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80884.381225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83636.529070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79952.169566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80884.381225                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210239.208375                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210239.208375                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84344.859329                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84344.859329                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6497985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3251683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          204                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            2995515                       # Transaction distribution
system.membus.trans_dist::WriteReq              10408                       # Transaction distribution
system.membus.trans_dist::WriteResp             10408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       424058                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2821699                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235762                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235762                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2988542                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9671558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9706320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9751147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47498                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    464116608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    464164106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               467011722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              204                       # Total snoops (count)
system.membus.snoopTraffic                      26112                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3263920                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000063                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007906                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3263716     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     204      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3263920                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31817500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9964555644                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1678082                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30170109000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8927086                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4463447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1931                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         219335                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       219315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4199014                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10408                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       946694                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648418                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5246136                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271820                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1648645                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2543398                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4945696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8480010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13425706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    422022528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430136202                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852158730                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3378191                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51455872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7859140                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165436                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7637873     97.18%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 221247      2.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7859140                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8863977500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           410904                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4121612500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7049859000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2638417178500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006963                       # Number of seconds simulated
sim_ticks                                  6963063000                       # Number of ticks simulated
final_tick                               2645380241500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               10840132                       # Simulator instruction rate (inst/s)
host_op_rate                                 10840117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              760829647                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     9.15                       # Real time elapsed on the host
sim_insts                                    99207910                       # Number of instructions simulated
sim_ops                                      99207910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2335872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2799744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5135616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2335872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2335872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2077568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2077568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16231                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          335466159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          402085117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             737551276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     335466159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        335466159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       298369841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            298369841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       298369841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         335466159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         402085117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035921117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       40122                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16231                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80244                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5097024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2077248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5135616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2077568                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    603                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2349                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1574                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6963063000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3250                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.640610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.408917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.159656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          401      1.79%      1.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11173     49.79%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4393     19.58%     71.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1859      8.29%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          990      4.41%     83.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          580      2.58%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          380      1.69%     88.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          350      1.56%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2312     10.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.564939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.388390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.974975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            642     34.31%     34.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           409     21.86%     56.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           217     11.60%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           182      9.73%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           118      6.31%     83.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            75      4.01%     87.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           63      3.37%     91.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           29      1.55%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           38      2.03%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           19      1.02%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           14      0.75%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           12      0.64%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            8      0.43%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            8      0.43%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.43%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            6      0.32%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.27%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.16%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            5      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.05%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::496-511            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1871                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.347408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.149787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.072927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1283     68.57%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      7.11%     75.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              161      8.61%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      2.62%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      2.14%     89.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      1.82%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      2.03%     92.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      1.92%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      1.23%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.96%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      1.02%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.53%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.32%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.27%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.05%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.05%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                5      0.27%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                3      0.16%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1871                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1933208000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3426476750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  398205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24274.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43024.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       732.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       298.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    737.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    61937                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27714                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123561.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 64002960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33995610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               228822720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               84172500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         541497840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            706352550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15756000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2010218430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       265252800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         78984360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4029261420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            578.662209                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5372526000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     11812500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     229210000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    273422500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    690761500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1349514500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4408342000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 96268620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 51156600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               339814020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               85253040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         537810000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            782018910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13952160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2088849930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       161237280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         55628460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4212200370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            604.934979                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5211258000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7643250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     227566000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    210607750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    419884750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1516595750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4580765500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       327162                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      258925                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       586087                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426586                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427419                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6927063000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13926126                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   231      5.27%      5.27% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.59% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3552     81.00%     86.59% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.30%     88.89% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.99% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.51%     97.49% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.73%     99.22% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4385                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7085                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               604                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 338                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 338                      
system.cpu.kern.mode_good::user                   338                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.559603                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.717622                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5849914000     84.01%     84.01% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1113288000     15.99%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      231                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1663     42.02%     42.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2262     57.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3958                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1660     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1660     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3353                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5266261500     75.63%     75.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                46776500      0.67%     76.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11205500      0.16%     76.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1638958500     23.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6963202000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.733864                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.847145                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1736870                       # Number of instructions committed
system.cpu.committedOps                       1736870                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1671797                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5679                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54425                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       176142                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1671797                       # number of integer instructions
system.cpu.num_fp_insts                          5679                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2302892                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1215061                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3360                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3258                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        590811                       # number of memory refs
system.cpu.num_load_insts                      330874                       # Number of load instructions
system.cpu.num_store_insts                     259937                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13854126.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994830                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005170                       # Percentage of idle cycles
system.cpu.Branches                            246123                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30184      1.74%      1.74% # Class of executed instruction
system.cpu.op_class::IntAlu                   1057025     60.79%     62.53% # Class of executed instruction
system.cpu.op_class::IntMult                     2223      0.13%     62.66% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.66% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1636      0.09%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::MemRead                   340756     19.60%     82.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  259031     14.90%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1964      0.11%     97.38% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1814      0.10%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43806      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1738704                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30593                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              565026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30721                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.392175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18831553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18831553                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       301090                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          301090                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       244357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         244357                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5413                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5413                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6076                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6076                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        545447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           545447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       545447                       # number of overall hits
system.cpu.dcache.overall_hits::total          545447                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21432                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8356                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8356                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          806                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          806                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29788                       # number of overall misses
system.cpu.dcache.overall_misses::total         29788                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1518434000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1518434000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    709802500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    709802500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     55950500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     55950500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2228236500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2228236500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2228236500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2228236500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       322522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       322522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6076                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6076                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       575235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       575235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       575235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       575235                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033065                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.129603                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129603                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051784                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70848.917507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70848.917507                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84945.248923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84945.248923                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69417.493797                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69417.493797                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74803.158990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74803.158990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74803.158990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74803.158990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14398                       # number of writebacks
system.cpu.dcache.writebacks::total             14398                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21432                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8356                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8356                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          806                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          806                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29788                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29788                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1497002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1497002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    701446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    701446500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     55144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     55144500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2198448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2198448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2198448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2198448500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137369000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137369000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137369000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137369000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.129603                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129603                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051784                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69848.917507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69848.917507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83945.248923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83945.248923                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 68417.493797                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68417.493797                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73803.158990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73803.158990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73803.158990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73803.158990                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225195.081967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225195.081967                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127904.096834                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127904.096834                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             41028                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1700293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.377713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3518439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3518439                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1697673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1697673                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1697673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1697673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1697673                       # number of overall hits
system.cpu.icache.overall_hits::total         1697673                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        41031                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41031                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        41031                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41031                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        41031                       # number of overall misses
system.cpu.icache.overall_misses::total         41031                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2105116500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2105116500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2105116500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2105116500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2105116500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2105116500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1738704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1738704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1738704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1738704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1738704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1738704                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023599                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023599                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023599                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023599                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023599                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51305.512905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51305.512905                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51305.512905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51305.512905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51305.512905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51305.512905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        41028                       # number of writebacks
system.cpu.icache.writebacks::total             41028                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        41031                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41031                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        41031                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41031                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        41031                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41031                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2064085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2064085500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2064085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2064085500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2064085500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2064085500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023599                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023599                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023599                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023599                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50305.512905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50305.512905                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50305.512905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50305.512905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50305.512905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50305.512905                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               103000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               85000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              910000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            53094306                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3226984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3226984                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    710713322                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    710713322                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    713940306                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    713940306                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    713940306                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    713940306                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119517.925926                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119517.925926                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 125479.046963                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125479.046963                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125450.765419                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125450.765419                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125450.765419                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125450.765419                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           440                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    62.857143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1876984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1876984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    427451988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    427451988                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    429328972                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    429328972                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    429328972                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    429328972                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69517.925926                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69517.925926                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 75468.218220                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75468.218220                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75439.988051                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75439.988051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75439.988051                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75439.988051                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     42569                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      103782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.408997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.924655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        212.586561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        268.488784                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.415208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.524392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4619785                       # Number of tag accesses
system.l2.tags.data_accesses                  4619785                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14398                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14398                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        40924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40924                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   875                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22782                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           7845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7845                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22782                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8720                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31502                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22782                       # number of overall hits
system.l2.overall_hits::cpu.data                 8720                       # number of overall hits
system.l2.overall_hits::total                   31502                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7480                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18249                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14393                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18249                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               21873                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40122                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18249                       # number of overall misses
system.l2.overall_misses::cpu.data              21873                       # number of overall misses
system.l2.overall_misses::total                 40122                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    679546500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     679546500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1761443000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1761443000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1433841500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1433841500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1761443000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2113388000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3874831000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1761443000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2113388000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3874831000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14398                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        40924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40924                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        41031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             41031                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71624                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            41031                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71624                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.895272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895272                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.444761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.444761                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.647225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.647225                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.444761                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.714967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.560175                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.444761                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.714967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.560175                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90848.462567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90848.462567                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96522.713573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96522.713573                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99620.753144                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99620.753144                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96522.713573                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96620.856764                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96576.217537                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96522.713573                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96620.856764                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96576.217537                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10567                       # number of writebacks
system.l2.writebacks::total                     10567                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1681                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1681                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7480                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18249                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14393                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          21873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40122                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         21873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40122                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    604746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    604746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1578953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1578953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1289911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1289911500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1578953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1894658000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3473611000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1578953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1894658000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3473611000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129030000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129030000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129030000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129030000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.895272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.444761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.444761                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.647225                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647225                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.444761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.714967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.560175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.444761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.714967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.560175                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80848.462567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80848.462567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86522.713573                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86522.713573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89620.753144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89620.753144                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86522.713573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86620.856764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86576.217537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86522.713573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86620.856764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86576.217537                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211524.590164                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211524.590164                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120139.664804                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120139.664804                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         93197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33279                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16231                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29579                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7480                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32669                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       120363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       122511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6488192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6489927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7214919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46887                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000576                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023990                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46860     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46887                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           224983681                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256265                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          379058750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       143246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4295                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4279                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63906                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        41028                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48197                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41031                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       123090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                217046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10503552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5764039                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16267591                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42623                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1356032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115295                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039932                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.196509                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 110707     96.02%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4572      3.97%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115295                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          183244000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            75235                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102577500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          77325000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6963063000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
