Warning (10268): Verilog HDL information at tb_phase1.v(89): always construct contains both blocking and non-blocking assignments File: C:/Users/20lfr/Desktop/ELEC_374_project-luka-changes/374_LAB_system/tb_phase1.v Line: 89
