INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/tmp/ru/ECE231-DigitalLogicDesign/verilog/project_ALU8bit_v1/project_ALU8bit_v1.srcs/sim_1/new/ALUbit_v1_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module ALUbit_v1_tb
