<xilinx:hls_fe_msgs>
    <msg msg_groups="PRAGMA_VERBOSE_DUMP" msg_id="207-5471" msg_severity="WARNING" msg_loc="/nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/script.tcl:19:9" msg_body="HLS pragma dump">
        <args ARG_PragmaContext="directive" ARG_PragmaFunction="top_kernel" ARG_PragmaIsValid="1" ARG_PragmaOptions="name=top_kernel" ARG_PragmaType="top" ClangWarningOption="dump-hls-pragmas"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="top.cpp:15:26" msg_body="Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_15_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-291" msg_severity="INFO" msg_loc="top.cpp:23:26" msg_body="Loop 'VITIS_LOOP_23_3' is marked as complete unroll implied by the pipeline pragma">
        <args LoopName="VITIS_LOOP_23_3"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="top.cpp:6:0" msg_body="Unrolling loop 'VITIS_LOOP_15_2' (top.cpp:15:26) in function 'top_kernel' completely with a factor of 64">
        <args Factor="64" LoopLoc="top.cpp:15:26" LoopName="VITIS_LOOP_15_2"/>
    </msg>
    <msg msg_groups="PRAGMA_UNROLL" msg_id="214-186" msg_severity="INFO" msg_loc="top.cpp:6:0" msg_body="Unrolling loop 'VITIS_LOOP_23_3' (top.cpp:23:26) in function 'top_kernel' completely with a factor of 64">
        <args Factor="64" LoopLoc="top.cpp:23:26" LoopName="VITIS_LOOP_23_3"/>
    </msg>
</xilinx:hls_fe_msgs>

