#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 21 17:39:24 2021
# Process ID: 9224
# Current directory: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8932 C:\Users\jespe\Desktop\Uni_Civil_9_Semester\Embedded_course\ERTS\Assignment2\Assignment2.xpr
# Log file: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/vivado.log
# Journal file: C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/Vivado_opgaver/Intro_Opgaver/lab3/led_ip_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/Vivado_opgaver/Intro_Opgaver/lab3/led_ip_1.0 C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/matrix_ip_1.0} [current_project]
update_ip_catalog
open_bd_design {C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_cells matrix_ip]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_ip:1.0 matrix_ip_0
endgroup
set_property name matrix_ip [get_bd_cells matrix_ip_0]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins matrix_ip/S00_AXI]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd] -directory C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files -ipstatic_source_dir C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/modelsim} {questa=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/questa} {riviera=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/riviera} {activehdl=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
validate_bd_design -force
generate_target all [get_files  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.srcs/sources_1/bd/system/system.bd] -directory C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files -ipstatic_source_dir C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/modelsim} {questa=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/questa} {riviera=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/riviera} {activehdl=C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file mkdir C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk
file copy -force C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.runs/impl_1/system_wrapper.sysdef C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk -hwspec C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Assignment2.sdk/system_wrapper.hdf
