// Seed: 3481244546
`timescale 1ps / 1ps
module module_0 #(
    parameter id_10 = 32'd40,
    parameter id_2  = 32'd26,
    parameter id_5  = 32'd72
) (
    output id_1,
    input logic _id_2,
    input logic id_3,
    output id_4,
    input _id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input _id_10
);
  assign id_1 = id_9;
  defparam id_11.id_12 = id_10[id_5[id_10 : id_5]];
  assign id_1[id_2] = 1;
endmodule
