// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module neural_network_neural_network_Pipeline_VITIS_LOOP_52_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln55,
        zext_ln55_1,
        zext_ln55_2,
        zext_ln55_3,
        zext_ln55_4,
        zext_ln55_5,
        zext_ln55_6,
        zext_ln55_7,
        zext_ln55_8,
        zext_ln55_9,
        zext_ln55_10,
        zext_ln55_11,
        zext_ln55_12,
        zext_ln55_13,
        zext_ln55_14,
        zext_ln55_15,
        zext_ln55_16,
        zext_ln55_17,
        zext_ln55_18,
        zext_ln55_19,
        zext_ln55_20,
        zext_ln55_21,
        zext_ln55_22,
        zext_ln55_23,
        zext_ln55_24,
        zext_ln55_25,
        zext_ln55_26,
        zext_ln55_27,
        zext_ln55_28,
        zext_ln55_29,
        zext_ln55_30,
        zext_ln55_31,
        zext_ln55_32,
        zext_ln55_33,
        zext_ln55_34,
        zext_ln55_35,
        zext_ln55_36,
        zext_ln55_37,
        zext_ln55_38,
        zext_ln55_39,
        zext_ln55_40,
        zext_ln55_41,
        zext_ln55_42,
        zext_ln55_43,
        zext_ln55_44,
        zext_ln55_45,
        zext_ln55_46,
        zext_ln55_47,
        zext_ln55_48,
        zext_ln55_49,
        zext_ln55_50,
        zext_ln55_51,
        zext_ln55_52,
        zext_ln55_53,
        zext_ln55_54,
        zext_ln55_55,
        zext_ln55_56,
        layer2_output_address0,
        layer2_output_ce0,
        layer2_output_we0,
        layer2_output_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] zext_ln55;
input  [14:0] zext_ln55_1;
input  [14:0] zext_ln55_2;
input  [14:0] zext_ln55_3;
input  [14:0] zext_ln55_4;
input  [14:0] zext_ln55_5;
input  [14:0] zext_ln55_6;
input  [14:0] zext_ln55_7;
input  [14:0] zext_ln55_8;
input  [14:0] zext_ln55_9;
input  [14:0] zext_ln55_10;
input  [14:0] zext_ln55_11;
input  [14:0] zext_ln55_12;
input  [14:0] zext_ln55_13;
input  [14:0] zext_ln55_14;
input  [14:0] zext_ln55_15;
input  [14:0] zext_ln55_16;
input  [14:0] zext_ln55_17;
input  [14:0] zext_ln55_18;
input  [14:0] zext_ln55_19;
input  [14:0] zext_ln55_20;
input  [14:0] zext_ln55_21;
input  [14:0] zext_ln55_22;
input  [14:0] zext_ln55_23;
input  [14:0] zext_ln55_24;
input  [14:0] zext_ln55_25;
input  [14:0] zext_ln55_26;
input  [14:0] zext_ln55_27;
input  [14:0] zext_ln55_28;
input  [14:0] zext_ln55_29;
input  [14:0] zext_ln55_30;
input  [14:0] zext_ln55_31;
input  [14:0] zext_ln55_32;
input  [14:0] zext_ln55_33;
input  [14:0] zext_ln55_34;
input  [14:0] zext_ln55_35;
input  [14:0] zext_ln55_36;
input  [14:0] zext_ln55_37;
input  [14:0] zext_ln55_38;
input  [14:0] zext_ln55_39;
input  [14:0] zext_ln55_40;
input  [14:0] zext_ln55_41;
input  [14:0] zext_ln55_42;
input  [14:0] zext_ln55_43;
input  [14:0] zext_ln55_44;
input  [14:0] zext_ln55_45;
input  [14:0] zext_ln55_46;
input  [14:0] zext_ln55_47;
input  [14:0] zext_ln55_48;
input  [14:0] zext_ln55_49;
input  [14:0] zext_ln55_50;
input  [14:0] zext_ln55_51;
input  [14:0] zext_ln55_52;
input  [14:0] zext_ln55_53;
input  [14:0] zext_ln55_54;
input  [14:0] zext_ln55_55;
input  [14:0] zext_ln55_56;
output  [3:0] layer2_output_address0;
output   layer2_output_ce0;
output   layer2_output_we0;
output  [15:0] layer2_output_d0;

reg ap_idle;
reg layer2_output_ce0;
reg layer2_output_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_state49_pp0_stage0_iter48;
wire    ap_block_state50_pp0_stage0_iter49;
wire    ap_block_state51_pp0_stage0_iter50;
wire    ap_block_state52_pp0_stage0_iter51;
wire    ap_block_state53_pp0_stage0_iter52;
wire    ap_block_state54_pp0_stage0_iter53;
wire    ap_block_state55_pp0_stage0_iter54;
wire    ap_block_state56_pp0_stage0_iter55;
wire    ap_block_state57_pp0_stage0_iter56;
wire    ap_block_state58_pp0_stage0_iter57;
wire    ap_block_state59_pp0_stage0_iter58;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln52_fu_1619_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [3:0] layer2_weights_0_address0;
reg    layer2_weights_0_ce0;
wire   [10:0] layer2_weights_0_q0;
wire   [3:0] layer2_weights_1_address0;
reg    layer2_weights_1_ce0;
wire  signed [6:0] layer2_weights_1_q0;
wire   [3:0] layer2_weights_2_address0;
reg    layer2_weights_2_ce0;
wire  signed [9:0] layer2_weights_2_q0;
wire   [3:0] layer2_weights_3_address0;
reg    layer2_weights_3_ce0;
wire  signed [10:0] layer2_weights_3_q0;
wire   [3:0] layer2_weights_4_address0;
reg    layer2_weights_4_ce0;
wire  signed [9:0] layer2_weights_4_q0;
wire   [3:0] layer2_weights_5_address0;
reg    layer2_weights_5_ce0;
wire  signed [7:0] layer2_weights_5_q0;
wire   [3:0] layer2_weights_6_address0;
reg    layer2_weights_6_ce0;
wire  signed [8:0] layer2_weights_6_q0;
wire   [3:0] layer2_weights_7_address0;
reg    layer2_weights_7_ce0;
wire  signed [10:0] layer2_weights_7_q0;
wire   [3:0] layer2_weights_8_address0;
reg    layer2_weights_8_ce0;
wire   [10:0] layer2_weights_8_q0;
wire   [3:0] layer2_weights_9_address0;
reg    layer2_weights_9_ce0;
wire  signed [10:0] layer2_weights_9_q0;
wire   [3:0] layer2_weights_12_address0;
reg    layer2_weights_12_ce0;
wire  signed [11:0] layer2_weights_12_q0;
wire   [3:0] layer2_weights_13_address0;
reg    layer2_weights_13_ce0;
wire  signed [9:0] layer2_weights_13_q0;
wire   [3:0] layer2_weights_14_address0;
reg    layer2_weights_14_ce0;
wire  signed [10:0] layer2_weights_14_q0;
wire   [3:0] layer2_weights_15_address0;
reg    layer2_weights_15_ce0;
wire  signed [10:0] layer2_weights_15_q0;
wire   [3:0] layer2_weights_16_address0;
reg    layer2_weights_16_ce0;
wire  signed [10:0] layer2_weights_16_q0;
wire   [3:0] layer2_weights_18_address0;
reg    layer2_weights_18_ce0;
wire  signed [11:0] layer2_weights_18_q0;
wire   [3:0] layer2_weights_20_address0;
reg    layer2_weights_20_ce0;
wire  signed [9:0] layer2_weights_20_q0;
wire   [3:0] layer2_weights_21_address0;
reg    layer2_weights_21_ce0;
wire   [9:0] layer2_weights_21_q0;
wire   [3:0] layer2_weights_22_address0;
reg    layer2_weights_22_ce0;
wire  signed [5:0] layer2_weights_22_q0;
wire   [3:0] layer2_weights_23_address0;
reg    layer2_weights_23_ce0;
wire   [10:0] layer2_weights_23_q0;
wire   [3:0] layer2_weights_25_address0;
reg    layer2_weights_25_ce0;
wire  signed [10:0] layer2_weights_25_q0;
wire   [3:0] layer2_weights_26_address0;
reg    layer2_weights_26_ce0;
wire  signed [10:0] layer2_weights_26_q0;
wire   [3:0] layer2_weights_27_address0;
reg    layer2_weights_27_ce0;
wire  signed [7:0] layer2_weights_27_q0;
wire   [3:0] layer2_weights_28_address0;
reg    layer2_weights_28_ce0;
wire  signed [6:0] layer2_weights_28_q0;
wire   [3:0] layer2_weights_29_address0;
reg    layer2_weights_29_ce0;
wire  signed [10:0] layer2_weights_29_q0;
wire   [3:0] layer2_weights_30_address0;
reg    layer2_weights_30_ce0;
wire  signed [11:0] layer2_weights_30_q0;
wire   [3:0] layer2_weights_31_address0;
reg    layer2_weights_31_ce0;
wire  signed [7:0] layer2_weights_31_q0;
wire   [3:0] layer2_weights_32_address0;
reg    layer2_weights_32_ce0;
wire  signed [10:0] layer2_weights_32_q0;
wire   [3:0] layer2_weights_33_address0;
reg    layer2_weights_33_ce0;
wire  signed [11:0] layer2_weights_33_q0;
wire   [3:0] layer2_weights_34_address0;
reg    layer2_weights_34_ce0;
wire  signed [9:0] layer2_weights_34_q0;
wire   [3:0] layer2_weights_35_address0;
reg    layer2_weights_35_ce0;
wire   [8:0] layer2_weights_35_q0;
wire   [3:0] layer2_weights_36_address0;
reg    layer2_weights_36_ce0;
wire  signed [11:0] layer2_weights_36_q0;
wire   [3:0] layer2_weights_37_address0;
reg    layer2_weights_37_ce0;
wire  signed [12:0] layer2_weights_37_q0;
wire   [3:0] layer2_weights_38_address0;
reg    layer2_weights_38_ce0;
wire  signed [4:0] layer2_weights_38_q0;
wire   [3:0] layer2_weights_39_address0;
reg    layer2_weights_39_ce0;
wire  signed [10:0] layer2_weights_39_q0;
wire   [3:0] layer2_weights_40_address0;
reg    layer2_weights_40_ce0;
wire  signed [10:0] layer2_weights_40_q0;
wire   [3:0] layer2_weights_41_address0;
reg    layer2_weights_41_ce0;
wire  signed [10:0] layer2_weights_41_q0;
wire   [3:0] layer2_weights_42_address0;
reg    layer2_weights_42_ce0;
wire  signed [10:0] layer2_weights_42_q0;
wire   [3:0] layer2_weights_43_address0;
reg    layer2_weights_43_ce0;
wire  signed [11:0] layer2_weights_43_q0;
wire   [3:0] layer2_weights_44_address0;
reg    layer2_weights_44_ce0;
wire  signed [10:0] layer2_weights_44_q0;
wire   [3:0] layer2_weights_45_address0;
reg    layer2_weights_45_ce0;
wire  signed [11:0] layer2_weights_45_q0;
wire   [3:0] layer2_weights_46_address0;
reg    layer2_weights_46_ce0;
wire   [7:0] layer2_weights_46_q0;
wire   [3:0] layer2_weights_48_address0;
reg    layer2_weights_48_ce0;
wire   [7:0] layer2_weights_48_q0;
wire   [3:0] layer2_weights_49_address0;
reg    layer2_weights_49_ce0;
wire  signed [7:0] layer2_weights_49_q0;
wire   [3:0] layer2_weights_50_address0;
reg    layer2_weights_50_ce0;
wire   [6:0] layer2_weights_50_q0;
wire   [3:0] layer2_weights_51_address0;
reg    layer2_weights_51_ce0;
wire  signed [10:0] layer2_weights_51_q0;
wire   [3:0] layer2_weights_52_address0;
reg    layer2_weights_52_ce0;
wire  signed [9:0] layer2_weights_52_q0;
wire   [3:0] layer2_weights_53_address0;
reg    layer2_weights_53_ce0;
wire  signed [10:0] layer2_weights_53_q0;
wire   [3:0] layer2_weights_54_address0;
reg    layer2_weights_54_ce0;
wire  signed [7:0] layer2_weights_54_q0;
wire   [3:0] layer2_weights_55_address0;
reg    layer2_weights_55_ce0;
wire   [6:0] layer2_weights_55_q0;
wire   [3:0] layer2_weights_56_address0;
reg    layer2_weights_56_ce0;
wire  signed [10:0] layer2_weights_56_q0;
wire   [3:0] layer2_weights_57_address0;
reg    layer2_weights_57_ce0;
wire  signed [11:0] layer2_weights_57_q0;
wire   [3:0] layer2_weights_58_address0;
reg    layer2_weights_58_ce0;
wire  signed [10:0] layer2_weights_58_q0;
wire   [3:0] layer2_weights_59_address0;
reg    layer2_weights_59_ce0;
wire   [3:0] layer2_weights_59_q0;
wire   [3:0] layer2_weights_61_address0;
reg    layer2_weights_61_ce0;
wire  signed [10:0] layer2_weights_61_q0;
wire   [3:0] layer2_weights_62_address0;
reg    layer2_weights_62_ce0;
wire   [4:0] layer2_weights_62_q0;
wire   [3:0] layer2_weights_63_address0;
reg    layer2_weights_63_ce0;
wire  signed [9:0] layer2_weights_63_q0;
wire   [3:0] layer2_bias_address0;
reg    layer2_bias_ce0;
wire   [10:0] layer2_bias_q0;
wire   [23:0] zext_ln55_56_cast_fu_1383_p1;
reg   [23:0] zext_ln55_56_cast_reg_3317;
wire    ap_block_pp0_stage0_11001;
wire   [19:0] zext_ln55_55_cast_fu_1387_p1;
reg   [19:0] zext_ln55_55_cast_reg_3322;
wire   [23:0] zext_ln55_54_cast_fu_1391_p1;
reg   [23:0] zext_ln55_54_cast_reg_3327;
wire   [19:0] zext_ln55_53_cast_fu_1395_p1;
reg   [19:0] zext_ln55_53_cast_reg_3332;
wire   [23:0] zext_ln55_52_cast_fu_1399_p1;
reg   [23:0] zext_ln55_52_cast_reg_3337;
wire   [23:0] zext_ln55_51_cast_fu_1403_p1;
reg   [23:0] zext_ln55_51_cast_reg_3342;
wire   [23:0] zext_ln55_50_cast_fu_1407_p1;
reg   [23:0] zext_ln55_50_cast_reg_3347;
wire   [21:0] zext_ln55_49_cast_fu_1411_p1;
reg   [21:0] zext_ln55_49_cast_reg_3352;
wire   [22:0] zext_ln55_48_cast_fu_1415_p1;
reg   [22:0] zext_ln55_48_cast_reg_3357;
wire   [23:0] zext_ln55_47_cast_fu_1419_p1;
reg   [23:0] zext_ln55_47_cast_reg_3362;
wire   [23:0] zext_ln55_46_cast_fu_1423_p1;
reg   [23:0] zext_ln55_46_cast_reg_3367;
wire   [23:0] zext_ln55_45_cast_fu_1427_p1;
reg   [23:0] zext_ln55_45_cast_reg_3372;
wire   [21:0] zext_ln55_44_cast_fu_1431_p1;
reg   [21:0] zext_ln55_44_cast_reg_3377;
wire   [22:0] zext_ln55_43_cast_fu_1435_p1;
reg   [22:0] zext_ln55_43_cast_reg_3382;
wire   [23:0] zext_ln55_42_cast_fu_1439_p1;
reg   [23:0] zext_ln55_42_cast_reg_3387;
wire   [23:0] zext_ln55_41_cast_fu_1443_p1;
reg   [23:0] zext_ln55_41_cast_reg_3392;
wire   [23:0] zext_ln55_40_cast_fu_1447_p1;
reg   [23:0] zext_ln55_40_cast_reg_3397;
wire   [23:0] zext_ln55_39_cast_fu_1451_p1;
reg   [23:0] zext_ln55_39_cast_reg_3402;
wire   [23:0] zext_ln55_38_cast_fu_1455_p1;
reg   [23:0] zext_ln55_38_cast_reg_3407;
wire   [23:0] zext_ln55_37_cast_fu_1459_p1;
reg   [23:0] zext_ln55_37_cast_reg_3412;
wire   [23:0] zext_ln55_36_cast_fu_1463_p1;
reg   [23:0] zext_ln55_36_cast_reg_3417;
wire   [23:0] zext_ln55_35_cast_fu_1467_p1;
reg   [23:0] zext_ln55_35_cast_reg_3422;
wire   [23:0] zext_ln55_34_cast_fu_1471_p1;
reg   [23:0] zext_ln55_34_cast_reg_3427;
wire   [19:0] zext_ln55_33_cast_fu_1475_p1;
reg   [19:0] zext_ln55_33_cast_reg_3432;
wire   [23:0] zext_ln55_32_cast_fu_1479_p1;
reg   [23:0] zext_ln55_32_cast_reg_3437;
wire   [23:0] zext_ln55_31_cast_fu_1483_p1;
reg   [23:0] zext_ln55_31_cast_reg_3442;
wire   [23:0] zext_ln55_30_cast_fu_1487_p1;
reg   [23:0] zext_ln55_30_cast_reg_3447;
wire   [23:0] zext_ln55_29_cast_fu_1491_p1;
reg   [23:0] zext_ln55_29_cast_reg_3452;
wire   [23:0] zext_ln55_28_cast_fu_1495_p1;
reg   [23:0] zext_ln55_28_cast_reg_3457;
wire   [23:0] zext_ln55_27_cast_fu_1499_p1;
reg   [23:0] zext_ln55_27_cast_reg_3462;
wire   [22:0] zext_ln55_26_cast_fu_1503_p1;
reg   [22:0] zext_ln55_26_cast_reg_3467;
wire   [23:0] zext_ln55_25_cast_fu_1507_p1;
reg   [23:0] zext_ln55_25_cast_reg_3472;
wire   [23:0] zext_ln55_24_cast_fu_1511_p1;
reg   [23:0] zext_ln55_24_cast_reg_3477;
wire   [21:0] zext_ln55_23_cast_fu_1515_p1;
reg   [21:0] zext_ln55_23_cast_reg_3482;
wire   [22:0] zext_ln55_22_cast_fu_1519_p1;
reg   [22:0] zext_ln55_22_cast_reg_3487;
wire   [23:0] zext_ln55_21_cast_fu_1523_p1;
reg   [23:0] zext_ln55_21_cast_reg_3492;
wire   [23:0] zext_ln55_20_cast_fu_1527_p1;
reg   [23:0] zext_ln55_20_cast_reg_3497;
wire   [23:0] zext_ln55_19_cast_fu_1531_p1;
reg   [23:0] zext_ln55_19_cast_reg_3502;
wire   [20:0] zext_ln55_18_cast_fu_1535_p1;
reg   [20:0] zext_ln55_18_cast_reg_3507;
wire   [23:0] zext_ln55_17_cast_fu_1539_p1;
reg   [23:0] zext_ln55_17_cast_reg_3512;
wire   [23:0] zext_ln55_16_cast_fu_1543_p1;
reg   [23:0] zext_ln55_16_cast_reg_3517;
wire   [23:0] zext_ln55_15_cast_fu_1547_p1;
reg   [23:0] zext_ln55_15_cast_reg_3522;
wire   [23:0] zext_ln55_14_cast_fu_1551_p1;
reg   [23:0] zext_ln55_14_cast_reg_3527;
wire   [23:0] zext_ln55_13_cast_fu_1555_p1;
reg   [23:0] zext_ln55_13_cast_reg_3532;
wire   [23:0] zext_ln55_12_cast_fu_1559_p1;
reg   [23:0] zext_ln55_12_cast_reg_3537;
wire   [23:0] zext_ln55_11_cast_fu_1563_p1;
reg   [23:0] zext_ln55_11_cast_reg_3542;
wire   [23:0] zext_ln55_10_cast_fu_1567_p1;
reg   [23:0] zext_ln55_10_cast_reg_3547;
wire   [23:0] zext_ln55_9_cast_fu_1571_p1;
reg   [23:0] zext_ln55_9_cast_reg_3552;
wire   [23:0] zext_ln55_8_cast_fu_1575_p1;
reg   [23:0] zext_ln55_8_cast_reg_3557;
wire   [23:0] zext_ln55_7_cast_fu_1579_p1;
reg   [23:0] zext_ln55_7_cast_reg_3562;
wire   [23:0] zext_ln55_6_cast_fu_1583_p1;
reg   [23:0] zext_ln55_6_cast_reg_3567;
wire   [22:0] zext_ln55_5_cast_fu_1587_p1;
reg   [22:0] zext_ln55_5_cast_reg_3572;
wire   [23:0] zext_ln55_4_cast_fu_1591_p1;
reg   [23:0] zext_ln55_4_cast_reg_3577;
wire   [23:0] zext_ln55_3_cast_fu_1595_p1;
reg   [23:0] zext_ln55_3_cast_reg_3582;
wire   [23:0] zext_ln55_2_cast_fu_1599_p1;
reg   [23:0] zext_ln55_2_cast_reg_3587;
wire   [21:0] zext_ln55_1_cast_fu_1603_p1;
reg   [21:0] zext_ln55_1_cast_reg_3592;
wire   [23:0] zext_ln55_cast_fu_1607_p1;
reg   [23:0] zext_ln55_cast_reg_3597;
wire   [63:0] i_1_cast_fu_1631_p1;
reg   [63:0] i_1_cast_reg_3606;
reg   [63:0] i_1_cast_reg_3606_pp0_iter1_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter2_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter3_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter4_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter5_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter6_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter7_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter8_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter9_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter10_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter11_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter12_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter13_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter14_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter15_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter16_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter17_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter18_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter19_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter20_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter21_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter22_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter23_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter24_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter25_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter26_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter27_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter28_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter29_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter30_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter31_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter32_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter33_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter34_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter35_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter36_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter37_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter38_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter39_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter40_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter41_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter42_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter43_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter44_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter45_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter46_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter47_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter48_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter49_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter50_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter51_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter52_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter53_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter54_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter55_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter56_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter57_reg;
reg   [63:0] i_1_cast_reg_3606_pp0_iter58_reg;
reg  signed [10:0] layer2_weights_0_load_reg_3677;
reg   [15:0] tmp_s_reg_3692;
wire    ap_block_pp0_stage0;
reg   [3:0] i_fu_270;
wire   [3:0] add_ln52_fu_1625_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_1;
wire   [14:0] mul_ln55_fu_1649_p1;
wire   [23:0] mul_ln55_fu_1649_p2;
wire  signed [23:0] grp_fu_2862_p3;
wire   [15:0] tmp_1_fu_1679_p4;
wire  signed [23:0] tmp_2_fu_1700_p1;
wire   [23:0] grp_fu_2870_p3;
wire   [15:0] tmp_2_fu_1700_p4;
wire  signed [23:0] tmp_3_fu_1721_p1;
wire   [23:0] grp_fu_2878_p3;
wire   [15:0] tmp_3_fu_1721_p4;
wire  signed [23:0] tmp_4_fu_1742_p1;
wire   [23:0] grp_fu_2886_p3;
wire   [15:0] tmp_4_fu_1742_p4;
wire  signed [23:0] grp_fu_2894_p3;
wire   [15:0] tmp_5_fu_1763_p4;
wire  signed [23:0] tmp_6_fu_1784_p1;
wire   [23:0] grp_fu_2902_p3;
wire   [15:0] tmp_6_fu_1784_p4;
wire  signed [23:0] tmp_7_fu_1805_p1;
wire   [23:0] grp_fu_2910_p3;
wire   [15:0] tmp_7_fu_1805_p4;
wire   [23:0] grp_fu_2918_p3;
wire   [15:0] tmp_8_fu_1826_p4;
wire  signed [23:0] tmp_9_fu_1847_p1;
wire   [23:0] grp_fu_2926_p3;
wire   [15:0] tmp_9_fu_1847_p4;
wire  signed [23:0] tmp_10_fu_1868_p1;
wire   [23:0] grp_fu_2934_p3;
wire   [15:0] tmp_10_fu_1868_p4;
wire  signed [23:0] tmp_11_fu_1889_p1;
wire   [23:0] grp_fu_2942_p3;
wire   [15:0] tmp_11_fu_1889_p4;
wire  signed [23:0] tmp_12_fu_1910_p1;
wire   [23:0] grp_fu_2950_p3;
wire   [15:0] tmp_12_fu_1910_p4;
wire  signed [23:0] tmp_13_fu_1931_p1;
wire   [23:0] grp_fu_2958_p3;
wire   [15:0] tmp_13_fu_1931_p4;
wire  signed [23:0] tmp_14_fu_1952_p1;
wire   [23:0] grp_fu_2966_p3;
wire   [15:0] tmp_14_fu_1952_p4;
wire  signed [23:0] tmp_15_fu_1973_p1;
wire   [23:0] grp_fu_2974_p3;
wire   [15:0] tmp_15_fu_1973_p4;
wire  signed [23:0] tmp_16_fu_1994_p1;
wire   [23:0] grp_fu_2982_p3;
wire   [15:0] tmp_16_fu_1994_p4;
wire   [23:0] grp_fu_2990_p3;
wire   [15:0] tmp_17_fu_2015_p4;
wire  signed [23:0] grp_fu_2998_p3;
wire   [15:0] tmp_18_fu_2036_p4;
wire   [23:0] grp_fu_3006_p3;
wire   [15:0] tmp_19_fu_2057_p4;
wire  signed [23:0] tmp_20_fu_2078_p1;
wire   [23:0] grp_fu_3014_p3;
wire   [15:0] tmp_20_fu_2078_p4;
wire  signed [23:0] tmp_21_fu_2099_p1;
wire   [23:0] grp_fu_3022_p3;
wire   [15:0] tmp_21_fu_2099_p4;
wire  signed [23:0] grp_fu_3030_p3;
wire   [15:0] tmp_22_fu_2120_p4;
wire  signed [23:0] grp_fu_3038_p3;
wire   [15:0] tmp_23_fu_2141_p4;
wire  signed [23:0] tmp_24_fu_2162_p1;
wire   [23:0] grp_fu_3046_p3;
wire   [15:0] tmp_24_fu_2162_p4;
wire  signed [23:0] tmp_25_fu_2183_p1;
wire   [23:0] grp_fu_3054_p3;
wire   [15:0] tmp_25_fu_2183_p4;
wire  signed [23:0] grp_fu_3062_p3;
wire   [15:0] tmp_26_fu_2204_p4;
wire  signed [23:0] tmp_27_fu_2225_p1;
wire   [23:0] grp_fu_3070_p3;
wire   [15:0] tmp_27_fu_2225_p4;
wire  signed [9:0] sext_ln55_33_fu_2242_p1;
wire  signed [23:0] tmp_28_fu_2250_p1;
wire   [23:0] grp_fu_3078_p3;
wire   [15:0] tmp_28_fu_2250_p4;
wire  signed [23:0] tmp_29_fu_2271_p1;
wire   [23:0] grp_fu_3086_p3;
wire   [15:0] tmp_29_fu_2271_p4;
wire   [23:0] grp_fu_3094_p3;
wire   [15:0] tmp_30_fu_2292_p4;
wire  signed [23:0] tmp_31_fu_2313_p1;
wire   [23:0] grp_fu_3102_p3;
wire   [15:0] tmp_31_fu_2313_p4;
wire  signed [23:0] tmp_32_fu_2334_p1;
wire   [23:0] grp_fu_3110_p3;
wire   [15:0] tmp_32_fu_2334_p4;
wire  signed [23:0] grp_fu_3118_p3;
wire   [15:0] tmp_33_fu_2355_p4;
wire  signed [23:0] tmp_34_fu_2376_p1;
wire   [23:0] grp_fu_3126_p3;
wire   [15:0] tmp_34_fu_2376_p4;
wire  signed [23:0] tmp_35_fu_2397_p1;
wire   [23:0] grp_fu_3134_p3;
wire   [15:0] tmp_35_fu_2397_p4;
wire  signed [23:0] tmp_36_fu_2418_p1;
wire   [23:0] grp_fu_3142_p3;
wire   [15:0] tmp_36_fu_2418_p4;
wire  signed [23:0] tmp_37_fu_2439_p1;
wire   [23:0] grp_fu_3150_p3;
wire   [15:0] tmp_37_fu_2439_p4;
wire  signed [23:0] tmp_38_fu_2460_p1;
wire   [23:0] grp_fu_3158_p3;
wire   [15:0] tmp_38_fu_2460_p4;
wire  signed [8:0] sext_ln55_45_fu_2477_p1;
wire  signed [23:0] tmp_39_fu_2485_p1;
wire   [23:0] grp_fu_3166_p3;
wire   [15:0] tmp_39_fu_2485_p4;
wire  signed [8:0] sext_ln55_46_fu_2502_p1;
wire  signed [23:0] tmp_40_fu_2510_p1;
wire   [23:0] grp_fu_3174_p3;
wire   [15:0] tmp_40_fu_2510_p4;
wire   [23:0] grp_fu_3182_p3;
wire   [15:0] tmp_41_fu_2531_p4;
wire   [23:0] grp_fu_3190_p3;
wire   [15:0] tmp_42_fu_2552_p4;
wire  signed [23:0] grp_fu_3198_p3;
wire   [15:0] tmp_43_fu_2573_p4;
wire   [23:0] grp_fu_3206_p3;
wire   [15:0] tmp_44_fu_2594_p4;
wire  signed [23:0] tmp_45_fu_2615_p1;
wire   [23:0] grp_fu_3214_p3;
wire   [15:0] tmp_45_fu_2615_p4;
wire  signed [23:0] tmp_46_fu_2636_p1;
wire   [23:0] grp_fu_3222_p3;
wire   [15:0] tmp_46_fu_2636_p4;
wire  signed [23:0] tmp_47_fu_2657_p1;
wire   [23:0] grp_fu_3230_p3;
wire   [15:0] tmp_47_fu_2657_p4;
wire  signed [23:0] grp_fu_3238_p3;
wire   [15:0] tmp_48_fu_2678_p4;
wire   [23:0] grp_fu_3246_p3;
wire   [15:0] tmp_49_fu_2699_p4;
wire  signed [23:0] tmp_50_fu_2720_p1;
wire   [23:0] grp_fu_3254_p3;
wire   [15:0] tmp_50_fu_2720_p4;
wire  signed [4:0] sext_ln55_57_fu_2737_p1;
wire  signed [23:0] tmp_51_fu_2745_p1;
wire   [23:0] grp_fu_3262_p3;
wire   [15:0] tmp_51_fu_2745_p4;
wire  signed [23:0] tmp_52_fu_2766_p1;
wire   [23:0] grp_fu_3270_p3;
wire   [15:0] tmp_52_fu_2766_p4;
wire   [23:0] grp_fu_3278_p3;
wire   [15:0] tmp_53_fu_2787_p4;
wire  signed [23:0] tmp_54_fu_2808_p1;
wire   [23:0] grp_fu_3286_p3;
wire   [15:0] tmp_54_fu_2808_p4;
wire   [23:0] grp_fu_3294_p3;
wire   [15:0] tmp_55_fu_2825_p4;
wire  signed [23:0] trunc_ln55_s_fu_2842_p1;
wire   [23:0] grp_fu_3302_p3;
wire  signed [15:0] sext_ln57_fu_2851_p1;
wire   [15:0] trunc_ln55_s_fu_2842_p4;
wire   [14:0] grp_fu_2862_p1;
wire  signed [23:0] grp_fu_2862_p2;
wire   [14:0] grp_fu_2870_p1;
wire   [23:0] grp_fu_2870_p2;
wire   [14:0] grp_fu_2878_p1;
wire   [23:0] grp_fu_2878_p2;
wire   [14:0] grp_fu_2886_p1;
wire   [23:0] grp_fu_2886_p2;
wire   [14:0] grp_fu_2894_p1;
wire  signed [23:0] grp_fu_2894_p2;
wire   [14:0] grp_fu_2902_p1;
wire   [23:0] grp_fu_2902_p2;
wire   [14:0] grp_fu_2910_p1;
wire   [23:0] grp_fu_2910_p2;
wire   [10:0] grp_fu_2918_p0;
wire   [14:0] grp_fu_2918_p1;
wire   [23:0] grp_fu_2918_p2;
wire   [14:0] grp_fu_2926_p1;
wire   [23:0] grp_fu_2926_p2;
wire   [14:0] grp_fu_2934_p1;
wire   [23:0] grp_fu_2934_p2;
wire   [14:0] grp_fu_2942_p1;
wire   [23:0] grp_fu_2942_p2;
wire   [14:0] grp_fu_2950_p1;
wire   [23:0] grp_fu_2950_p2;
wire   [14:0] grp_fu_2958_p1;
wire   [23:0] grp_fu_2958_p2;
wire   [14:0] grp_fu_2966_p1;
wire   [23:0] grp_fu_2966_p2;
wire   [14:0] grp_fu_2974_p1;
wire   [23:0] grp_fu_2974_p2;
wire   [14:0] grp_fu_2982_p1;
wire   [23:0] grp_fu_2982_p2;
wire   [9:0] grp_fu_2990_p0;
wire   [14:0] grp_fu_2990_p1;
wire   [23:0] grp_fu_2990_p2;
wire   [14:0] grp_fu_2998_p1;
wire  signed [23:0] grp_fu_2998_p2;
wire   [10:0] grp_fu_3006_p0;
wire   [14:0] grp_fu_3006_p1;
wire   [23:0] grp_fu_3006_p2;
wire   [14:0] grp_fu_3014_p1;
wire   [23:0] grp_fu_3014_p2;
wire   [14:0] grp_fu_3022_p1;
wire   [23:0] grp_fu_3022_p2;
wire   [14:0] grp_fu_3030_p1;
wire  signed [23:0] grp_fu_3030_p2;
wire   [14:0] grp_fu_3038_p1;
wire  signed [23:0] grp_fu_3038_p2;
wire   [14:0] grp_fu_3046_p1;
wire   [23:0] grp_fu_3046_p2;
wire   [14:0] grp_fu_3054_p1;
wire   [23:0] grp_fu_3054_p2;
wire   [14:0] grp_fu_3062_p1;
wire  signed [23:0] grp_fu_3062_p2;
wire   [14:0] grp_fu_3070_p1;
wire   [23:0] grp_fu_3070_p2;
wire   [14:0] grp_fu_3078_p1;
wire   [23:0] grp_fu_3078_p2;
wire   [14:0] grp_fu_3086_p1;
wire   [23:0] grp_fu_3086_p2;
wire   [9:0] grp_fu_3094_p0;
wire   [14:0] grp_fu_3094_p1;
wire   [23:0] grp_fu_3094_p2;
wire   [14:0] grp_fu_3102_p1;
wire   [23:0] grp_fu_3102_p2;
wire   [14:0] grp_fu_3110_p1;
wire   [23:0] grp_fu_3110_p2;
wire   [14:0] grp_fu_3118_p1;
wire  signed [23:0] grp_fu_3118_p2;
wire   [14:0] grp_fu_3126_p1;
wire   [23:0] grp_fu_3126_p2;
wire   [14:0] grp_fu_3134_p1;
wire   [23:0] grp_fu_3134_p2;
wire   [14:0] grp_fu_3142_p1;
wire   [23:0] grp_fu_3142_p2;
wire   [14:0] grp_fu_3150_p1;
wire   [23:0] grp_fu_3150_p2;
wire   [14:0] grp_fu_3158_p1;
wire   [23:0] grp_fu_3158_p2;
wire   [14:0] grp_fu_3166_p1;
wire   [23:0] grp_fu_3166_p2;
wire   [14:0] grp_fu_3174_p1;
wire   [23:0] grp_fu_3174_p2;
wire   [8:0] grp_fu_3182_p0;
wire   [14:0] grp_fu_3182_p1;
wire   [23:0] grp_fu_3182_p2;
wire   [8:0] grp_fu_3190_p0;
wire   [14:0] grp_fu_3190_p1;
wire   [23:0] grp_fu_3190_p2;
wire   [14:0] grp_fu_3198_p1;
wire  signed [23:0] grp_fu_3198_p2;
wire   [6:0] grp_fu_3206_p0;
wire   [14:0] grp_fu_3206_p1;
wire   [23:0] grp_fu_3206_p2;
wire   [14:0] grp_fu_3214_p1;
wire   [23:0] grp_fu_3214_p2;
wire   [14:0] grp_fu_3222_p1;
wire   [23:0] grp_fu_3222_p2;
wire   [14:0] grp_fu_3230_p1;
wire   [23:0] grp_fu_3230_p2;
wire   [14:0] grp_fu_3238_p1;
wire  signed [23:0] grp_fu_3238_p2;
wire   [6:0] grp_fu_3246_p0;
wire   [14:0] grp_fu_3246_p1;
wire   [23:0] grp_fu_3246_p2;
wire   [14:0] grp_fu_3254_p1;
wire   [23:0] grp_fu_3254_p2;
wire   [14:0] grp_fu_3262_p1;
wire   [23:0] grp_fu_3262_p2;
wire   [14:0] grp_fu_3270_p1;
wire   [23:0] grp_fu_3270_p2;
wire   [4:0] grp_fu_3278_p0;
wire   [14:0] grp_fu_3278_p1;
wire   [23:0] grp_fu_3278_p2;
wire   [14:0] grp_fu_3286_p1;
wire   [23:0] grp_fu_3286_p2;
wire   [4:0] grp_fu_3294_p0;
wire   [14:0] grp_fu_3294_p1;
wire   [23:0] grp_fu_3294_p2;
wire   [14:0] grp_fu_3302_p1;
wire   [23:0] grp_fu_3302_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] grp_fu_2918_p00;
wire   [23:0] grp_fu_2990_p00;
wire   [23:0] grp_fu_3006_p00;
wire   [23:0] grp_fu_3094_p00;
wire   [23:0] grp_fu_3182_p00;
wire   [23:0] grp_fu_3190_p00;
wire   [21:0] grp_fu_3206_p00;
wire   [21:0] grp_fu_3246_p00;
wire   [19:0] grp_fu_3278_p00;
wire   [19:0] grp_fu_3294_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_done_reg = 1'b0;
end

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_0_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_0_address0),
    .ce0(layer2_weights_0_ce0),
    .q0(layer2_weights_0_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_1_address0),
    .ce0(layer2_weights_1_ce0),
    .q0(layer2_weights_1_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_2_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_2_address0),
    .ce0(layer2_weights_2_ce0),
    .q0(layer2_weights_2_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_3_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_3_address0),
    .ce0(layer2_weights_3_ce0),
    .q0(layer2_weights_3_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_4_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_4_address0),
    .ce0(layer2_weights_4_ce0),
    .q0(layer2_weights_4_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_5_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_5_address0),
    .ce0(layer2_weights_5_ce0),
    .q0(layer2_weights_5_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_6_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_6_address0),
    .ce0(layer2_weights_6_ce0),
    .q0(layer2_weights_6_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_7_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_7_address0),
    .ce0(layer2_weights_7_ce0),
    .q0(layer2_weights_7_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_8_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_8_address0),
    .ce0(layer2_weights_8_ce0),
    .q0(layer2_weights_8_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_9_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_9_address0),
    .ce0(layer2_weights_9_ce0),
    .q0(layer2_weights_9_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_12_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_12_address0),
    .ce0(layer2_weights_12_ce0),
    .q0(layer2_weights_12_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_13_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_13_address0),
    .ce0(layer2_weights_13_ce0),
    .q0(layer2_weights_13_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_14_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_14_address0),
    .ce0(layer2_weights_14_ce0),
    .q0(layer2_weights_14_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_15_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_15_address0),
    .ce0(layer2_weights_15_ce0),
    .q0(layer2_weights_15_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_16_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_16_address0),
    .ce0(layer2_weights_16_ce0),
    .q0(layer2_weights_16_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_18_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_18_address0),
    .ce0(layer2_weights_18_ce0),
    .q0(layer2_weights_18_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_20_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_20_address0),
    .ce0(layer2_weights_20_ce0),
    .q0(layer2_weights_20_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_21_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_21_address0),
    .ce0(layer2_weights_21_ce0),
    .q0(layer2_weights_21_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_22_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_22_address0),
    .ce0(layer2_weights_22_ce0),
    .q0(layer2_weights_22_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_23_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_23_address0),
    .ce0(layer2_weights_23_ce0),
    .q0(layer2_weights_23_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_25_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_25_address0),
    .ce0(layer2_weights_25_ce0),
    .q0(layer2_weights_25_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_26_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_26_address0),
    .ce0(layer2_weights_26_ce0),
    .q0(layer2_weights_26_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_27_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_27_address0),
    .ce0(layer2_weights_27_ce0),
    .q0(layer2_weights_27_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_28_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_28_address0),
    .ce0(layer2_weights_28_ce0),
    .q0(layer2_weights_28_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_29_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_29_address0),
    .ce0(layer2_weights_29_ce0),
    .q0(layer2_weights_29_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_30_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_30_address0),
    .ce0(layer2_weights_30_ce0),
    .q0(layer2_weights_30_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_31_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_31_address0),
    .ce0(layer2_weights_31_ce0),
    .q0(layer2_weights_31_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_32_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_32_address0),
    .ce0(layer2_weights_32_ce0),
    .q0(layer2_weights_32_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_33_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_33_address0),
    .ce0(layer2_weights_33_ce0),
    .q0(layer2_weights_33_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_34_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_34_address0),
    .ce0(layer2_weights_34_ce0),
    .q0(layer2_weights_34_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_35_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_35_address0),
    .ce0(layer2_weights_35_ce0),
    .q0(layer2_weights_35_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_36_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_36_address0),
    .ce0(layer2_weights_36_ce0),
    .q0(layer2_weights_36_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_37_ROM_AUTO_1R #(
    .DataWidth( 13 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_37_address0),
    .ce0(layer2_weights_37_ce0),
    .q0(layer2_weights_37_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_38_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_38_address0),
    .ce0(layer2_weights_38_ce0),
    .q0(layer2_weights_38_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_39_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_39_address0),
    .ce0(layer2_weights_39_ce0),
    .q0(layer2_weights_39_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_40_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_40_address0),
    .ce0(layer2_weights_40_ce0),
    .q0(layer2_weights_40_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_41_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_41_address0),
    .ce0(layer2_weights_41_ce0),
    .q0(layer2_weights_41_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_42_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_42_address0),
    .ce0(layer2_weights_42_ce0),
    .q0(layer2_weights_42_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_43_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_43_address0),
    .ce0(layer2_weights_43_ce0),
    .q0(layer2_weights_43_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_44_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_44_address0),
    .ce0(layer2_weights_44_ce0),
    .q0(layer2_weights_44_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_45_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_45_address0),
    .ce0(layer2_weights_45_ce0),
    .q0(layer2_weights_45_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_46_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_46_address0),
    .ce0(layer2_weights_46_ce0),
    .q0(layer2_weights_46_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_48_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_48_address0),
    .ce0(layer2_weights_48_ce0),
    .q0(layer2_weights_48_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_49_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_49_address0),
    .ce0(layer2_weights_49_ce0),
    .q0(layer2_weights_49_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_50_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_50_address0),
    .ce0(layer2_weights_50_ce0),
    .q0(layer2_weights_50_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_51_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_51_address0),
    .ce0(layer2_weights_51_ce0),
    .q0(layer2_weights_51_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_52_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_52_address0),
    .ce0(layer2_weights_52_ce0),
    .q0(layer2_weights_52_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_53_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_53_address0),
    .ce0(layer2_weights_53_ce0),
    .q0(layer2_weights_53_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_54_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_54_address0),
    .ce0(layer2_weights_54_ce0),
    .q0(layer2_weights_54_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_55_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_55_address0),
    .ce0(layer2_weights_55_ce0),
    .q0(layer2_weights_55_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_56_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_56_address0),
    .ce0(layer2_weights_56_ce0),
    .q0(layer2_weights_56_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_57_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_57_address0),
    .ce0(layer2_weights_57_ce0),
    .q0(layer2_weights_57_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_58_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_58_address0),
    .ce0(layer2_weights_58_ce0),
    .q0(layer2_weights_58_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_59_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_59_address0),
    .ce0(layer2_weights_59_ce0),
    .q0(layer2_weights_59_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_61_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_61_address0),
    .ce0(layer2_weights_61_ce0),
    .q0(layer2_weights_61_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_62_ROM_AUTO_1R #(
    .DataWidth( 5 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_62_address0),
    .ce0(layer2_weights_62_ce0),
    .q0(layer2_weights_62_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_weights_63_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_weights_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_weights_63_address0),
    .ce0(layer2_weights_63_ce0),
    .q0(layer2_weights_63_q0)
);

neural_network_neural_network_Pipeline_VITIS_LOOP_52_3_layer2_bias_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer2_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_bias_address0),
    .ce0(layer2_bias_ce0),
    .q0(layer2_bias_q0)
);

neural_network_mul_11s_15ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 24 ))
mul_11s_15ns_24_1_1_U139(
    .din0(layer2_weights_0_load_reg_3677),
    .din1(mul_ln55_fu_1649_p1),
    .dout(mul_ln55_fu_1649_p2)
);

neural_network_mac_muladd_7s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_7s_15ns_24s_24_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_1_q0),
    .din1(grp_fu_2862_p1),
    .din2(grp_fu_2862_p2),
    .ce(1'b1),
    .dout(grp_fu_2862_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_2_q0),
    .din1(grp_fu_2870_p1),
    .din2(grp_fu_2870_p2),
    .ce(1'b1),
    .dout(grp_fu_2870_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_3_q0),
    .din1(grp_fu_2878_p1),
    .din2(grp_fu_2878_p2),
    .ce(1'b1),
    .dout(grp_fu_2878_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_4_q0),
    .din1(grp_fu_2886_p1),
    .din2(grp_fu_2886_p2),
    .ce(1'b1),
    .dout(grp_fu_2886_p3)
);

neural_network_mac_muladd_8s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_8s_15ns_24s_24_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_5_q0),
    .din1(grp_fu_2894_p1),
    .din2(grp_fu_2894_p2),
    .ce(1'b1),
    .dout(grp_fu_2894_p3)
);

neural_network_mac_muladd_9s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_9s_15ns_24ns_24_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_6_q0),
    .din1(grp_fu_2902_p1),
    .din2(grp_fu_2902_p2),
    .ce(1'b1),
    .dout(grp_fu_2902_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_7_q0),
    .din1(grp_fu_2910_p1),
    .din2(grp_fu_2910_p2),
    .ce(1'b1),
    .dout(grp_fu_2910_p3)
);

neural_network_mac_muladd_11ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11ns_15ns_24ns_24_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2918_p0),
    .din1(grp_fu_2918_p1),
    .din2(grp_fu_2918_p2),
    .ce(1'b1),
    .dout(grp_fu_2918_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_9_q0),
    .din1(grp_fu_2926_p1),
    .din2(grp_fu_2926_p2),
    .ce(1'b1),
    .dout(grp_fu_2926_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_12_q0),
    .din1(grp_fu_2934_p1),
    .din2(grp_fu_2934_p2),
    .ce(1'b1),
    .dout(grp_fu_2934_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_13_q0),
    .din1(grp_fu_2942_p1),
    .din2(grp_fu_2942_p2),
    .ce(1'b1),
    .dout(grp_fu_2942_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_14_q0),
    .din1(grp_fu_2950_p1),
    .din2(grp_fu_2950_p2),
    .ce(1'b1),
    .dout(grp_fu_2950_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_15_q0),
    .din1(grp_fu_2958_p1),
    .din2(grp_fu_2958_p2),
    .ce(1'b1),
    .dout(grp_fu_2958_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_16_q0),
    .din1(grp_fu_2966_p1),
    .din2(grp_fu_2966_p2),
    .ce(1'b1),
    .dout(grp_fu_2966_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_18_q0),
    .din1(grp_fu_2974_p1),
    .din2(grp_fu_2974_p2),
    .ce(1'b1),
    .dout(grp_fu_2974_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_20_q0),
    .din1(grp_fu_2982_p1),
    .din2(grp_fu_2982_p2),
    .ce(1'b1),
    .dout(grp_fu_2982_p3)
);

neural_network_mac_muladd_10ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10ns_15ns_24ns_24_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2990_p0),
    .din1(grp_fu_2990_p1),
    .din2(grp_fu_2990_p2),
    .ce(1'b1),
    .dout(grp_fu_2990_p3)
);

neural_network_mac_muladd_6s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_6s_15ns_24s_24_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_22_q0),
    .din1(grp_fu_2998_p1),
    .din2(grp_fu_2998_p2),
    .ce(1'b1),
    .dout(grp_fu_2998_p3)
);

neural_network_mac_muladd_11ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11ns_15ns_24ns_24_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3006_p0),
    .din1(grp_fu_3006_p1),
    .din2(grp_fu_3006_p2),
    .ce(1'b1),
    .dout(grp_fu_3006_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_25_q0),
    .din1(grp_fu_3014_p1),
    .din2(grp_fu_3014_p2),
    .ce(1'b1),
    .dout(grp_fu_3014_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_26_q0),
    .din1(grp_fu_3022_p1),
    .din2(grp_fu_3022_p2),
    .ce(1'b1),
    .dout(grp_fu_3022_p3)
);

neural_network_mac_muladd_8s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_8s_15ns_24s_24_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_27_q0),
    .din1(grp_fu_3030_p1),
    .din2(grp_fu_3030_p2),
    .ce(1'b1),
    .dout(grp_fu_3030_p3)
);

neural_network_mac_muladd_7s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_7s_15ns_24s_24_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_28_q0),
    .din1(grp_fu_3038_p1),
    .din2(grp_fu_3038_p2),
    .ce(1'b1),
    .dout(grp_fu_3038_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_29_q0),
    .din1(grp_fu_3046_p1),
    .din2(grp_fu_3046_p2),
    .ce(1'b1),
    .dout(grp_fu_3046_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_30_q0),
    .din1(grp_fu_3054_p1),
    .din2(grp_fu_3054_p2),
    .ce(1'b1),
    .dout(grp_fu_3054_p3)
);

neural_network_mac_muladd_8s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_8s_15ns_24s_24_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_31_q0),
    .din1(grp_fu_3062_p1),
    .din2(grp_fu_3062_p2),
    .ce(1'b1),
    .dout(grp_fu_3062_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_32_q0),
    .din1(grp_fu_3070_p1),
    .din2(grp_fu_3070_p2),
    .ce(1'b1),
    .dout(grp_fu_3070_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_33_q0),
    .din1(grp_fu_3078_p1),
    .din2(grp_fu_3078_p2),
    .ce(1'b1),
    .dout(grp_fu_3078_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_34_q0),
    .din1(grp_fu_3086_p1),
    .din2(grp_fu_3086_p2),
    .ce(1'b1),
    .dout(grp_fu_3086_p3)
);

neural_network_mac_muladd_10ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10ns_15ns_24ns_24_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3094_p0),
    .din1(grp_fu_3094_p1),
    .din2(grp_fu_3094_p2),
    .ce(1'b1),
    .dout(grp_fu_3094_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_36_q0),
    .din1(grp_fu_3102_p1),
    .din2(grp_fu_3102_p2),
    .ce(1'b1),
    .dout(grp_fu_3102_p3)
);

neural_network_mac_muladd_13s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_13s_15ns_24ns_24_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_37_q0),
    .din1(grp_fu_3110_p1),
    .din2(grp_fu_3110_p2),
    .ce(1'b1),
    .dout(grp_fu_3110_p3)
);

neural_network_mac_muladd_5s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_5s_15ns_24s_24_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_38_q0),
    .din1(grp_fu_3118_p1),
    .din2(grp_fu_3118_p2),
    .ce(1'b1),
    .dout(grp_fu_3118_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_39_q0),
    .din1(grp_fu_3126_p1),
    .din2(grp_fu_3126_p2),
    .ce(1'b1),
    .dout(grp_fu_3126_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_40_q0),
    .din1(grp_fu_3134_p1),
    .din2(grp_fu_3134_p2),
    .ce(1'b1),
    .dout(grp_fu_3134_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_41_q0),
    .din1(grp_fu_3142_p1),
    .din2(grp_fu_3142_p2),
    .ce(1'b1),
    .dout(grp_fu_3142_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_42_q0),
    .din1(grp_fu_3150_p1),
    .din2(grp_fu_3150_p2),
    .ce(1'b1),
    .dout(grp_fu_3150_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_43_q0),
    .din1(grp_fu_3158_p1),
    .din2(grp_fu_3158_p2),
    .ce(1'b1),
    .dout(grp_fu_3158_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_44_q0),
    .din1(grp_fu_3166_p1),
    .din2(grp_fu_3166_p2),
    .ce(1'b1),
    .dout(grp_fu_3166_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_45_q0),
    .din1(grp_fu_3174_p1),
    .din2(grp_fu_3174_p2),
    .ce(1'b1),
    .dout(grp_fu_3174_p3)
);

neural_network_mac_muladd_9ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_9ns_15ns_24ns_24_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3182_p0),
    .din1(grp_fu_3182_p1),
    .din2(grp_fu_3182_p2),
    .ce(1'b1),
    .dout(grp_fu_3182_p3)
);

neural_network_mac_muladd_9ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_9ns_15ns_24ns_24_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3190_p0),
    .din1(grp_fu_3190_p1),
    .din2(grp_fu_3190_p2),
    .ce(1'b1),
    .dout(grp_fu_3190_p3)
);

neural_network_mac_muladd_8s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_8s_15ns_24s_24_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_49_q0),
    .din1(grp_fu_3198_p1),
    .din2(grp_fu_3198_p2),
    .ce(1'b1),
    .dout(grp_fu_3198_p3)
);

neural_network_mac_muladd_7ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_7ns_15ns_24ns_24_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3206_p0),
    .din1(grp_fu_3206_p1),
    .din2(grp_fu_3206_p2),
    .ce(1'b1),
    .dout(grp_fu_3206_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_51_q0),
    .din1(grp_fu_3214_p1),
    .din2(grp_fu_3214_p2),
    .ce(1'b1),
    .dout(grp_fu_3214_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_52_q0),
    .din1(grp_fu_3222_p1),
    .din2(grp_fu_3222_p2),
    .ce(1'b1),
    .dout(grp_fu_3222_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_53_q0),
    .din1(grp_fu_3230_p1),
    .din2(grp_fu_3230_p2),
    .ce(1'b1),
    .dout(grp_fu_3230_p3)
);

neural_network_mac_muladd_8s_15ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_8s_15ns_24s_24_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_54_q0),
    .din1(grp_fu_3238_p1),
    .din2(grp_fu_3238_p2),
    .ce(1'b1),
    .dout(grp_fu_3238_p3)
);

neural_network_mac_muladd_7ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_7ns_15ns_24ns_24_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3246_p0),
    .din1(grp_fu_3246_p1),
    .din2(grp_fu_3246_p2),
    .ce(1'b1),
    .dout(grp_fu_3246_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_56_q0),
    .din1(grp_fu_3254_p1),
    .din2(grp_fu_3254_p2),
    .ce(1'b1),
    .dout(grp_fu_3254_p3)
);

neural_network_mac_muladd_12s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_12s_15ns_24ns_24_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_57_q0),
    .din1(grp_fu_3262_p1),
    .din2(grp_fu_3262_p2),
    .ce(1'b1),
    .dout(grp_fu_3262_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_58_q0),
    .din1(grp_fu_3270_p1),
    .din2(grp_fu_3270_p2),
    .ce(1'b1),
    .dout(grp_fu_3270_p3)
);

neural_network_mac_muladd_5ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_5ns_15ns_24ns_24_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3278_p0),
    .din1(grp_fu_3278_p1),
    .din2(grp_fu_3278_p2),
    .ce(1'b1),
    .dout(grp_fu_3278_p3)
);

neural_network_mac_muladd_11s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_11s_15ns_24ns_24_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_61_q0),
    .din1(grp_fu_3286_p1),
    .din2(grp_fu_3286_p2),
    .ce(1'b1),
    .dout(grp_fu_3286_p3)
);

neural_network_mac_muladd_5ns_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_5ns_15ns_24ns_24_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3294_p0),
    .din1(grp_fu_3294_p1),
    .din2(grp_fu_3294_p2),
    .ce(1'b1),
    .dout(grp_fu_3294_p3)
);

neural_network_mac_muladd_10s_15ns_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_10s_15ns_24ns_24_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(layer2_weights_63_q0),
    .din1(grp_fu_3302_p1),
    .din2(grp_fu_3302_p2),
    .ce(1'b1),
    .dout(grp_fu_3302_p3)
);

neural_network_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter58_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln52_fu_1619_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_270 <= add_ln52_fu_1625_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_270 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        i_1_cast_reg_3606_pp0_iter10_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter9_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter11_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter10_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter12_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter11_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter13_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter12_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter14_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter13_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter15_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter14_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter16_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter15_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter17_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter16_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter18_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter17_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter19_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter18_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter20_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter19_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter21_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter20_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter22_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter21_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter23_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter22_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter24_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter23_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter25_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter24_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter26_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter25_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter27_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter26_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter28_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter27_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter29_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter28_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter2_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter1_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter30_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter29_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter31_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter30_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter32_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter31_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter33_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter32_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter34_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter33_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter35_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter34_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter36_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter35_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter37_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter36_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter38_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter37_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter39_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter38_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter3_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter2_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter40_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter39_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter41_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter40_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter42_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter41_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter43_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter42_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter44_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter43_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter45_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter44_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter46_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter45_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter47_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter46_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter48_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter47_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter49_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter48_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter4_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter3_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter50_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter49_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter51_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter50_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter52_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter51_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter53_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter52_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter54_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter53_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter55_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter54_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter56_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter55_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter57_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter56_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter58_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter57_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter5_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter4_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter6_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter5_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter7_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter6_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter8_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter7_reg[3 : 0];
        i_1_cast_reg_3606_pp0_iter9_reg[3 : 0] <= i_1_cast_reg_3606_pp0_iter8_reg[3 : 0];
        tmp_s_reg_3692 <= {{mul_ln55_fu_1649_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_1_cast_reg_3606_pp0_iter1_reg[3 : 0] <= i_1_cast_reg_3606[3 : 0];
        layer2_weights_0_load_reg_3677 <= layer2_weights_0_q0;
        zext_ln55_10_cast_reg_3547[14 : 0] <= zext_ln55_10_cast_fu_1567_p1[14 : 0];
        zext_ln55_11_cast_reg_3542[14 : 0] <= zext_ln55_11_cast_fu_1563_p1[14 : 0];
        zext_ln55_12_cast_reg_3537[14 : 0] <= zext_ln55_12_cast_fu_1559_p1[14 : 0];
        zext_ln55_13_cast_reg_3532[14 : 0] <= zext_ln55_13_cast_fu_1555_p1[14 : 0];
        zext_ln55_14_cast_reg_3527[14 : 0] <= zext_ln55_14_cast_fu_1551_p1[14 : 0];
        zext_ln55_15_cast_reg_3522[14 : 0] <= zext_ln55_15_cast_fu_1547_p1[14 : 0];
        zext_ln55_16_cast_reg_3517[14 : 0] <= zext_ln55_16_cast_fu_1543_p1[14 : 0];
        zext_ln55_17_cast_reg_3512[14 : 0] <= zext_ln55_17_cast_fu_1539_p1[14 : 0];
        zext_ln55_18_cast_reg_3507[14 : 0] <= zext_ln55_18_cast_fu_1535_p1[14 : 0];
        zext_ln55_19_cast_reg_3502[14 : 0] <= zext_ln55_19_cast_fu_1531_p1[14 : 0];
        zext_ln55_1_cast_reg_3592[14 : 0] <= zext_ln55_1_cast_fu_1603_p1[14 : 0];
        zext_ln55_20_cast_reg_3497[14 : 0] <= zext_ln55_20_cast_fu_1527_p1[14 : 0];
        zext_ln55_21_cast_reg_3492[14 : 0] <= zext_ln55_21_cast_fu_1523_p1[14 : 0];
        zext_ln55_22_cast_reg_3487[14 : 0] <= zext_ln55_22_cast_fu_1519_p1[14 : 0];
        zext_ln55_23_cast_reg_3482[14 : 0] <= zext_ln55_23_cast_fu_1515_p1[14 : 0];
        zext_ln55_24_cast_reg_3477[14 : 0] <= zext_ln55_24_cast_fu_1511_p1[14 : 0];
        zext_ln55_25_cast_reg_3472[14 : 0] <= zext_ln55_25_cast_fu_1507_p1[14 : 0];
        zext_ln55_26_cast_reg_3467[14 : 0] <= zext_ln55_26_cast_fu_1503_p1[14 : 0];
        zext_ln55_27_cast_reg_3462[14 : 0] <= zext_ln55_27_cast_fu_1499_p1[14 : 0];
        zext_ln55_28_cast_reg_3457[14 : 0] <= zext_ln55_28_cast_fu_1495_p1[14 : 0];
        zext_ln55_29_cast_reg_3452[14 : 0] <= zext_ln55_29_cast_fu_1491_p1[14 : 0];
        zext_ln55_2_cast_reg_3587[14 : 0] <= zext_ln55_2_cast_fu_1599_p1[14 : 0];
        zext_ln55_30_cast_reg_3447[14 : 0] <= zext_ln55_30_cast_fu_1487_p1[14 : 0];
        zext_ln55_31_cast_reg_3442[14 : 0] <= zext_ln55_31_cast_fu_1483_p1[14 : 0];
        zext_ln55_32_cast_reg_3437[14 : 0] <= zext_ln55_32_cast_fu_1479_p1[14 : 0];
        zext_ln55_33_cast_reg_3432[14 : 0] <= zext_ln55_33_cast_fu_1475_p1[14 : 0];
        zext_ln55_34_cast_reg_3427[14 : 0] <= zext_ln55_34_cast_fu_1471_p1[14 : 0];
        zext_ln55_35_cast_reg_3422[14 : 0] <= zext_ln55_35_cast_fu_1467_p1[14 : 0];
        zext_ln55_36_cast_reg_3417[14 : 0] <= zext_ln55_36_cast_fu_1463_p1[14 : 0];
        zext_ln55_37_cast_reg_3412[14 : 0] <= zext_ln55_37_cast_fu_1459_p1[14 : 0];
        zext_ln55_38_cast_reg_3407[14 : 0] <= zext_ln55_38_cast_fu_1455_p1[14 : 0];
        zext_ln55_39_cast_reg_3402[14 : 0] <= zext_ln55_39_cast_fu_1451_p1[14 : 0];
        zext_ln55_3_cast_reg_3582[14 : 0] <= zext_ln55_3_cast_fu_1595_p1[14 : 0];
        zext_ln55_40_cast_reg_3397[14 : 0] <= zext_ln55_40_cast_fu_1447_p1[14 : 0];
        zext_ln55_41_cast_reg_3392[14 : 0] <= zext_ln55_41_cast_fu_1443_p1[14 : 0];
        zext_ln55_42_cast_reg_3387[14 : 0] <= zext_ln55_42_cast_fu_1439_p1[14 : 0];
        zext_ln55_43_cast_reg_3382[14 : 0] <= zext_ln55_43_cast_fu_1435_p1[14 : 0];
        zext_ln55_44_cast_reg_3377[14 : 0] <= zext_ln55_44_cast_fu_1431_p1[14 : 0];
        zext_ln55_45_cast_reg_3372[14 : 0] <= zext_ln55_45_cast_fu_1427_p1[14 : 0];
        zext_ln55_46_cast_reg_3367[14 : 0] <= zext_ln55_46_cast_fu_1423_p1[14 : 0];
        zext_ln55_47_cast_reg_3362[14 : 0] <= zext_ln55_47_cast_fu_1419_p1[14 : 0];
        zext_ln55_48_cast_reg_3357[14 : 0] <= zext_ln55_48_cast_fu_1415_p1[14 : 0];
        zext_ln55_49_cast_reg_3352[14 : 0] <= zext_ln55_49_cast_fu_1411_p1[14 : 0];
        zext_ln55_4_cast_reg_3577[14 : 0] <= zext_ln55_4_cast_fu_1591_p1[14 : 0];
        zext_ln55_50_cast_reg_3347[14 : 0] <= zext_ln55_50_cast_fu_1407_p1[14 : 0];
        zext_ln55_51_cast_reg_3342[14 : 0] <= zext_ln55_51_cast_fu_1403_p1[14 : 0];
        zext_ln55_52_cast_reg_3337[14 : 0] <= zext_ln55_52_cast_fu_1399_p1[14 : 0];
        zext_ln55_53_cast_reg_3332[14 : 0] <= zext_ln55_53_cast_fu_1395_p1[14 : 0];
        zext_ln55_54_cast_reg_3327[14 : 0] <= zext_ln55_54_cast_fu_1391_p1[14 : 0];
        zext_ln55_55_cast_reg_3322[14 : 0] <= zext_ln55_55_cast_fu_1387_p1[14 : 0];
        zext_ln55_56_cast_reg_3317[14 : 0] <= zext_ln55_56_cast_fu_1383_p1[14 : 0];
        zext_ln55_5_cast_reg_3572[14 : 0] <= zext_ln55_5_cast_fu_1587_p1[14 : 0];
        zext_ln55_6_cast_reg_3567[14 : 0] <= zext_ln55_6_cast_fu_1583_p1[14 : 0];
        zext_ln55_7_cast_reg_3562[14 : 0] <= zext_ln55_7_cast_fu_1579_p1[14 : 0];
        zext_ln55_8_cast_reg_3557[14 : 0] <= zext_ln55_8_cast_fu_1575_p1[14 : 0];
        zext_ln55_9_cast_reg_3552[14 : 0] <= zext_ln55_9_cast_fu_1571_p1[14 : 0];
        zext_ln55_cast_reg_3597[14 : 0] <= zext_ln55_cast_fu_1607_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln52_fu_1619_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_cast_reg_3606[3 : 0] <= i_1_cast_fu_1631_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln52_fu_1619_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter58_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) 
    & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 
    == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_270;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter58 == 1'b1))) begin
        layer2_bias_ce0 = 1'b1;
    end else begin
        layer2_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        layer2_output_ce0 = 1'b1;
    end else begin
        layer2_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        layer2_output_we0 = 1'b1;
    end else begin
        layer2_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_weights_0_ce0 = 1'b1;
    end else begin
        layer2_weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_12_ce0 = 1'b1;
    end else begin
        layer2_weights_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_13_ce0 = 1'b1;
    end else begin
        layer2_weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_14_ce0 = 1'b1;
    end else begin
        layer2_weights_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_15_ce0 = 1'b1;
    end else begin
        layer2_weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_16_ce0 = 1'b1;
    end else begin
        layer2_weights_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_18_ce0 = 1'b1;
    end else begin
        layer2_weights_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_weights_1_ce0 = 1'b1;
    end else begin
        layer2_weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_20_ce0 = 1'b1;
    end else begin
        layer2_weights_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_21_ce0 = 1'b1;
    end else begin
        layer2_weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_22_ce0 = 1'b1;
    end else begin
        layer2_weights_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_23_ce0 = 1'b1;
    end else begin
        layer2_weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_25_ce0 = 1'b1;
    end else begin
        layer2_weights_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_26_ce0 = 1'b1;
    end else begin
        layer2_weights_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_27_ce0 = 1'b1;
    end else begin
        layer2_weights_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_28_ce0 = 1'b1;
    end else begin
        layer2_weights_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_29_ce0 = 1'b1;
    end else begin
        layer2_weights_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_weights_2_ce0 = 1'b1;
    end else begin
        layer2_weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_30_ce0 = 1'b1;
    end else begin
        layer2_weights_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_31_ce0 = 1'b1;
    end else begin
        layer2_weights_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_32_ce0 = 1'b1;
    end else begin
        layer2_weights_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        layer2_weights_33_ce0 = 1'b1;
    end else begin
        layer2_weights_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        layer2_weights_34_ce0 = 1'b1;
    end else begin
        layer2_weights_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        layer2_weights_35_ce0 = 1'b1;
    end else begin
        layer2_weights_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        layer2_weights_36_ce0 = 1'b1;
    end else begin
        layer2_weights_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        layer2_weights_37_ce0 = 1'b1;
    end else begin
        layer2_weights_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        layer2_weights_38_ce0 = 1'b1;
    end else begin
        layer2_weights_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        layer2_weights_39_ce0 = 1'b1;
    end else begin
        layer2_weights_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_weights_3_ce0 = 1'b1;
    end else begin
        layer2_weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        layer2_weights_40_ce0 = 1'b1;
    end else begin
        layer2_weights_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        layer2_weights_41_ce0 = 1'b1;
    end else begin
        layer2_weights_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        layer2_weights_42_ce0 = 1'b1;
    end else begin
        layer2_weights_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter37 == 1'b1))) begin
        layer2_weights_43_ce0 = 1'b1;
    end else begin
        layer2_weights_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        layer2_weights_44_ce0 = 1'b1;
    end else begin
        layer2_weights_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        layer2_weights_45_ce0 = 1'b1;
    end else begin
        layer2_weights_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter40 == 1'b1))) begin
        layer2_weights_46_ce0 = 1'b1;
    end else begin
        layer2_weights_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter41 == 1'b1))) begin
        layer2_weights_48_ce0 = 1'b1;
    end else begin
        layer2_weights_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter42 == 1'b1))) begin
        layer2_weights_49_ce0 = 1'b1;
    end else begin
        layer2_weights_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_4_ce0 = 1'b1;
    end else begin
        layer2_weights_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter43 == 1'b1))) begin
        layer2_weights_50_ce0 = 1'b1;
    end else begin
        layer2_weights_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter44 == 1'b1))) begin
        layer2_weights_51_ce0 = 1'b1;
    end else begin
        layer2_weights_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter45 == 1'b1))) begin
        layer2_weights_52_ce0 = 1'b1;
    end else begin
        layer2_weights_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        layer2_weights_53_ce0 = 1'b1;
    end else begin
        layer2_weights_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter47 == 1'b1))) begin
        layer2_weights_54_ce0 = 1'b1;
    end else begin
        layer2_weights_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter48 == 1'b1))) begin
        layer2_weights_55_ce0 = 1'b1;
    end else begin
        layer2_weights_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter49 == 1'b1))) begin
        layer2_weights_56_ce0 = 1'b1;
    end else begin
        layer2_weights_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter50 == 1'b1))) begin
        layer2_weights_57_ce0 = 1'b1;
    end else begin
        layer2_weights_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter51 == 1'b1))) begin
        layer2_weights_58_ce0 = 1'b1;
    end else begin
        layer2_weights_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter52 == 1'b1))) begin
        layer2_weights_59_ce0 = 1'b1;
    end else begin
        layer2_weights_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_5_ce0 = 1'b1;
    end else begin
        layer2_weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter53 == 1'b1))) begin
        layer2_weights_61_ce0 = 1'b1;
    end else begin
        layer2_weights_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter54 == 1'b1))) begin
        layer2_weights_62_ce0 = 1'b1;
    end else begin
        layer2_weights_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter55 == 1'b1))) begin
        layer2_weights_63_ce0 = 1'b1;
    end else begin
        layer2_weights_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_6_ce0 = 1'b1;
    end else begin
        layer2_weights_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_7_ce0 = 1'b1;
    end else begin
        layer2_weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_8_ce0 = 1'b1;
    end else begin
        layer2_weights_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        layer2_weights_9_ce0 = 1'b1;
    end else begin
        layer2_weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln52_fu_1625_p2 = (ap_sig_allocacmp_i_1 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_2862_p1 = zext_ln55_1_cast_reg_3592;

assign grp_fu_2862_p2 = {{tmp_s_reg_3692}, {8'd0}};

assign grp_fu_2870_p1 = zext_ln55_2_cast_reg_3587;

assign grp_fu_2870_p2 = {{tmp_1_fu_1679_p4}, {8'd0}};

assign grp_fu_2878_p1 = zext_ln55_3_cast_reg_3582;

assign grp_fu_2878_p2 = {{tmp_2_fu_1700_p4}, {8'd0}};

assign grp_fu_2886_p1 = zext_ln55_4_cast_reg_3577;

assign grp_fu_2886_p2 = {{tmp_3_fu_1721_p4}, {8'd0}};

assign grp_fu_2894_p1 = zext_ln55_5_cast_reg_3572;

assign grp_fu_2894_p2 = {{tmp_4_fu_1742_p4}, {8'd0}};

assign grp_fu_2902_p1 = zext_ln55_6_cast_reg_3567;

assign grp_fu_2902_p2 = {{tmp_5_fu_1763_p4}, {8'd0}};

assign grp_fu_2910_p1 = zext_ln55_7_cast_reg_3562;

assign grp_fu_2910_p2 = {{tmp_6_fu_1784_p4}, {8'd0}};

assign grp_fu_2918_p0 = grp_fu_2918_p00;

assign grp_fu_2918_p00 = layer2_weights_8_q0;

assign grp_fu_2918_p1 = zext_ln55_8_cast_reg_3557;

assign grp_fu_2918_p2 = {{tmp_7_fu_1805_p4}, {8'd0}};

assign grp_fu_2926_p1 = zext_ln55_9_cast_reg_3552;

assign grp_fu_2926_p2 = {{tmp_8_fu_1826_p4}, {8'd0}};

assign grp_fu_2934_p1 = zext_ln55_10_cast_reg_3547;

assign grp_fu_2934_p2 = {{tmp_9_fu_1847_p4}, {8'd0}};

assign grp_fu_2942_p1 = zext_ln55_11_cast_reg_3542;

assign grp_fu_2942_p2 = {{tmp_10_fu_1868_p4}, {8'd0}};

assign grp_fu_2950_p1 = zext_ln55_12_cast_reg_3537;

assign grp_fu_2950_p2 = {{tmp_11_fu_1889_p4}, {8'd0}};

assign grp_fu_2958_p1 = zext_ln55_13_cast_reg_3532;

assign grp_fu_2958_p2 = {{tmp_12_fu_1910_p4}, {8'd0}};

assign grp_fu_2966_p1 = zext_ln55_14_cast_reg_3527;

assign grp_fu_2966_p2 = {{tmp_13_fu_1931_p4}, {8'd0}};

assign grp_fu_2974_p1 = zext_ln55_15_cast_reg_3522;

assign grp_fu_2974_p2 = {{tmp_14_fu_1952_p4}, {8'd0}};

assign grp_fu_2982_p1 = zext_ln55_16_cast_reg_3517;

assign grp_fu_2982_p2 = {{tmp_15_fu_1973_p4}, {8'd0}};

assign grp_fu_2990_p0 = grp_fu_2990_p00;

assign grp_fu_2990_p00 = layer2_weights_21_q0;

assign grp_fu_2990_p1 = zext_ln55_17_cast_reg_3512;

assign grp_fu_2990_p2 = {{tmp_16_fu_1994_p4}, {8'd0}};

assign grp_fu_2998_p1 = zext_ln55_18_cast_reg_3507;

assign grp_fu_2998_p2 = {{tmp_17_fu_2015_p4}, {8'd0}};

assign grp_fu_3006_p0 = grp_fu_3006_p00;

assign grp_fu_3006_p00 = layer2_weights_23_q0;

assign grp_fu_3006_p1 = zext_ln55_19_cast_reg_3502;

assign grp_fu_3006_p2 = {{tmp_18_fu_2036_p4}, {8'd0}};

assign grp_fu_3014_p1 = zext_ln55_20_cast_reg_3497;

assign grp_fu_3014_p2 = {{tmp_19_fu_2057_p4}, {8'd0}};

assign grp_fu_3022_p1 = zext_ln55_21_cast_reg_3492;

assign grp_fu_3022_p2 = {{tmp_20_fu_2078_p4}, {8'd0}};

assign grp_fu_3030_p1 = zext_ln55_22_cast_reg_3487;

assign grp_fu_3030_p2 = {{tmp_21_fu_2099_p4}, {8'd0}};

assign grp_fu_3038_p1 = zext_ln55_23_cast_reg_3482;

assign grp_fu_3038_p2 = {{tmp_22_fu_2120_p4}, {8'd0}};

assign grp_fu_3046_p1 = zext_ln55_24_cast_reg_3477;

assign grp_fu_3046_p2 = {{tmp_23_fu_2141_p4}, {8'd0}};

assign grp_fu_3054_p1 = zext_ln55_25_cast_reg_3472;

assign grp_fu_3054_p2 = {{tmp_24_fu_2162_p4}, {8'd0}};

assign grp_fu_3062_p1 = zext_ln55_26_cast_reg_3467;

assign grp_fu_3062_p2 = {{tmp_25_fu_2183_p4}, {8'd0}};

assign grp_fu_3070_p1 = zext_ln55_27_cast_reg_3462;

assign grp_fu_3070_p2 = {{tmp_26_fu_2204_p4}, {8'd0}};

assign grp_fu_3078_p1 = zext_ln55_28_cast_reg_3457;

assign grp_fu_3078_p2 = {{tmp_27_fu_2225_p4}, {8'd0}};

assign grp_fu_3086_p1 = zext_ln55_29_cast_reg_3452;

assign grp_fu_3086_p2 = {{tmp_28_fu_2250_p4}, {8'd0}};

assign grp_fu_3094_p0 = grp_fu_3094_p00;

assign grp_fu_3094_p00 = $unsigned(sext_ln55_33_fu_2242_p1);

assign grp_fu_3094_p1 = zext_ln55_30_cast_reg_3447;

assign grp_fu_3094_p2 = {{tmp_29_fu_2271_p4}, {8'd0}};

assign grp_fu_3102_p1 = zext_ln55_31_cast_reg_3442;

assign grp_fu_3102_p2 = {{tmp_30_fu_2292_p4}, {8'd0}};

assign grp_fu_3110_p1 = zext_ln55_32_cast_reg_3437;

assign grp_fu_3110_p2 = {{tmp_31_fu_2313_p4}, {8'd0}};

assign grp_fu_3118_p1 = zext_ln55_33_cast_reg_3432;

assign grp_fu_3118_p2 = {{tmp_32_fu_2334_p4}, {8'd0}};

assign grp_fu_3126_p1 = zext_ln55_34_cast_reg_3427;

assign grp_fu_3126_p2 = {{tmp_33_fu_2355_p4}, {8'd0}};

assign grp_fu_3134_p1 = zext_ln55_35_cast_reg_3422;

assign grp_fu_3134_p2 = {{tmp_34_fu_2376_p4}, {8'd0}};

assign grp_fu_3142_p1 = zext_ln55_36_cast_reg_3417;

assign grp_fu_3142_p2 = {{tmp_35_fu_2397_p4}, {8'd0}};

assign grp_fu_3150_p1 = zext_ln55_37_cast_reg_3412;

assign grp_fu_3150_p2 = {{tmp_36_fu_2418_p4}, {8'd0}};

assign grp_fu_3158_p1 = zext_ln55_38_cast_reg_3407;

assign grp_fu_3158_p2 = {{tmp_37_fu_2439_p4}, {8'd0}};

assign grp_fu_3166_p1 = zext_ln55_39_cast_reg_3402;

assign grp_fu_3166_p2 = {{tmp_38_fu_2460_p4}, {8'd0}};

assign grp_fu_3174_p1 = zext_ln55_40_cast_reg_3397;

assign grp_fu_3174_p2 = {{tmp_39_fu_2485_p4}, {8'd0}};

assign grp_fu_3182_p0 = grp_fu_3182_p00;

assign grp_fu_3182_p00 = $unsigned(sext_ln55_45_fu_2477_p1);

assign grp_fu_3182_p1 = zext_ln55_41_cast_reg_3392;

assign grp_fu_3182_p2 = {{tmp_40_fu_2510_p4}, {8'd0}};

assign grp_fu_3190_p0 = grp_fu_3190_p00;

assign grp_fu_3190_p00 = $unsigned(sext_ln55_46_fu_2502_p1);

assign grp_fu_3190_p1 = zext_ln55_42_cast_reg_3387;

assign grp_fu_3190_p2 = {{tmp_41_fu_2531_p4}, {8'd0}};

assign grp_fu_3198_p1 = zext_ln55_43_cast_reg_3382;

assign grp_fu_3198_p2 = {{tmp_42_fu_2552_p4}, {8'd0}};

assign grp_fu_3206_p0 = grp_fu_3206_p00;

assign grp_fu_3206_p00 = layer2_weights_50_q0;

assign grp_fu_3206_p1 = zext_ln55_44_cast_reg_3377;

assign grp_fu_3206_p2 = {{tmp_43_fu_2573_p4}, {8'd0}};

assign grp_fu_3214_p1 = zext_ln55_45_cast_reg_3372;

assign grp_fu_3214_p2 = {{tmp_44_fu_2594_p4}, {8'd0}};

assign grp_fu_3222_p1 = zext_ln55_46_cast_reg_3367;

assign grp_fu_3222_p2 = {{tmp_45_fu_2615_p4}, {8'd0}};

assign grp_fu_3230_p1 = zext_ln55_47_cast_reg_3362;

assign grp_fu_3230_p2 = {{tmp_46_fu_2636_p4}, {8'd0}};

assign grp_fu_3238_p1 = zext_ln55_48_cast_reg_3357;

assign grp_fu_3238_p2 = {{tmp_47_fu_2657_p4}, {8'd0}};

assign grp_fu_3246_p0 = grp_fu_3246_p00;

assign grp_fu_3246_p00 = layer2_weights_55_q0;

assign grp_fu_3246_p1 = zext_ln55_49_cast_reg_3352;

assign grp_fu_3246_p2 = {{tmp_48_fu_2678_p4}, {8'd0}};

assign grp_fu_3254_p1 = zext_ln55_50_cast_reg_3347;

assign grp_fu_3254_p2 = {{tmp_49_fu_2699_p4}, {8'd0}};

assign grp_fu_3262_p1 = zext_ln55_51_cast_reg_3342;

assign grp_fu_3262_p2 = {{tmp_50_fu_2720_p4}, {8'd0}};

assign grp_fu_3270_p1 = zext_ln55_52_cast_reg_3337;

assign grp_fu_3270_p2 = {{tmp_51_fu_2745_p4}, {8'd0}};

assign grp_fu_3278_p0 = grp_fu_3278_p00;

assign grp_fu_3278_p00 = $unsigned(sext_ln55_57_fu_2737_p1);

assign grp_fu_3278_p1 = zext_ln55_53_cast_reg_3332;

assign grp_fu_3278_p2 = {{tmp_52_fu_2766_p4}, {8'd0}};

assign grp_fu_3286_p1 = zext_ln55_54_cast_reg_3327;

assign grp_fu_3286_p2 = {{tmp_53_fu_2787_p4}, {8'd0}};

assign grp_fu_3294_p0 = grp_fu_3294_p00;

assign grp_fu_3294_p00 = layer2_weights_62_q0;

assign grp_fu_3294_p1 = zext_ln55_55_cast_reg_3322;

assign grp_fu_3294_p2 = {{tmp_54_fu_2808_p4}, {8'd0}};

assign grp_fu_3302_p1 = zext_ln55_56_cast_reg_3317;

assign grp_fu_3302_p2 = {{tmp_55_fu_2825_p4}, {8'd0}};

assign i_1_cast_fu_1631_p1 = ap_sig_allocacmp_i_1;

assign icmp_ln52_fu_1619_p2 = ((ap_sig_allocacmp_i_1 == 4'd10) ? 1'b1 : 1'b0);

assign layer2_bias_address0 = i_1_cast_reg_3606_pp0_iter57_reg;

assign layer2_output_address0 = i_1_cast_reg_3606_pp0_iter58_reg;

assign layer2_output_d0 = ($signed(sext_ln57_fu_2851_p1) + $signed(trunc_ln55_s_fu_2842_p4));

assign layer2_weights_0_address0 = i_1_cast_fu_1631_p1;

assign layer2_weights_12_address0 = i_1_cast_reg_3606_pp0_iter8_reg;

assign layer2_weights_13_address0 = i_1_cast_reg_3606_pp0_iter9_reg;

assign layer2_weights_14_address0 = i_1_cast_reg_3606_pp0_iter10_reg;

assign layer2_weights_15_address0 = i_1_cast_reg_3606_pp0_iter11_reg;

assign layer2_weights_16_address0 = i_1_cast_reg_3606_pp0_iter12_reg;

assign layer2_weights_18_address0 = i_1_cast_reg_3606_pp0_iter13_reg;

assign layer2_weights_1_address0 = i_1_cast_fu_1631_p1;

assign layer2_weights_20_address0 = i_1_cast_reg_3606_pp0_iter14_reg;

assign layer2_weights_21_address0 = i_1_cast_reg_3606_pp0_iter15_reg;

assign layer2_weights_22_address0 = i_1_cast_reg_3606_pp0_iter16_reg;

assign layer2_weights_23_address0 = i_1_cast_reg_3606_pp0_iter17_reg;

assign layer2_weights_25_address0 = i_1_cast_reg_3606_pp0_iter18_reg;

assign layer2_weights_26_address0 = i_1_cast_reg_3606_pp0_iter19_reg;

assign layer2_weights_27_address0 = i_1_cast_reg_3606_pp0_iter20_reg;

assign layer2_weights_28_address0 = i_1_cast_reg_3606_pp0_iter21_reg;

assign layer2_weights_29_address0 = i_1_cast_reg_3606_pp0_iter22_reg;

assign layer2_weights_2_address0 = i_1_cast_reg_3606;

assign layer2_weights_30_address0 = i_1_cast_reg_3606_pp0_iter23_reg;

assign layer2_weights_31_address0 = i_1_cast_reg_3606_pp0_iter24_reg;

assign layer2_weights_32_address0 = i_1_cast_reg_3606_pp0_iter25_reg;

assign layer2_weights_33_address0 = i_1_cast_reg_3606_pp0_iter26_reg;

assign layer2_weights_34_address0 = i_1_cast_reg_3606_pp0_iter27_reg;

assign layer2_weights_35_address0 = i_1_cast_reg_3606_pp0_iter28_reg;

assign layer2_weights_36_address0 = i_1_cast_reg_3606_pp0_iter29_reg;

assign layer2_weights_37_address0 = i_1_cast_reg_3606_pp0_iter30_reg;

assign layer2_weights_38_address0 = i_1_cast_reg_3606_pp0_iter31_reg;

assign layer2_weights_39_address0 = i_1_cast_reg_3606_pp0_iter32_reg;

assign layer2_weights_3_address0 = i_1_cast_reg_3606_pp0_iter1_reg;

assign layer2_weights_40_address0 = i_1_cast_reg_3606_pp0_iter33_reg;

assign layer2_weights_41_address0 = i_1_cast_reg_3606_pp0_iter34_reg;

assign layer2_weights_42_address0 = i_1_cast_reg_3606_pp0_iter35_reg;

assign layer2_weights_43_address0 = i_1_cast_reg_3606_pp0_iter36_reg;

assign layer2_weights_44_address0 = i_1_cast_reg_3606_pp0_iter37_reg;

assign layer2_weights_45_address0 = i_1_cast_reg_3606_pp0_iter38_reg;

assign layer2_weights_46_address0 = i_1_cast_reg_3606_pp0_iter39_reg;

assign layer2_weights_48_address0 = i_1_cast_reg_3606_pp0_iter40_reg;

assign layer2_weights_49_address0 = i_1_cast_reg_3606_pp0_iter41_reg;

assign layer2_weights_4_address0 = i_1_cast_reg_3606_pp0_iter2_reg;

assign layer2_weights_50_address0 = i_1_cast_reg_3606_pp0_iter42_reg;

assign layer2_weights_51_address0 = i_1_cast_reg_3606_pp0_iter43_reg;

assign layer2_weights_52_address0 = i_1_cast_reg_3606_pp0_iter44_reg;

assign layer2_weights_53_address0 = i_1_cast_reg_3606_pp0_iter45_reg;

assign layer2_weights_54_address0 = i_1_cast_reg_3606_pp0_iter46_reg;

assign layer2_weights_55_address0 = i_1_cast_reg_3606_pp0_iter47_reg;

assign layer2_weights_56_address0 = i_1_cast_reg_3606_pp0_iter48_reg;

assign layer2_weights_57_address0 = i_1_cast_reg_3606_pp0_iter49_reg;

assign layer2_weights_58_address0 = i_1_cast_reg_3606_pp0_iter50_reg;

assign layer2_weights_59_address0 = i_1_cast_reg_3606_pp0_iter51_reg;

assign layer2_weights_5_address0 = i_1_cast_reg_3606_pp0_iter3_reg;

assign layer2_weights_61_address0 = i_1_cast_reg_3606_pp0_iter52_reg;

assign layer2_weights_62_address0 = i_1_cast_reg_3606_pp0_iter53_reg;

assign layer2_weights_63_address0 = i_1_cast_reg_3606_pp0_iter54_reg;

assign layer2_weights_6_address0 = i_1_cast_reg_3606_pp0_iter4_reg;

assign layer2_weights_7_address0 = i_1_cast_reg_3606_pp0_iter5_reg;

assign layer2_weights_8_address0 = i_1_cast_reg_3606_pp0_iter6_reg;

assign layer2_weights_9_address0 = i_1_cast_reg_3606_pp0_iter7_reg;

assign mul_ln55_fu_1649_p1 = zext_ln55_cast_reg_3597;

assign sext_ln55_33_fu_2242_p1 = $signed(layer2_weights_35_q0);

assign sext_ln55_45_fu_2477_p1 = $signed(layer2_weights_46_q0);

assign sext_ln55_46_fu_2502_p1 = $signed(layer2_weights_48_q0);

assign sext_ln55_57_fu_2737_p1 = $signed(layer2_weights_59_q0);

assign sext_ln57_fu_2851_p1 = $signed(layer2_bias_q0);

assign tmp_10_fu_1868_p1 = grp_fu_2934_p3;

assign tmp_10_fu_1868_p4 = {{tmp_10_fu_1868_p1[23:8]}};

assign tmp_11_fu_1889_p1 = grp_fu_2942_p3;

assign tmp_11_fu_1889_p4 = {{tmp_11_fu_1889_p1[23:8]}};

assign tmp_12_fu_1910_p1 = grp_fu_2950_p3;

assign tmp_12_fu_1910_p4 = {{tmp_12_fu_1910_p1[23:8]}};

assign tmp_13_fu_1931_p1 = grp_fu_2958_p3;

assign tmp_13_fu_1931_p4 = {{tmp_13_fu_1931_p1[23:8]}};

assign tmp_14_fu_1952_p1 = grp_fu_2966_p3;

assign tmp_14_fu_1952_p4 = {{tmp_14_fu_1952_p1[23:8]}};

assign tmp_15_fu_1973_p1 = grp_fu_2974_p3;

assign tmp_15_fu_1973_p4 = {{tmp_15_fu_1973_p1[23:8]}};

assign tmp_16_fu_1994_p1 = grp_fu_2982_p3;

assign tmp_16_fu_1994_p4 = {{tmp_16_fu_1994_p1[23:8]}};

assign tmp_17_fu_2015_p4 = {{grp_fu_2990_p3[23:8]}};

assign tmp_18_fu_2036_p4 = {{grp_fu_2998_p3[23:8]}};

assign tmp_19_fu_2057_p4 = {{grp_fu_3006_p3[23:8]}};

assign tmp_1_fu_1679_p4 = {{grp_fu_2862_p3[23:8]}};

assign tmp_20_fu_2078_p1 = grp_fu_3014_p3;

assign tmp_20_fu_2078_p4 = {{tmp_20_fu_2078_p1[23:8]}};

assign tmp_21_fu_2099_p1 = grp_fu_3022_p3;

assign tmp_21_fu_2099_p4 = {{tmp_21_fu_2099_p1[23:8]}};

assign tmp_22_fu_2120_p4 = {{grp_fu_3030_p3[23:8]}};

assign tmp_23_fu_2141_p4 = {{grp_fu_3038_p3[23:8]}};

assign tmp_24_fu_2162_p1 = grp_fu_3046_p3;

assign tmp_24_fu_2162_p4 = {{tmp_24_fu_2162_p1[23:8]}};

assign tmp_25_fu_2183_p1 = grp_fu_3054_p3;

assign tmp_25_fu_2183_p4 = {{tmp_25_fu_2183_p1[23:8]}};

assign tmp_26_fu_2204_p4 = {{grp_fu_3062_p3[23:8]}};

assign tmp_27_fu_2225_p1 = grp_fu_3070_p3;

assign tmp_27_fu_2225_p4 = {{tmp_27_fu_2225_p1[23:8]}};

assign tmp_28_fu_2250_p1 = grp_fu_3078_p3;

assign tmp_28_fu_2250_p4 = {{tmp_28_fu_2250_p1[23:8]}};

assign tmp_29_fu_2271_p1 = grp_fu_3086_p3;

assign tmp_29_fu_2271_p4 = {{tmp_29_fu_2271_p1[23:8]}};

assign tmp_2_fu_1700_p1 = grp_fu_2870_p3;

assign tmp_2_fu_1700_p4 = {{tmp_2_fu_1700_p1[23:8]}};

assign tmp_30_fu_2292_p4 = {{grp_fu_3094_p3[23:8]}};

assign tmp_31_fu_2313_p1 = grp_fu_3102_p3;

assign tmp_31_fu_2313_p4 = {{tmp_31_fu_2313_p1[23:8]}};

assign tmp_32_fu_2334_p1 = grp_fu_3110_p3;

assign tmp_32_fu_2334_p4 = {{tmp_32_fu_2334_p1[23:8]}};

assign tmp_33_fu_2355_p4 = {{grp_fu_3118_p3[23:8]}};

assign tmp_34_fu_2376_p1 = grp_fu_3126_p3;

assign tmp_34_fu_2376_p4 = {{tmp_34_fu_2376_p1[23:8]}};

assign tmp_35_fu_2397_p1 = grp_fu_3134_p3;

assign tmp_35_fu_2397_p4 = {{tmp_35_fu_2397_p1[23:8]}};

assign tmp_36_fu_2418_p1 = grp_fu_3142_p3;

assign tmp_36_fu_2418_p4 = {{tmp_36_fu_2418_p1[23:8]}};

assign tmp_37_fu_2439_p1 = grp_fu_3150_p3;

assign tmp_37_fu_2439_p4 = {{tmp_37_fu_2439_p1[23:8]}};

assign tmp_38_fu_2460_p1 = grp_fu_3158_p3;

assign tmp_38_fu_2460_p4 = {{tmp_38_fu_2460_p1[23:8]}};

assign tmp_39_fu_2485_p1 = grp_fu_3166_p3;

assign tmp_39_fu_2485_p4 = {{tmp_39_fu_2485_p1[23:8]}};

assign tmp_3_fu_1721_p1 = grp_fu_2878_p3;

assign tmp_3_fu_1721_p4 = {{tmp_3_fu_1721_p1[23:8]}};

assign tmp_40_fu_2510_p1 = grp_fu_3174_p3;

assign tmp_40_fu_2510_p4 = {{tmp_40_fu_2510_p1[23:8]}};

assign tmp_41_fu_2531_p4 = {{grp_fu_3182_p3[23:8]}};

assign tmp_42_fu_2552_p4 = {{grp_fu_3190_p3[23:8]}};

assign tmp_43_fu_2573_p4 = {{grp_fu_3198_p3[23:8]}};

assign tmp_44_fu_2594_p4 = {{grp_fu_3206_p3[23:8]}};

assign tmp_45_fu_2615_p1 = grp_fu_3214_p3;

assign tmp_45_fu_2615_p4 = {{tmp_45_fu_2615_p1[23:8]}};

assign tmp_46_fu_2636_p1 = grp_fu_3222_p3;

assign tmp_46_fu_2636_p4 = {{tmp_46_fu_2636_p1[23:8]}};

assign tmp_47_fu_2657_p1 = grp_fu_3230_p3;

assign tmp_47_fu_2657_p4 = {{tmp_47_fu_2657_p1[23:8]}};

assign tmp_48_fu_2678_p4 = {{grp_fu_3238_p3[23:8]}};

assign tmp_49_fu_2699_p4 = {{grp_fu_3246_p3[23:8]}};

assign tmp_4_fu_1742_p1 = grp_fu_2886_p3;

assign tmp_4_fu_1742_p4 = {{tmp_4_fu_1742_p1[23:8]}};

assign tmp_50_fu_2720_p1 = grp_fu_3254_p3;

assign tmp_50_fu_2720_p4 = {{tmp_50_fu_2720_p1[23:8]}};

assign tmp_51_fu_2745_p1 = grp_fu_3262_p3;

assign tmp_51_fu_2745_p4 = {{tmp_51_fu_2745_p1[23:8]}};

assign tmp_52_fu_2766_p1 = grp_fu_3270_p3;

assign tmp_52_fu_2766_p4 = {{tmp_52_fu_2766_p1[23:8]}};

assign tmp_53_fu_2787_p4 = {{grp_fu_3278_p3[23:8]}};

assign tmp_54_fu_2808_p1 = grp_fu_3286_p3;

assign tmp_54_fu_2808_p4 = {{tmp_54_fu_2808_p1[23:8]}};

assign tmp_55_fu_2825_p4 = {{grp_fu_3294_p3[23:8]}};

assign tmp_5_fu_1763_p4 = {{grp_fu_2894_p3[23:8]}};

assign tmp_6_fu_1784_p1 = grp_fu_2902_p3;

assign tmp_6_fu_1784_p4 = {{tmp_6_fu_1784_p1[23:8]}};

assign tmp_7_fu_1805_p1 = grp_fu_2910_p3;

assign tmp_7_fu_1805_p4 = {{tmp_7_fu_1805_p1[23:8]}};

assign tmp_8_fu_1826_p4 = {{grp_fu_2918_p3[23:8]}};

assign tmp_9_fu_1847_p1 = grp_fu_2926_p3;

assign tmp_9_fu_1847_p4 = {{tmp_9_fu_1847_p1[23:8]}};

assign trunc_ln55_s_fu_2842_p1 = grp_fu_3302_p3;

assign trunc_ln55_s_fu_2842_p4 = {{trunc_ln55_s_fu_2842_p1[23:8]}};

assign zext_ln55_10_cast_fu_1567_p1 = zext_ln55_10;

assign zext_ln55_11_cast_fu_1563_p1 = zext_ln55_11;

assign zext_ln55_12_cast_fu_1559_p1 = zext_ln55_12;

assign zext_ln55_13_cast_fu_1555_p1 = zext_ln55_13;

assign zext_ln55_14_cast_fu_1551_p1 = zext_ln55_14;

assign zext_ln55_15_cast_fu_1547_p1 = zext_ln55_15;

assign zext_ln55_16_cast_fu_1543_p1 = zext_ln55_16;

assign zext_ln55_17_cast_fu_1539_p1 = zext_ln55_17;

assign zext_ln55_18_cast_fu_1535_p1 = zext_ln55_18;

assign zext_ln55_19_cast_fu_1531_p1 = zext_ln55_19;

assign zext_ln55_1_cast_fu_1603_p1 = zext_ln55_1;

assign zext_ln55_20_cast_fu_1527_p1 = zext_ln55_20;

assign zext_ln55_21_cast_fu_1523_p1 = zext_ln55_21;

assign zext_ln55_22_cast_fu_1519_p1 = zext_ln55_22;

assign zext_ln55_23_cast_fu_1515_p1 = zext_ln55_23;

assign zext_ln55_24_cast_fu_1511_p1 = zext_ln55_24;

assign zext_ln55_25_cast_fu_1507_p1 = zext_ln55_25;

assign zext_ln55_26_cast_fu_1503_p1 = zext_ln55_26;

assign zext_ln55_27_cast_fu_1499_p1 = zext_ln55_27;

assign zext_ln55_28_cast_fu_1495_p1 = zext_ln55_28;

assign zext_ln55_29_cast_fu_1491_p1 = zext_ln55_29;

assign zext_ln55_2_cast_fu_1599_p1 = zext_ln55_2;

assign zext_ln55_30_cast_fu_1487_p1 = zext_ln55_30;

assign zext_ln55_31_cast_fu_1483_p1 = zext_ln55_31;

assign zext_ln55_32_cast_fu_1479_p1 = zext_ln55_32;

assign zext_ln55_33_cast_fu_1475_p1 = zext_ln55_33;

assign zext_ln55_34_cast_fu_1471_p1 = zext_ln55_34;

assign zext_ln55_35_cast_fu_1467_p1 = zext_ln55_35;

assign zext_ln55_36_cast_fu_1463_p1 = zext_ln55_36;

assign zext_ln55_37_cast_fu_1459_p1 = zext_ln55_37;

assign zext_ln55_38_cast_fu_1455_p1 = zext_ln55_38;

assign zext_ln55_39_cast_fu_1451_p1 = zext_ln55_39;

assign zext_ln55_3_cast_fu_1595_p1 = zext_ln55_3;

assign zext_ln55_40_cast_fu_1447_p1 = zext_ln55_40;

assign zext_ln55_41_cast_fu_1443_p1 = zext_ln55_41;

assign zext_ln55_42_cast_fu_1439_p1 = zext_ln55_42;

assign zext_ln55_43_cast_fu_1435_p1 = zext_ln55_43;

assign zext_ln55_44_cast_fu_1431_p1 = zext_ln55_44;

assign zext_ln55_45_cast_fu_1427_p1 = zext_ln55_45;

assign zext_ln55_46_cast_fu_1423_p1 = zext_ln55_46;

assign zext_ln55_47_cast_fu_1419_p1 = zext_ln55_47;

assign zext_ln55_48_cast_fu_1415_p1 = zext_ln55_48;

assign zext_ln55_49_cast_fu_1411_p1 = zext_ln55_49;

assign zext_ln55_4_cast_fu_1591_p1 = zext_ln55_4;

assign zext_ln55_50_cast_fu_1407_p1 = zext_ln55_50;

assign zext_ln55_51_cast_fu_1403_p1 = zext_ln55_51;

assign zext_ln55_52_cast_fu_1399_p1 = zext_ln55_52;

assign zext_ln55_53_cast_fu_1395_p1 = zext_ln55_53;

assign zext_ln55_54_cast_fu_1391_p1 = zext_ln55_54;

assign zext_ln55_55_cast_fu_1387_p1 = zext_ln55_55;

assign zext_ln55_56_cast_fu_1383_p1 = zext_ln55_56;

assign zext_ln55_5_cast_fu_1587_p1 = zext_ln55_5;

assign zext_ln55_6_cast_fu_1583_p1 = zext_ln55_6;

assign zext_ln55_7_cast_fu_1579_p1 = zext_ln55_7;

assign zext_ln55_8_cast_fu_1575_p1 = zext_ln55_8;

assign zext_ln55_9_cast_fu_1571_p1 = zext_ln55_9;

assign zext_ln55_cast_fu_1607_p1 = zext_ln55;

always @ (posedge ap_clk) begin
    zext_ln55_56_cast_reg_3317[23:15] <= 9'b000000000;
    zext_ln55_55_cast_reg_3322[19:15] <= 5'b00000;
    zext_ln55_54_cast_reg_3327[23:15] <= 9'b000000000;
    zext_ln55_53_cast_reg_3332[19:15] <= 5'b00000;
    zext_ln55_52_cast_reg_3337[23:15] <= 9'b000000000;
    zext_ln55_51_cast_reg_3342[23:15] <= 9'b000000000;
    zext_ln55_50_cast_reg_3347[23:15] <= 9'b000000000;
    zext_ln55_49_cast_reg_3352[21:15] <= 7'b0000000;
    zext_ln55_48_cast_reg_3357[22:15] <= 8'b00000000;
    zext_ln55_47_cast_reg_3362[23:15] <= 9'b000000000;
    zext_ln55_46_cast_reg_3367[23:15] <= 9'b000000000;
    zext_ln55_45_cast_reg_3372[23:15] <= 9'b000000000;
    zext_ln55_44_cast_reg_3377[21:15] <= 7'b0000000;
    zext_ln55_43_cast_reg_3382[22:15] <= 8'b00000000;
    zext_ln55_42_cast_reg_3387[23:15] <= 9'b000000000;
    zext_ln55_41_cast_reg_3392[23:15] <= 9'b000000000;
    zext_ln55_40_cast_reg_3397[23:15] <= 9'b000000000;
    zext_ln55_39_cast_reg_3402[23:15] <= 9'b000000000;
    zext_ln55_38_cast_reg_3407[23:15] <= 9'b000000000;
    zext_ln55_37_cast_reg_3412[23:15] <= 9'b000000000;
    zext_ln55_36_cast_reg_3417[23:15] <= 9'b000000000;
    zext_ln55_35_cast_reg_3422[23:15] <= 9'b000000000;
    zext_ln55_34_cast_reg_3427[23:15] <= 9'b000000000;
    zext_ln55_33_cast_reg_3432[19:15] <= 5'b00000;
    zext_ln55_32_cast_reg_3437[23:15] <= 9'b000000000;
    zext_ln55_31_cast_reg_3442[23:15] <= 9'b000000000;
    zext_ln55_30_cast_reg_3447[23:15] <= 9'b000000000;
    zext_ln55_29_cast_reg_3452[23:15] <= 9'b000000000;
    zext_ln55_28_cast_reg_3457[23:15] <= 9'b000000000;
    zext_ln55_27_cast_reg_3462[23:15] <= 9'b000000000;
    zext_ln55_26_cast_reg_3467[22:15] <= 8'b00000000;
    zext_ln55_25_cast_reg_3472[23:15] <= 9'b000000000;
    zext_ln55_24_cast_reg_3477[23:15] <= 9'b000000000;
    zext_ln55_23_cast_reg_3482[21:15] <= 7'b0000000;
    zext_ln55_22_cast_reg_3487[22:15] <= 8'b00000000;
    zext_ln55_21_cast_reg_3492[23:15] <= 9'b000000000;
    zext_ln55_20_cast_reg_3497[23:15] <= 9'b000000000;
    zext_ln55_19_cast_reg_3502[23:15] <= 9'b000000000;
    zext_ln55_18_cast_reg_3507[20:15] <= 6'b000000;
    zext_ln55_17_cast_reg_3512[23:15] <= 9'b000000000;
    zext_ln55_16_cast_reg_3517[23:15] <= 9'b000000000;
    zext_ln55_15_cast_reg_3522[23:15] <= 9'b000000000;
    zext_ln55_14_cast_reg_3527[23:15] <= 9'b000000000;
    zext_ln55_13_cast_reg_3532[23:15] <= 9'b000000000;
    zext_ln55_12_cast_reg_3537[23:15] <= 9'b000000000;
    zext_ln55_11_cast_reg_3542[23:15] <= 9'b000000000;
    zext_ln55_10_cast_reg_3547[23:15] <= 9'b000000000;
    zext_ln55_9_cast_reg_3552[23:15] <= 9'b000000000;
    zext_ln55_8_cast_reg_3557[23:15] <= 9'b000000000;
    zext_ln55_7_cast_reg_3562[23:15] <= 9'b000000000;
    zext_ln55_6_cast_reg_3567[23:15] <= 9'b000000000;
    zext_ln55_5_cast_reg_3572[22:15] <= 8'b00000000;
    zext_ln55_4_cast_reg_3577[23:15] <= 9'b000000000;
    zext_ln55_3_cast_reg_3582[23:15] <= 9'b000000000;
    zext_ln55_2_cast_reg_3587[23:15] <= 9'b000000000;
    zext_ln55_1_cast_reg_3592[21:15] <= 7'b0000000;
    zext_ln55_cast_reg_3597[23:15] <= 9'b000000000;
    i_1_cast_reg_3606[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter5_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter6_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter7_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter8_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter9_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter10_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter11_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter12_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter13_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter14_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter15_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter16_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter17_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter18_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter19_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter20_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter21_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter22_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter23_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter24_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter25_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter26_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter27_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter28_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter29_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter30_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter31_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter32_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter33_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter34_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter35_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter36_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter37_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter38_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter39_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter40_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter41_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter42_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter43_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter44_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter45_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter46_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter47_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter48_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter49_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter50_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter51_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter52_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter53_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter54_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter55_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter56_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter57_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_3606_pp0_iter58_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //neural_network_neural_network_Pipeline_VITIS_LOOP_52_3
