{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694814897821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694814897830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 18:54:57 2023 " "Processing started: Fri Sep 15 18:54:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694814897830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814897830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814897830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694814898194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694814898194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/bcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694814910828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814910828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 box " "Found entity 1: box" {  } { { "box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694814910833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814910833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barra_maior_que_dez.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barra_maior_que_dez.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barra_maior_que_dez " "Found entity 1: barra_maior_que_dez" {  } { { "barra_maior_que_dez.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/barra_maior_que_dez.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694814910836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814910836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694814910909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barra_maior_que_dez barra_maior_que_dez:inst18 " "Elaborating entity \"barra_maior_que_dez\" for hierarchy \"barra_maior_que_dez:inst18\"" {  } { { "bcd.bdf" "inst18" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/bcd.bdf" { { 96 224 320 192 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694814910932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box box:inst " "Elaborating entity \"box\" for hierarchy \"box:inst\"" {  } { { "bcd.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/bcd.bdf" { { 200 216 312 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694814910939 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/LabCD/g-reale/LAB_CD/lista_3/box.bdf" { { 96 240 288 128 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1694814910940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694814912117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694814913252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694814913252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694814913292 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694814913292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694814913292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694814913292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694814913319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 18:55:13 2023 " "Processing ended: Fri Sep 15 18:55:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694814913319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694814913319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694814913319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694814913319 ""}
