# vsim -coverage -do "coverage save -onexit -directive -codeAll testbench_reset.ucdb;run -all; exit" -c -vopt tbench_top_opt
# //  Questa Sim
# //  Version 10.3a linux Apr 13 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Start time: 11:10:39 on Nov 22,2019
# Loading sv_std.std
# Loading work.tbench_top_sv_unit(fast)
# Loading work.tbench_top(fast)
# Loading work.intf(fast__1)
# Loading work.testbench_reset_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.dut_top(fast)
# Loading work.intf(fast)
# coverage save -onexit -directive -codeAll testbench_reset.ucdb
# run -all
# *************** Start of testbench ***************
# 0 : Environment : Start of post_test() task
# 0 : Environment : Start of pre_test() task
# 0 : [ ENVIRONMENT ] ----- Reset Started -----
# 0 : [ ENVIRONMENT ] ----- Reset Ended   -----
# 0 : Environment : End of pre_test() task
# 0 : Environment : Start of test() task
# 26795 : Environment : End of test() task
# 26795 : Environment : Start of post_test() task
# 26795 : Environment : End of post_test() task
# 26795 : Environment : End of post_test() task
# 27045 : ############# TEST PASSED ###############
# ** Note: $finish    : testbench/phase2_environment/environment.sv(135)
#    Time: 27045 ns  Iteration: 1  Instance: /tbench_top/test
# End time: 11:10:41 on Nov 22,2019, Elapsed time: 0: 0: 2
# Errors: 0, Warnings: 0
# *************** End of testbench ***************
