#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c3b8ded590 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001c3b8e6d770_0 .net "PC", 31 0, v000001c3b8e5a7e0_0;  1 drivers
v000001c3b8e6ddb0_0 .var "clk", 0 0;
v000001c3b8e6de50_0 .net "clkout", 0 0, L_000001c3b8dea710;  1 drivers
v000001c3b8e6db30_0 .net "cycles_consumed", 31 0, v000001c3b8e6abb0_0;  1 drivers
v000001c3b8e6df90_0 .net "regs0", 31 0, L_000001c3b8ecb1d0;  1 drivers
v000001c3b8e6d8b0_0 .net "regs1", 31 0, L_000001c3b8ecbd30;  1 drivers
v000001c3b8e6e030_0 .net "regs2", 31 0, L_000001c3b8ecbc50;  1 drivers
v000001c3b8e6d9f0_0 .net "regs3", 31 0, L_000001c3b8ecae50;  1 drivers
v000001c3b8e6e350_0 .net "regs4", 31 0, L_000001c3b8ecafa0;  1 drivers
v000001c3b8e6e490_0 .net "regs5", 31 0, L_000001c3b8ecbb00;  1 drivers
v000001c3b8e6cf50_0 .var "rst", 0 0;
S_000001c3b8d52140 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001c3b8ded590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001c3b8dee640 .param/l "RType" 0 4 2, C4<000000>;
P_000001c3b8dee678 .param/l "add" 0 4 5, C4<100000>;
P_000001c3b8dee6b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c3b8dee6e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c3b8dee720 .param/l "and_" 0 4 5, C4<100100>;
P_000001c3b8dee758 .param/l "andi" 0 4 8, C4<001100>;
P_000001c3b8dee790 .param/l "beq" 0 4 10, C4<000100>;
P_000001c3b8dee7c8 .param/l "bge" 0 4 10, C4<001010>;
P_000001c3b8dee800 .param/l "bgt" 0 4 10, C4<001001>;
P_000001c3b8dee838 .param/l "ble" 0 4 10, C4<000111>;
P_000001c3b8dee870 .param/l "blt" 0 4 10, C4<000110>;
P_000001c3b8dee8a8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c3b8dee8e0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001c3b8dee918 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c3b8dee950 .param/l "j" 0 4 12, C4<000010>;
P_000001c3b8dee988 .param/l "jal" 0 4 12, C4<000011>;
P_000001c3b8dee9c0 .param/l "jr" 0 4 6, C4<001000>;
P_000001c3b8dee9f8 .param/l "lw" 0 4 8, C4<100011>;
P_000001c3b8deea30 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c3b8deea68 .param/l "or_" 0 4 5, C4<100101>;
P_000001c3b8deeaa0 .param/l "ori" 0 4 8, C4<001101>;
P_000001c3b8deead8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c3b8deeb10 .param/l "sll" 0 4 6, C4<000000>;
P_000001c3b8deeb48 .param/l "slt" 0 4 5, C4<101010>;
P_000001c3b8deeb80 .param/l "slti" 0 4 8, C4<101010>;
P_000001c3b8deebb8 .param/l "srl" 0 4 6, C4<000010>;
P_000001c3b8deebf0 .param/l "sub" 0 4 5, C4<100010>;
P_000001c3b8deec28 .param/l "subu" 0 4 5, C4<100011>;
P_000001c3b8deec60 .param/l "sw" 0 4 8, C4<101011>;
P_000001c3b8deec98 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c3b8deecd0 .param/l "xori" 0 4 8, C4<001110>;
L_000001c3b8deb350 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8dea7f0 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8dea630 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8deb0b0 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8deb200 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8deae10 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8dea6a0 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8deaa90 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8dea710 .functor OR 1, v000001c3b8e6ddb0_0, v000001c3b8e52d40_0, C4<0>, C4<0>;
L_000001c3b8ecb8d0 .functor OR 1, L_000001c3b8eb7a20, L_000001c3b8eb72a0, C4<0>, C4<0>;
L_000001c3b8ecb160 .functor AND 1, L_000001c3b8eb91e0, L_000001c3b8eb93c0, C4<1>, C4<1>;
L_000001c3b8ecb7f0 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8ecba90 .functor OR 1, L_000001c3b8eb6ee0, L_000001c3b8eb8740, C4<0>, C4<0>;
L_000001c3b8ecb4e0 .functor OR 1, L_000001c3b8ecba90, L_000001c3b8eb8880, C4<0>, C4<0>;
L_000001c3b8ecb080 .functor OR 1, L_000001c3b8eb7ca0, L_000001c3b8eb8920, C4<0>, C4<0>;
L_000001c3b8ecb470 .functor AND 1, L_000001c3b8eb7840, L_000001c3b8ecb080, C4<1>, C4<1>;
L_000001c3b8ecb550 .functor OR 1, L_000001c3b8ed0e10, L_000001c3b8ed11d0, C4<0>, C4<0>;
L_000001c3b8ecb5c0 .functor AND 1, L_000001c3b8eb8e20, L_000001c3b8ecb550, C4<1>, C4<1>;
v000001c3b8e5bbe0_0 .net "ALUOp", 3 0, v000001c3b8dd5f50_0;  1 drivers
v000001c3b8e5b780_0 .net "ALUResult", 31 0, v000001c3b8e59fc0_0;  1 drivers
v000001c3b8e5b960_0 .net "ALUSrc", 0 0, v000001c3b8dc5c60_0;  1 drivers
v000001c3b8e5b640_0 .net "ALUin2", 31 0, L_000001c3b8eb7e80;  1 drivers
v000001c3b8e5bd20_0 .net "MemReadEn", 0 0, v000001c3b8dc6980_0;  1 drivers
v000001c3b8e5b280_0 .net "MemWriteEn", 0 0, v000001c3b8e534c0_0;  1 drivers
v000001c3b8e5aec0_0 .net "MemtoReg", 0 0, v000001c3b8e53ce0_0;  1 drivers
v000001c3b8e5ace0_0 .net "PC", 31 0, v000001c3b8e5a7e0_0;  alias, 1 drivers
v000001c3b8e5a9c0_0 .net "PCPlus1", 31 0, L_000001c3b8eb7fc0;  1 drivers
v000001c3b8e5a920_0 .net "PCsrc", 1 0, v000001c3b8e5ad80_0;  1 drivers
v000001c3b8e5af60_0 .net "RegDst", 0 0, v000001c3b8e53560_0;  1 drivers
v000001c3b8e5aa60_0 .net "RegWriteEn", 0 0, v000001c3b8e53060_0;  1 drivers
v000001c3b8e5ab00_0 .net "WriteRegister", 4 0, L_000001c3b8eb7480;  1 drivers
v000001c3b8e5ae20_0 .net *"_ivl_0", 0 0, L_000001c3b8deb350;  1 drivers
L_000001c3b8e6ee20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5aba0_0 .net/2u *"_ivl_10", 4 0, L_000001c3b8e6ee20;  1 drivers
L_000001c3b8e6fc30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5bb40_0 .net *"_ivl_101", 15 0, L_000001c3b8e6fc30;  1 drivers
v000001c3b8e5b0a0_0 .net *"_ivl_102", 31 0, L_000001c3b8eb8ec0;  1 drivers
L_000001c3b8e6fc78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5b3c0_0 .net *"_ivl_105", 25 0, L_000001c3b8e6fc78;  1 drivers
L_000001c3b8e6fcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5b460_0 .net/2u *"_ivl_106", 31 0, L_000001c3b8e6fcc0;  1 drivers
v000001c3b8e5bdc0_0 .net *"_ivl_108", 0 0, L_000001c3b8eb91e0;  1 drivers
L_000001c3b8e6fd08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5b5a0_0 .net/2u *"_ivl_110", 5 0, L_000001c3b8e6fd08;  1 drivers
v000001c3b8e61760_0 .net *"_ivl_112", 0 0, L_000001c3b8eb93c0;  1 drivers
v000001c3b8e61d00_0 .net *"_ivl_115", 0 0, L_000001c3b8ecb160;  1 drivers
v000001c3b8e60ea0_0 .net *"_ivl_116", 47 0, L_000001c3b8eb9460;  1 drivers
L_000001c3b8e6fd50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61800_0 .net *"_ivl_119", 15 0, L_000001c3b8e6fd50;  1 drivers
L_000001c3b8e6ee68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e60cc0_0 .net/2u *"_ivl_12", 5 0, L_000001c3b8e6ee68;  1 drivers
v000001c3b8e61da0_0 .net *"_ivl_120", 47 0, L_000001c3b8eb8600;  1 drivers
L_000001c3b8e6fd98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e605e0_0 .net *"_ivl_123", 15 0, L_000001c3b8e6fd98;  1 drivers
v000001c3b8e60860_0 .net *"_ivl_125", 0 0, L_000001c3b8eb6f80;  1 drivers
v000001c3b8e614e0_0 .net *"_ivl_126", 31 0, L_000001c3b8eb7700;  1 drivers
v000001c3b8e60f40_0 .net *"_ivl_128", 47 0, L_000001c3b8eb7020;  1 drivers
v000001c3b8e61580_0 .net *"_ivl_130", 47 0, L_000001c3b8eb9000;  1 drivers
v000001c3b8e61080_0 .net *"_ivl_132", 47 0, L_000001c3b8eb8ba0;  1 drivers
v000001c3b8e61260_0 .net *"_ivl_134", 47 0, L_000001c3b8eb7ac0;  1 drivers
L_000001c3b8e6fde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3b8e60680_0 .net/2u *"_ivl_138", 1 0, L_000001c3b8e6fde0;  1 drivers
v000001c3b8e623e0_0 .net *"_ivl_14", 0 0, L_000001c3b8e6d090;  1 drivers
v000001c3b8e619e0_0 .net *"_ivl_140", 0 0, L_000001c3b8eb7b60;  1 drivers
L_000001c3b8e6fe28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c3b8e62020_0 .net/2u *"_ivl_142", 1 0, L_000001c3b8e6fe28;  1 drivers
v000001c3b8e60900_0 .net *"_ivl_144", 0 0, L_000001c3b8eb7160;  1 drivers
L_000001c3b8e6fe70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c3b8e622a0_0 .net/2u *"_ivl_146", 1 0, L_000001c3b8e6fe70;  1 drivers
v000001c3b8e620c0_0 .net *"_ivl_148", 0 0, L_000001c3b8eb7340;  1 drivers
L_000001c3b8e6feb8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61f80_0 .net/2u *"_ivl_150", 31 0, L_000001c3b8e6feb8;  1 drivers
L_000001c3b8e6ff00 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e609a0_0 .net/2u *"_ivl_152", 31 0, L_000001c3b8e6ff00;  1 drivers
v000001c3b8e60a40_0 .net *"_ivl_154", 31 0, L_000001c3b8eb9500;  1 drivers
v000001c3b8e62480_0 .net *"_ivl_156", 31 0, L_000001c3b8eb84c0;  1 drivers
L_000001c3b8e6eeb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c3b8e618a0_0 .net/2u *"_ivl_16", 4 0, L_000001c3b8e6eeb0;  1 drivers
v000001c3b8e62160_0 .net *"_ivl_160", 0 0, L_000001c3b8ecb7f0;  1 drivers
L_000001c3b8e6ff90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e60720_0 .net/2u *"_ivl_162", 31 0, L_000001c3b8e6ff90;  1 drivers
L_000001c3b8e70068 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c3b8e62340_0 .net/2u *"_ivl_166", 5 0, L_000001c3b8e70068;  1 drivers
v000001c3b8e62200_0 .net *"_ivl_168", 0 0, L_000001c3b8eb6ee0;  1 drivers
L_000001c3b8e700b0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c3b8e607c0_0 .net/2u *"_ivl_170", 5 0, L_000001c3b8e700b0;  1 drivers
v000001c3b8e61a80_0 .net *"_ivl_172", 0 0, L_000001c3b8eb8740;  1 drivers
v000001c3b8e61300_0 .net *"_ivl_175", 0 0, L_000001c3b8ecba90;  1 drivers
L_000001c3b8e700f8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61440_0 .net/2u *"_ivl_176", 5 0, L_000001c3b8e700f8;  1 drivers
v000001c3b8e60ae0_0 .net *"_ivl_178", 0 0, L_000001c3b8eb8880;  1 drivers
v000001c3b8e61b20_0 .net *"_ivl_181", 0 0, L_000001c3b8ecb4e0;  1 drivers
L_000001c3b8e70140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61620_0 .net/2u *"_ivl_182", 15 0, L_000001c3b8e70140;  1 drivers
v000001c3b8e60c20_0 .net *"_ivl_184", 31 0, L_000001c3b8eb8240;  1 drivers
v000001c3b8e60b80_0 .net *"_ivl_187", 0 0, L_000001c3b8eb8060;  1 drivers
v000001c3b8e60d60_0 .net *"_ivl_188", 15 0, L_000001c3b8eb7520;  1 drivers
v000001c3b8e60e00_0 .net *"_ivl_19", 4 0, L_000001c3b8e6d130;  1 drivers
v000001c3b8e60fe0_0 .net *"_ivl_190", 31 0, L_000001c3b8eb75c0;  1 drivers
v000001c3b8e61940_0 .net *"_ivl_194", 31 0, L_000001c3b8eb77a0;  1 drivers
L_000001c3b8e70188 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61120_0 .net *"_ivl_197", 25 0, L_000001c3b8e70188;  1 drivers
L_000001c3b8e701d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e613a0_0 .net/2u *"_ivl_198", 31 0, L_000001c3b8e701d0;  1 drivers
L_000001c3b8e6edd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61bc0_0 .net/2u *"_ivl_2", 5 0, L_000001c3b8e6edd8;  1 drivers
v000001c3b8e61c60_0 .net *"_ivl_20", 4 0, L_000001c3b8e6d310;  1 drivers
v000001c3b8e616c0_0 .net *"_ivl_200", 0 0, L_000001c3b8eb7840;  1 drivers
L_000001c3b8e70218 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e611c0_0 .net/2u *"_ivl_202", 5 0, L_000001c3b8e70218;  1 drivers
v000001c3b8e61e40_0 .net *"_ivl_204", 0 0, L_000001c3b8eb7ca0;  1 drivers
L_000001c3b8e70260 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e61ee0_0 .net/2u *"_ivl_206", 5 0, L_000001c3b8e70260;  1 drivers
v000001c3b8e6ca50_0 .net *"_ivl_208", 0 0, L_000001c3b8eb8920;  1 drivers
v000001c3b8e6c2d0_0 .net *"_ivl_211", 0 0, L_000001c3b8ecb080;  1 drivers
v000001c3b8e6c4b0_0 .net *"_ivl_213", 0 0, L_000001c3b8ecb470;  1 drivers
L_000001c3b8e702a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6bc90_0 .net/2u *"_ivl_214", 5 0, L_000001c3b8e702a8;  1 drivers
v000001c3b8e6a750_0 .net *"_ivl_216", 0 0, L_000001c3b8eb7d40;  1 drivers
L_000001c3b8e702f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6b510_0 .net/2u *"_ivl_218", 31 0, L_000001c3b8e702f0;  1 drivers
v000001c3b8e6b5b0_0 .net *"_ivl_220", 31 0, L_000001c3b8eb8a60;  1 drivers
v000001c3b8e6a6b0_0 .net *"_ivl_224", 31 0, L_000001c3b8eb7f20;  1 drivers
L_000001c3b8e70338 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c730_0 .net *"_ivl_227", 25 0, L_000001c3b8e70338;  1 drivers
L_000001c3b8e70380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6ba10_0 .net/2u *"_ivl_228", 31 0, L_000001c3b8e70380;  1 drivers
v000001c3b8e6bab0_0 .net *"_ivl_230", 0 0, L_000001c3b8eb8e20;  1 drivers
L_000001c3b8e703c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6a9d0_0 .net/2u *"_ivl_232", 5 0, L_000001c3b8e703c8;  1 drivers
v000001c3b8e6bfb0_0 .net *"_ivl_234", 0 0, L_000001c3b8ed0e10;  1 drivers
L_000001c3b8e70410 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c870_0 .net/2u *"_ivl_236", 5 0, L_000001c3b8e70410;  1 drivers
v000001c3b8e6cc30_0 .net *"_ivl_238", 0 0, L_000001c3b8ed11d0;  1 drivers
v000001c3b8e6b650_0 .net *"_ivl_24", 0 0, L_000001c3b8dea630;  1 drivers
v000001c3b8e6b8d0_0 .net *"_ivl_241", 0 0, L_000001c3b8ecb550;  1 drivers
v000001c3b8e6b790_0 .net *"_ivl_243", 0 0, L_000001c3b8ecb5c0;  1 drivers
L_000001c3b8e70458 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6b0b0_0 .net/2u *"_ivl_244", 5 0, L_000001c3b8e70458;  1 drivers
v000001c3b8e6b150_0 .net *"_ivl_246", 0 0, L_000001c3b8ed25d0;  1 drivers
v000001c3b8e6ac50_0 .net *"_ivl_248", 31 0, L_000001c3b8ed0d70;  1 drivers
L_000001c3b8e6eef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c910_0 .net/2u *"_ivl_26", 4 0, L_000001c3b8e6eef8;  1 drivers
v000001c3b8e6aa70_0 .net *"_ivl_29", 4 0, L_000001c3b8eba720;  1 drivers
v000001c3b8e6c190_0 .net *"_ivl_32", 0 0, L_000001c3b8deb0b0;  1 drivers
L_000001c3b8e6ef40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c050_0 .net/2u *"_ivl_34", 4 0, L_000001c3b8e6ef40;  1 drivers
v000001c3b8e6c9b0_0 .net *"_ivl_37", 4 0, L_000001c3b8eb9be0;  1 drivers
v000001c3b8e6c0f0_0 .net *"_ivl_40", 0 0, L_000001c3b8deb200;  1 drivers
L_000001c3b8e6ef88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c690_0 .net/2u *"_ivl_42", 15 0, L_000001c3b8e6ef88;  1 drivers
v000001c3b8e6b3d0_0 .net *"_ivl_45", 15 0, L_000001c3b8ebac20;  1 drivers
v000001c3b8e6caf0_0 .net *"_ivl_48", 0 0, L_000001c3b8deae10;  1 drivers
v000001c3b8e6b470_0 .net *"_ivl_5", 5 0, L_000001c3b8e6cff0;  1 drivers
L_000001c3b8e6efd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6bb50_0 .net/2u *"_ivl_50", 36 0, L_000001c3b8e6efd0;  1 drivers
L_000001c3b8e6f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c230_0 .net/2u *"_ivl_52", 31 0, L_000001c3b8e6f018;  1 drivers
v000001c3b8e6c7d0_0 .net *"_ivl_55", 4 0, L_000001c3b8eba860;  1 drivers
v000001c3b8e6b970_0 .net *"_ivl_56", 36 0, L_000001c3b8ebacc0;  1 drivers
v000001c3b8e6be70_0 .net *"_ivl_58", 36 0, L_000001c3b8eba900;  1 drivers
v000001c3b8e6a7f0_0 .net *"_ivl_62", 0 0, L_000001c3b8dea6a0;  1 drivers
L_000001c3b8e6f060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6bbf0_0 .net/2u *"_ivl_64", 5 0, L_000001c3b8e6f060;  1 drivers
v000001c3b8e6bd30_0 .net *"_ivl_67", 5 0, L_000001c3b8eb9a00;  1 drivers
v000001c3b8e6c410_0 .net *"_ivl_70", 0 0, L_000001c3b8deaa90;  1 drivers
L_000001c3b8e6f0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6cb90_0 .net/2u *"_ivl_72", 57 0, L_000001c3b8e6f0a8;  1 drivers
L_000001c3b8e6f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c550_0 .net/2u *"_ivl_74", 31 0, L_000001c3b8e6f0f0;  1 drivers
v000001c3b8e6ad90_0 .net *"_ivl_77", 25 0, L_000001c3b8eba9a0;  1 drivers
v000001c3b8e6ccd0_0 .net *"_ivl_78", 57 0, L_000001c3b8eba220;  1 drivers
v000001c3b8e6a890_0 .net *"_ivl_8", 0 0, L_000001c3b8dea7f0;  1 drivers
v000001c3b8e6b6f0_0 .net *"_ivl_80", 57 0, L_000001c3b8eb9fa0;  1 drivers
L_000001c3b8e6fb58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6b290_0 .net/2u *"_ivl_84", 31 0, L_000001c3b8e6fb58;  1 drivers
L_000001c3b8e6fba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6b830_0 .net/2u *"_ivl_88", 5 0, L_000001c3b8e6fba0;  1 drivers
v000001c3b8e6bdd0_0 .net *"_ivl_90", 0 0, L_000001c3b8eb7a20;  1 drivers
L_000001c3b8e6fbe8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e6c370_0 .net/2u *"_ivl_92", 5 0, L_000001c3b8e6fbe8;  1 drivers
v000001c3b8e6a930_0 .net *"_ivl_94", 0 0, L_000001c3b8eb72a0;  1 drivers
v000001c3b8e6bf10_0 .net *"_ivl_97", 0 0, L_000001c3b8ecb8d0;  1 drivers
v000001c3b8e6c5f0_0 .net *"_ivl_98", 47 0, L_000001c3b8eb9140;  1 drivers
v000001c3b8e6cd70_0 .net "adderResult", 31 0, L_000001c3b8eb70c0;  1 drivers
v000001c3b8e6a610_0 .net "address", 31 0, L_000001c3b8eb9c80;  1 drivers
v000001c3b8e6ab10_0 .net "clk", 0 0, L_000001c3b8dea710;  alias, 1 drivers
v000001c3b8e6abb0_0 .var "cycles_consumed", 31 0;
v000001c3b8e6acf0_0 .net "excep_flag", 0 0, L_000001c3b8eb8100;  1 drivers
v000001c3b8e6ae30_0 .net "extImm", 31 0, L_000001c3b8eb7de0;  1 drivers
v000001c3b8e6aed0_0 .net "funct", 5 0, L_000001c3b8eb9640;  1 drivers
v000001c3b8e6af70_0 .net "hlt", 0 0, v000001c3b8e52d40_0;  1 drivers
v000001c3b8e6b010_0 .net "imm", 15 0, L_000001c3b8eb9b40;  1 drivers
v000001c3b8e6b1f0_0 .net "immediate", 31 0, L_000001c3b8eb8d80;  1 drivers
v000001c3b8e6b330_0 .net "input_clk", 0 0, v000001c3b8e6ddb0_0;  1 drivers
v000001c3b8e6da90_0 .net "instruction", 31 0, L_000001c3b8eb8380;  1 drivers
v000001c3b8e6e170_0 .net "memoryReadData", 31 0, v000001c3b8e5a060_0;  1 drivers
v000001c3b8e6d950_0 .net "nextPC", 31 0, L_000001c3b8eb6e40;  1 drivers
v000001c3b8e6e210_0 .net "opcode", 5 0, L_000001c3b8e6d1d0;  1 drivers
v000001c3b8e6def0_0 .net "rd", 4 0, L_000001c3b8eba4a0;  1 drivers
v000001c3b8e6d3b0_0 .net "readData1", 31 0, L_000001c3b8ecbbe0;  1 drivers
v000001c3b8e6dbd0_0 .net "readData1_w", 31 0, L_000001c3b8ed2530;  1 drivers
v000001c3b8e6ceb0_0 .net "readData2", 31 0, L_000001c3b8ecb010;  1 drivers
v000001c3b8e6ce10_0 .net "regs0", 31 0, L_000001c3b8ecb1d0;  alias, 1 drivers
v000001c3b8e6dc70_0 .net "regs1", 31 0, L_000001c3b8ecbd30;  alias, 1 drivers
v000001c3b8e6d450_0 .net "regs2", 31 0, L_000001c3b8ecbc50;  alias, 1 drivers
v000001c3b8e6dd10_0 .net "regs3", 31 0, L_000001c3b8ecae50;  alias, 1 drivers
v000001c3b8e6d630_0 .net "regs4", 31 0, L_000001c3b8ecafa0;  alias, 1 drivers
v000001c3b8e6d4f0_0 .net "regs5", 31 0, L_000001c3b8ecbb00;  alias, 1 drivers
v000001c3b8e6e3f0_0 .net "rs", 4 0, L_000001c3b8eba040;  1 drivers
v000001c3b8e6d810_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  1 drivers
v000001c3b8e6e0d0_0 .net "rt", 4 0, L_000001c3b8eba7c0;  1 drivers
v000001c3b8e6d270_0 .net "shamt", 31 0, L_000001c3b8ebab80;  1 drivers
v000001c3b8e6d590_0 .net "wire_instruction", 31 0, L_000001c3b8ecbb70;  1 drivers
v000001c3b8e6d6d0_0 .net "writeData", 31 0, L_000001c3b8ed1b30;  1 drivers
v000001c3b8e6e2b0_0 .net "zero", 0 0, L_000001c3b8ed18b0;  1 drivers
L_000001c3b8e6cff0 .part L_000001c3b8eb8380, 26, 6;
L_000001c3b8e6d1d0 .functor MUXZ 6, L_000001c3b8e6cff0, L_000001c3b8e6edd8, L_000001c3b8deb350, C4<>;
L_000001c3b8e6d090 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6ee68;
L_000001c3b8e6d130 .part L_000001c3b8eb8380, 11, 5;
L_000001c3b8e6d310 .functor MUXZ 5, L_000001c3b8e6d130, L_000001c3b8e6eeb0, L_000001c3b8e6d090, C4<>;
L_000001c3b8eba4a0 .functor MUXZ 5, L_000001c3b8e6d310, L_000001c3b8e6ee20, L_000001c3b8dea7f0, C4<>;
L_000001c3b8eba720 .part L_000001c3b8eb8380, 21, 5;
L_000001c3b8eba040 .functor MUXZ 5, L_000001c3b8eba720, L_000001c3b8e6eef8, L_000001c3b8dea630, C4<>;
L_000001c3b8eb9be0 .part L_000001c3b8eb8380, 16, 5;
L_000001c3b8eba7c0 .functor MUXZ 5, L_000001c3b8eb9be0, L_000001c3b8e6ef40, L_000001c3b8deb0b0, C4<>;
L_000001c3b8ebac20 .part L_000001c3b8eb8380, 0, 16;
L_000001c3b8eb9b40 .functor MUXZ 16, L_000001c3b8ebac20, L_000001c3b8e6ef88, L_000001c3b8deb200, C4<>;
L_000001c3b8eba860 .part L_000001c3b8eb8380, 6, 5;
L_000001c3b8ebacc0 .concat [ 5 32 0 0], L_000001c3b8eba860, L_000001c3b8e6f018;
L_000001c3b8eba900 .functor MUXZ 37, L_000001c3b8ebacc0, L_000001c3b8e6efd0, L_000001c3b8deae10, C4<>;
L_000001c3b8ebab80 .part L_000001c3b8eba900, 0, 32;
L_000001c3b8eb9a00 .part L_000001c3b8eb8380, 0, 6;
L_000001c3b8eb9640 .functor MUXZ 6, L_000001c3b8eb9a00, L_000001c3b8e6f060, L_000001c3b8dea6a0, C4<>;
L_000001c3b8eba9a0 .part L_000001c3b8eb8380, 0, 26;
L_000001c3b8eba220 .concat [ 26 32 0 0], L_000001c3b8eba9a0, L_000001c3b8e6f0f0;
L_000001c3b8eb9fa0 .functor MUXZ 58, L_000001c3b8eba220, L_000001c3b8e6f0a8, L_000001c3b8deaa90, C4<>;
L_000001c3b8eb9c80 .part L_000001c3b8eb9fa0, 0, 32;
L_000001c3b8eb7fc0 .arith/sum 32, v000001c3b8e5a7e0_0, L_000001c3b8e6fb58;
L_000001c3b8eb7a20 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6fba0;
L_000001c3b8eb72a0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6fbe8;
L_000001c3b8eb9140 .concat [ 32 16 0 0], L_000001c3b8eb9c80, L_000001c3b8e6fc30;
L_000001c3b8eb8ec0 .concat [ 6 26 0 0], L_000001c3b8e6d1d0, L_000001c3b8e6fc78;
L_000001c3b8eb91e0 .cmp/eq 32, L_000001c3b8eb8ec0, L_000001c3b8e6fcc0;
L_000001c3b8eb93c0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6fd08;
L_000001c3b8eb9460 .concat [ 32 16 0 0], L_000001c3b8ecbbe0, L_000001c3b8e6fd50;
L_000001c3b8eb8600 .concat [ 32 16 0 0], v000001c3b8e5a7e0_0, L_000001c3b8e6fd98;
L_000001c3b8eb6f80 .part L_000001c3b8eb9b40, 15, 1;
LS_000001c3b8eb7700_0_0 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_4 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_8 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_12 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_16 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_20 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_24 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_0_28 .concat [ 1 1 1 1], L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80, L_000001c3b8eb6f80;
LS_000001c3b8eb7700_1_0 .concat [ 4 4 4 4], LS_000001c3b8eb7700_0_0, LS_000001c3b8eb7700_0_4, LS_000001c3b8eb7700_0_8, LS_000001c3b8eb7700_0_12;
LS_000001c3b8eb7700_1_4 .concat [ 4 4 4 4], LS_000001c3b8eb7700_0_16, LS_000001c3b8eb7700_0_20, LS_000001c3b8eb7700_0_24, LS_000001c3b8eb7700_0_28;
L_000001c3b8eb7700 .concat [ 16 16 0 0], LS_000001c3b8eb7700_1_0, LS_000001c3b8eb7700_1_4;
L_000001c3b8eb7020 .concat [ 16 32 0 0], L_000001c3b8eb9b40, L_000001c3b8eb7700;
L_000001c3b8eb9000 .arith/sum 48, L_000001c3b8eb8600, L_000001c3b8eb7020;
L_000001c3b8eb8ba0 .functor MUXZ 48, L_000001c3b8eb9000, L_000001c3b8eb9460, L_000001c3b8ecb160, C4<>;
L_000001c3b8eb7ac0 .functor MUXZ 48, L_000001c3b8eb8ba0, L_000001c3b8eb9140, L_000001c3b8ecb8d0, C4<>;
L_000001c3b8eb70c0 .part L_000001c3b8eb7ac0, 0, 32;
L_000001c3b8eb7b60 .cmp/eq 2, v000001c3b8e5ad80_0, L_000001c3b8e6fde0;
L_000001c3b8eb7160 .cmp/eq 2, v000001c3b8e5ad80_0, L_000001c3b8e6fe28;
L_000001c3b8eb7340 .cmp/eq 2, v000001c3b8e5ad80_0, L_000001c3b8e6fe70;
L_000001c3b8eb9500 .functor MUXZ 32, L_000001c3b8e6ff00, L_000001c3b8e6feb8, L_000001c3b8eb7340, C4<>;
L_000001c3b8eb84c0 .functor MUXZ 32, L_000001c3b8eb9500, L_000001c3b8eb70c0, L_000001c3b8eb7160, C4<>;
L_000001c3b8eb6e40 .functor MUXZ 32, L_000001c3b8eb84c0, L_000001c3b8eb7fc0, L_000001c3b8eb7b60, C4<>;
L_000001c3b8eb8380 .functor MUXZ 32, L_000001c3b8ecbb70, L_000001c3b8e6ff90, L_000001c3b8ecb7f0, C4<>;
L_000001c3b8eb6ee0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e70068;
L_000001c3b8eb8740 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e700b0;
L_000001c3b8eb8880 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e700f8;
L_000001c3b8eb8240 .concat [ 16 16 0 0], L_000001c3b8eb9b40, L_000001c3b8e70140;
L_000001c3b8eb8060 .part L_000001c3b8eb9b40, 15, 1;
LS_000001c3b8eb7520_0_0 .concat [ 1 1 1 1], L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060;
LS_000001c3b8eb7520_0_4 .concat [ 1 1 1 1], L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060;
LS_000001c3b8eb7520_0_8 .concat [ 1 1 1 1], L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060;
LS_000001c3b8eb7520_0_12 .concat [ 1 1 1 1], L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060, L_000001c3b8eb8060;
L_000001c3b8eb7520 .concat [ 4 4 4 4], LS_000001c3b8eb7520_0_0, LS_000001c3b8eb7520_0_4, LS_000001c3b8eb7520_0_8, LS_000001c3b8eb7520_0_12;
L_000001c3b8eb75c0 .concat [ 16 16 0 0], L_000001c3b8eb9b40, L_000001c3b8eb7520;
L_000001c3b8eb7de0 .functor MUXZ 32, L_000001c3b8eb75c0, L_000001c3b8eb8240, L_000001c3b8ecb4e0, C4<>;
L_000001c3b8eb77a0 .concat [ 6 26 0 0], L_000001c3b8e6d1d0, L_000001c3b8e70188;
L_000001c3b8eb7840 .cmp/eq 32, L_000001c3b8eb77a0, L_000001c3b8e701d0;
L_000001c3b8eb7ca0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e70218;
L_000001c3b8eb8920 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e70260;
L_000001c3b8eb7d40 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e702a8;
L_000001c3b8eb8a60 .functor MUXZ 32, L_000001c3b8eb7de0, L_000001c3b8e702f0, L_000001c3b8eb7d40, C4<>;
L_000001c3b8eb8d80 .functor MUXZ 32, L_000001c3b8eb8a60, L_000001c3b8ebab80, L_000001c3b8ecb470, C4<>;
L_000001c3b8eb7f20 .concat [ 6 26 0 0], L_000001c3b8e6d1d0, L_000001c3b8e70338;
L_000001c3b8eb8e20 .cmp/eq 32, L_000001c3b8eb7f20, L_000001c3b8e70380;
L_000001c3b8ed0e10 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e703c8;
L_000001c3b8ed11d0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e70410;
L_000001c3b8ed25d0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e70458;
L_000001c3b8ed0d70 .functor MUXZ 32, L_000001c3b8ecbbe0, v000001c3b8e5a7e0_0, L_000001c3b8ed25d0, C4<>;
L_000001c3b8ed2530 .functor MUXZ 32, L_000001c3b8ed0d70, L_000001c3b8ecb010, L_000001c3b8ecb5c0, C4<>;
S_000001c3b8deed10 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c3b8df17d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c3b8ecaf30 .functor NOT 1, v000001c3b8dc5c60_0, C4<0>, C4<0>, C4<0>;
v000001c3b8dd5cd0_0 .net *"_ivl_0", 0 0, L_000001c3b8ecaf30;  1 drivers
v000001c3b8dd73f0_0 .net "in1", 31 0, L_000001c3b8ecb010;  alias, 1 drivers
v000001c3b8dd7850_0 .net "in2", 31 0, L_000001c3b8eb8d80;  alias, 1 drivers
v000001c3b8dd5e10_0 .net "out", 31 0, L_000001c3b8eb7e80;  alias, 1 drivers
v000001c3b8dd5eb0_0 .net "s", 0 0, v000001c3b8dc5c60_0;  alias, 1 drivers
L_000001c3b8eb7e80 .functor MUXZ 32, L_000001c3b8eb8d80, L_000001c3b8ecb010, L_000001c3b8ecaf30, C4<>;
S_000001c3b8d522d0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c3b8e52150 .param/l "RType" 0 4 2, C4<000000>;
P_000001c3b8e52188 .param/l "add" 0 4 5, C4<100000>;
P_000001c3b8e521c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c3b8e521f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c3b8e52230 .param/l "and_" 0 4 5, C4<100100>;
P_000001c3b8e52268 .param/l "andi" 0 4 8, C4<001100>;
P_000001c3b8e522a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c3b8e522d8 .param/l "bge" 0 4 10, C4<001010>;
P_000001c3b8e52310 .param/l "bgt" 0 4 10, C4<001001>;
P_000001c3b8e52348 .param/l "ble" 0 4 10, C4<000111>;
P_000001c3b8e52380 .param/l "blt" 0 4 10, C4<000110>;
P_000001c3b8e523b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c3b8e523f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c3b8e52428 .param/l "j" 0 4 12, C4<000010>;
P_000001c3b8e52460 .param/l "jal" 0 4 12, C4<000011>;
P_000001c3b8e52498 .param/l "jr" 0 4 6, C4<001000>;
P_000001c3b8e524d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c3b8e52508 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c3b8e52540 .param/l "or_" 0 4 5, C4<100101>;
P_000001c3b8e52578 .param/l "ori" 0 4 8, C4<001101>;
P_000001c3b8e525b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c3b8e525e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c3b8e52620 .param/l "slt" 0 4 5, C4<101010>;
P_000001c3b8e52658 .param/l "slti" 0 4 8, C4<101010>;
P_000001c3b8e52690 .param/l "srl" 0 4 6, C4<000010>;
P_000001c3b8e526c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c3b8e52700 .param/l "subu" 0 4 5, C4<100011>;
P_000001c3b8e52738 .param/l "sw" 0 4 8, C4<101011>;
P_000001c3b8e52770 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c3b8e527a8 .param/l "xori" 0 4 8, C4<001110>;
v000001c3b8dd5f50_0 .var "ALUOp", 3 0;
v000001c3b8dc5c60_0 .var "ALUSrc", 0 0;
v000001c3b8dc6980_0 .var "MemReadEn", 0 0;
v000001c3b8e534c0_0 .var "MemWriteEn", 0 0;
v000001c3b8e53ce0_0 .var "MemtoReg", 0 0;
v000001c3b8e53560_0 .var "RegDst", 0 0;
v000001c3b8e53060_0 .var "RegWriteEn", 0 0;
v000001c3b8e53600_0 .net "funct", 5 0, L_000001c3b8eb9640;  alias, 1 drivers
v000001c3b8e52d40_0 .var "hlt", 0 0;
v000001c3b8e54280_0 .net "opcode", 5 0, L_000001c3b8e6d1d0;  alias, 1 drivers
v000001c3b8e52b60_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  alias, 1 drivers
E_000001c3b8df2090 .event anyedge, v000001c3b8e52b60_0, v000001c3b8e54280_0, v000001c3b8e53600_0;
S_000001c3b8d76a20 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001c3b8e54800 .param/l "RType" 0 4 2, C4<000000>;
P_000001c3b8e54838 .param/l "add" 0 4 5, C4<100000>;
P_000001c3b8e54870 .param/l "addi" 0 4 8, C4<001000>;
P_000001c3b8e548a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c3b8e548e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c3b8e54918 .param/l "andi" 0 4 8, C4<001100>;
P_000001c3b8e54950 .param/l "beq" 0 4 10, C4<000100>;
P_000001c3b8e54988 .param/l "bge" 0 4 10, C4<001010>;
P_000001c3b8e549c0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001c3b8e549f8 .param/l "ble" 0 4 10, C4<000111>;
P_000001c3b8e54a30 .param/l "blt" 0 4 10, C4<000110>;
P_000001c3b8e54a68 .param/l "bne" 0 4 10, C4<000101>;
P_000001c3b8e54aa0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c3b8e54ad8 .param/l "j" 0 4 12, C4<000010>;
P_000001c3b8e54b10 .param/l "jal" 0 4 12, C4<000011>;
P_000001c3b8e54b48 .param/l "jr" 0 4 6, C4<001000>;
P_000001c3b8e54b80 .param/l "lw" 0 4 8, C4<100011>;
P_000001c3b8e54bb8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c3b8e54bf0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c3b8e54c28 .param/l "ori" 0 4 8, C4<001101>;
P_000001c3b8e54c60 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c3b8e54c98 .param/l "sll" 0 4 6, C4<000000>;
P_000001c3b8e54cd0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c3b8e54d08 .param/l "slti" 0 4 8, C4<101010>;
P_000001c3b8e54d40 .param/l "srl" 0 4 6, C4<000010>;
P_000001c3b8e54d78 .param/l "sub" 0 4 5, C4<100010>;
P_000001c3b8e54db0 .param/l "subu" 0 4 5, C4<100011>;
P_000001c3b8e54de8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c3b8e54e20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c3b8e54e58 .param/l "xori" 0 4 8, C4<001110>;
L_000001c3b8dea8d0 .functor NOT 1, v000001c3b8e6cf50_0, C4<0>, C4<0>, C4<0>;
L_000001c3b8dea780 .functor OR 1, L_000001c3b8eba0e0, L_000001c3b8ebaa40, C4<0>, C4<0>;
L_000001c3b8deb2e0 .functor OR 1, L_000001c3b8dea780, L_000001c3b8eb9f00, C4<0>, C4<0>;
L_000001c3b8deab00 .functor OR 1, L_000001c3b8deb2e0, L_000001c3b8eb98c0, C4<0>, C4<0>;
L_000001c3b8dea860 .functor OR 1, L_000001c3b8deab00, L_000001c3b8ebaae0, C4<0>, C4<0>;
L_000001c3b8dea940 .functor OR 1, L_000001c3b8dea860, L_000001c3b8eb9dc0, C4<0>, C4<0>;
L_000001c3b8deab70 .functor OR 1, L_000001c3b8dea940, L_000001c3b8eb96e0, C4<0>, C4<0>;
L_000001c3b8deabe0 .functor OR 1, L_000001c3b8deab70, L_000001c3b8eb9aa0, C4<0>, C4<0>;
L_000001c3b8deae80 .functor OR 1, L_000001c3b8deabe0, L_000001c3b8eb9780, C4<0>, C4<0>;
L_000001c3b8dead30 .functor OR 1, L_000001c3b8deae80, L_000001c3b8eb9e60, C4<0>, C4<0>;
L_000001c3b8deac50 .functor OR 1, L_000001c3b8dead30, L_000001c3b8eba2c0, C4<0>, C4<0>;
L_000001c3b8deada0 .functor OR 1, L_000001c3b8deac50, L_000001c3b8eb9960, C4<0>, C4<0>;
L_000001c3b8deb040 .functor OR 1, L_000001c3b8deada0, L_000001c3b8eb9820, C4<0>, C4<0>;
L_000001c3b8deb190 .functor OR 1, L_000001c3b8eb9d20, L_000001c3b8eba680, C4<0>, C4<0>;
L_000001c3b8deafd0 .functor OR 1, L_000001c3b8deb190, L_000001c3b8eba400, C4<0>, C4<0>;
L_000001c3b8deb120 .functor OR 1, L_000001c3b8deafd0, L_000001c3b8eba360, C4<0>, C4<0>;
L_000001c3b8dc5160 .functor OR 1, L_000001c3b8deb120, L_000001c3b8eb8f60, C4<0>, C4<0>;
L_000001c3b8ecb390 .functor OR 1, L_000001c3b8dc5160, L_000001c3b8eb9320, C4<0>, C4<0>;
L_000001c3b8ecb9b0 .functor OR 1, L_000001c3b8ecb390, L_000001c3b8eb87e0, C4<0>, C4<0>;
L_000001c3b8ecbcc0 .functor OR 1, L_000001c3b8ecb9b0, L_000001c3b8eb82e0, C4<0>, C4<0>;
L_000001c3b8ecb2b0 .functor OR 1, L_000001c3b8ecbcc0, L_000001c3b8eb8b00, C4<0>, C4<0>;
L_000001c3b8ecb940 .functor OR 1, L_000001c3b8ecb2b0, L_000001c3b8eb95a0, C4<0>, C4<0>;
L_000001c3b8ecb780 .functor OR 1, L_000001c3b8ecb940, L_000001c3b8eb78e0, C4<0>, C4<0>;
L_000001c3b8ecb320 .functor OR 1, L_000001c3b8ecb780, L_000001c3b8eb7660, C4<0>, C4<0>;
L_000001c3b8ecb0f0 .functor OR 1, L_000001c3b8ecb320, L_000001c3b8eb8ce0, C4<0>, C4<0>;
L_000001c3b8ecba20 .functor OR 1, L_000001c3b8ecb0f0, L_000001c3b8eb90a0, C4<0>, C4<0>;
L_000001c3b8ecb400 .functor OR 1, L_000001c3b8ecba20, L_000001c3b8eb7980, C4<0>, C4<0>;
L_000001c3b8ecaec0 .functor OR 1, L_000001c3b8ecb400, L_000001c3b8eb9280, C4<0>, C4<0>;
v000001c3b8e54500_0 .net "PC", 31 0, v000001c3b8e5a7e0_0;  alias, 1 drivers
v000001c3b8e54140_0 .net *"_ivl_0", 0 0, L_000001c3b8dea8d0;  1 drivers
v000001c3b8e53d80_0 .net *"_ivl_10", 0 0, L_000001c3b8eba180;  1 drivers
v000001c3b8e53380_0 .net *"_ivl_100", 0 0, L_000001c3b8eba680;  1 drivers
v000001c3b8e545a0_0 .net *"_ivl_103", 0 0, L_000001c3b8deb190;  1 drivers
L_000001c3b8e6f6d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53420_0 .net/2u *"_ivl_104", 5 0, L_000001c3b8e6f6d8;  1 drivers
v000001c3b8e531a0_0 .net *"_ivl_106", 0 0, L_000001c3b8eba400;  1 drivers
v000001c3b8e536a0_0 .net *"_ivl_109", 0 0, L_000001c3b8deafd0;  1 drivers
L_000001c3b8e6f720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c3b8e52980_0 .net/2u *"_ivl_110", 5 0, L_000001c3b8e6f720;  1 drivers
v000001c3b8e53e20_0 .net *"_ivl_112", 0 0, L_000001c3b8eba360;  1 drivers
v000001c3b8e54640_0 .net *"_ivl_115", 0 0, L_000001c3b8deb120;  1 drivers
L_000001c3b8e6f768 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53740_0 .net/2u *"_ivl_116", 5 0, L_000001c3b8e6f768;  1 drivers
v000001c3b8e53ec0_0 .net *"_ivl_118", 0 0, L_000001c3b8eb8f60;  1 drivers
L_000001c3b8e6f210 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e52840_0 .net/2u *"_ivl_12", 5 0, L_000001c3b8e6f210;  1 drivers
v000001c3b8e546e0_0 .net *"_ivl_121", 0 0, L_000001c3b8dc5160;  1 drivers
L_000001c3b8e6f7b0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53c40_0 .net/2u *"_ivl_122", 5 0, L_000001c3b8e6f7b0;  1 drivers
v000001c3b8e54000_0 .net *"_ivl_124", 0 0, L_000001c3b8eb9320;  1 drivers
v000001c3b8e540a0_0 .net *"_ivl_127", 0 0, L_000001c3b8ecb390;  1 drivers
L_000001c3b8e6f7f8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001c3b8e528e0_0 .net/2u *"_ivl_128", 5 0, L_000001c3b8e6f7f8;  1 drivers
v000001c3b8e53240_0 .net *"_ivl_130", 0 0, L_000001c3b8eb87e0;  1 drivers
v000001c3b8e537e0_0 .net *"_ivl_133", 0 0, L_000001c3b8ecb9b0;  1 drivers
L_000001c3b8e6f840 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001c3b8e52e80_0 .net/2u *"_ivl_134", 5 0, L_000001c3b8e6f840;  1 drivers
v000001c3b8e53880_0 .net *"_ivl_136", 0 0, L_000001c3b8eb82e0;  1 drivers
v000001c3b8e53920_0 .net *"_ivl_139", 0 0, L_000001c3b8ecbcc0;  1 drivers
v000001c3b8e532e0_0 .net *"_ivl_14", 0 0, L_000001c3b8eba0e0;  1 drivers
L_000001c3b8e6f888 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53b00_0 .net/2u *"_ivl_140", 5 0, L_000001c3b8e6f888;  1 drivers
v000001c3b8e54460_0 .net *"_ivl_142", 0 0, L_000001c3b8eb8b00;  1 drivers
v000001c3b8e52a20_0 .net *"_ivl_145", 0 0, L_000001c3b8ecb2b0;  1 drivers
L_000001c3b8e6f8d0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001c3b8e52ac0_0 .net/2u *"_ivl_146", 5 0, L_000001c3b8e6f8d0;  1 drivers
v000001c3b8e52c00_0 .net *"_ivl_148", 0 0, L_000001c3b8eb95a0;  1 drivers
v000001c3b8e539c0_0 .net *"_ivl_151", 0 0, L_000001c3b8ecb940;  1 drivers
L_000001c3b8e6f918 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53a60_0 .net/2u *"_ivl_152", 5 0, L_000001c3b8e6f918;  1 drivers
v000001c3b8e53f60_0 .net *"_ivl_154", 0 0, L_000001c3b8eb78e0;  1 drivers
v000001c3b8e52f20_0 .net *"_ivl_157", 0 0, L_000001c3b8ecb780;  1 drivers
L_000001c3b8e6f960 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53ba0_0 .net/2u *"_ivl_158", 5 0, L_000001c3b8e6f960;  1 drivers
L_000001c3b8e6f258 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e541e0_0 .net/2u *"_ivl_16", 5 0, L_000001c3b8e6f258;  1 drivers
v000001c3b8e54320_0 .net *"_ivl_160", 0 0, L_000001c3b8eb7660;  1 drivers
v000001c3b8e52fc0_0 .net *"_ivl_163", 0 0, L_000001c3b8ecb320;  1 drivers
L_000001c3b8e6f9a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e543c0_0 .net/2u *"_ivl_164", 5 0, L_000001c3b8e6f9a8;  1 drivers
v000001c3b8e52ca0_0 .net *"_ivl_166", 0 0, L_000001c3b8eb8ce0;  1 drivers
v000001c3b8e52de0_0 .net *"_ivl_169", 0 0, L_000001c3b8ecb0f0;  1 drivers
L_000001c3b8e6f9f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e53100_0 .net/2u *"_ivl_170", 5 0, L_000001c3b8e6f9f0;  1 drivers
v000001c3b8e54ef0_0 .net *"_ivl_172", 0 0, L_000001c3b8eb90a0;  1 drivers
v000001c3b8e561b0_0 .net *"_ivl_175", 0 0, L_000001c3b8ecba20;  1 drivers
L_000001c3b8e6fa38 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e56110_0 .net/2u *"_ivl_176", 5 0, L_000001c3b8e6fa38;  1 drivers
v000001c3b8e55030_0 .net *"_ivl_178", 0 0, L_000001c3b8eb7980;  1 drivers
v000001c3b8e55b70_0 .net *"_ivl_18", 0 0, L_000001c3b8ebaa40;  1 drivers
v000001c3b8e55a30_0 .net *"_ivl_181", 0 0, L_000001c3b8ecb400;  1 drivers
L_000001c3b8e6fa80 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55670_0 .net/2u *"_ivl_182", 5 0, L_000001c3b8e6fa80;  1 drivers
v000001c3b8e56250_0 .net *"_ivl_184", 0 0, L_000001c3b8eb9280;  1 drivers
v000001c3b8e56930_0 .net *"_ivl_187", 0 0, L_000001c3b8ecaec0;  1 drivers
L_000001c3b8e6fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c3b8e550d0_0 .net/2u *"_ivl_188", 0 0, L_000001c3b8e6fac8;  1 drivers
L_000001c3b8e6fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c3b8e566b0_0 .net/2u *"_ivl_190", 0 0, L_000001c3b8e6fb10;  1 drivers
v000001c3b8e552b0_0 .net *"_ivl_192", 0 0, L_000001c3b8eb7200;  1 drivers
v000001c3b8e56390_0 .net *"_ivl_194", 0 0, L_000001c3b8eb8560;  1 drivers
L_000001c3b8e6f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c3b8e56430_0 .net/2u *"_ivl_2", 0 0, L_000001c3b8e6f138;  1 drivers
v000001c3b8e562f0_0 .net *"_ivl_21", 0 0, L_000001c3b8dea780;  1 drivers
L_000001c3b8e6f2a0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55f30_0 .net/2u *"_ivl_22", 5 0, L_000001c3b8e6f2a0;  1 drivers
v000001c3b8e55fd0_0 .net *"_ivl_24", 0 0, L_000001c3b8eb9f00;  1 drivers
v000001c3b8e56070_0 .net *"_ivl_27", 0 0, L_000001c3b8deb2e0;  1 drivers
L_000001c3b8e6f2e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e557b0_0 .net/2u *"_ivl_28", 5 0, L_000001c3b8e6f2e8;  1 drivers
v000001c3b8e564d0_0 .net *"_ivl_30", 0 0, L_000001c3b8eb98c0;  1 drivers
v000001c3b8e56570_0 .net *"_ivl_33", 0 0, L_000001c3b8deab00;  1 drivers
L_000001c3b8e6f330 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001c3b8e569d0_0 .net/2u *"_ivl_34", 5 0, L_000001c3b8e6f330;  1 drivers
v000001c3b8e55350_0 .net *"_ivl_36", 0 0, L_000001c3b8ebaae0;  1 drivers
v000001c3b8e54f90_0 .net *"_ivl_39", 0 0, L_000001c3b8dea860;  1 drivers
v000001c3b8e553f0_0 .net *"_ivl_4", 31 0, L_000001c3b8eba540;  1 drivers
L_000001c3b8e6f378 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001c3b8e56c50_0 .net/2u *"_ivl_40", 5 0, L_000001c3b8e6f378;  1 drivers
v000001c3b8e55c10_0 .net *"_ivl_42", 0 0, L_000001c3b8eb9dc0;  1 drivers
v000001c3b8e56610_0 .net *"_ivl_45", 0 0, L_000001c3b8dea940;  1 drivers
L_000001c3b8e6f3c0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001c3b8e56750_0 .net/2u *"_ivl_46", 5 0, L_000001c3b8e6f3c0;  1 drivers
v000001c3b8e55490_0 .net *"_ivl_48", 0 0, L_000001c3b8eb96e0;  1 drivers
v000001c3b8e55530_0 .net *"_ivl_51", 0 0, L_000001c3b8deab70;  1 drivers
L_000001c3b8e6f408 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001c3b8e56cf0_0 .net/2u *"_ivl_52", 5 0, L_000001c3b8e6f408;  1 drivers
v000001c3b8e555d0_0 .net *"_ivl_54", 0 0, L_000001c3b8eb9aa0;  1 drivers
v000001c3b8e55170_0 .net *"_ivl_57", 0 0, L_000001c3b8deabe0;  1 drivers
L_000001c3b8e6f450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55ad0_0 .net/2u *"_ivl_58", 5 0, L_000001c3b8e6f450;  1 drivers
v000001c3b8e56d90_0 .net *"_ivl_60", 0 0, L_000001c3b8eb9780;  1 drivers
v000001c3b8e55210_0 .net *"_ivl_63", 0 0, L_000001c3b8deae80;  1 drivers
L_000001c3b8e6f498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55710_0 .net/2u *"_ivl_64", 5 0, L_000001c3b8e6f498;  1 drivers
v000001c3b8e55850_0 .net *"_ivl_66", 0 0, L_000001c3b8eb9e60;  1 drivers
v000001c3b8e56bb0_0 .net *"_ivl_69", 0 0, L_000001c3b8dead30;  1 drivers
L_000001c3b8e6f180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e567f0_0 .net *"_ivl_7", 25 0, L_000001c3b8e6f180;  1 drivers
L_000001c3b8e6f4e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e558f0_0 .net/2u *"_ivl_70", 5 0, L_000001c3b8e6f4e0;  1 drivers
v000001c3b8e55990_0 .net *"_ivl_72", 0 0, L_000001c3b8eba2c0;  1 drivers
v000001c3b8e55cb0_0 .net *"_ivl_75", 0 0, L_000001c3b8deac50;  1 drivers
L_000001c3b8e6f528 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55d50_0 .net/2u *"_ivl_76", 5 0, L_000001c3b8e6f528;  1 drivers
v000001c3b8e56890_0 .net *"_ivl_78", 0 0, L_000001c3b8eb9960;  1 drivers
L_000001c3b8e6f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55df0_0 .net/2u *"_ivl_8", 31 0, L_000001c3b8e6f1c8;  1 drivers
v000001c3b8e56a70_0 .net *"_ivl_81", 0 0, L_000001c3b8deada0;  1 drivers
L_000001c3b8e6f570 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001c3b8e55e90_0 .net/2u *"_ivl_82", 5 0, L_000001c3b8e6f570;  1 drivers
v000001c3b8e56b10_0 .net *"_ivl_84", 0 0, L_000001c3b8eb9820;  1 drivers
v000001c3b8e58080_0 .net *"_ivl_87", 0 0, L_000001c3b8deb040;  1 drivers
L_000001c3b8e6f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c3b8e57d60_0 .net/2u *"_ivl_88", 0 0, L_000001c3b8e6f5b8;  1 drivers
L_000001c3b8e6f600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c3b8e57720_0 .net/2u *"_ivl_90", 0 0, L_000001c3b8e6f600;  1 drivers
v000001c3b8e570e0_0 .net *"_ivl_92", 0 0, L_000001c3b8eba5e0;  1 drivers
L_000001c3b8e6f648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e57ea0_0 .net/2u *"_ivl_94", 5 0, L_000001c3b8e6f648;  1 drivers
v000001c3b8e57e00_0 .net *"_ivl_96", 0 0, L_000001c3b8eb9d20;  1 drivers
L_000001c3b8e6f690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c3b8e58b20_0 .net/2u *"_ivl_98", 5 0, L_000001c3b8e6f690;  1 drivers
v000001c3b8e57a40_0 .net "clk", 0 0, L_000001c3b8dea710;  alias, 1 drivers
v000001c3b8e57f40_0 .net "excep_flag", 0 0, L_000001c3b8eb8100;  alias, 1 drivers
v000001c3b8e57900_0 .net "funct", 5 0, L_000001c3b8eb9640;  alias, 1 drivers
v000001c3b8e57ae0_0 .net "opcode", 5 0, L_000001c3b8e6d1d0;  alias, 1 drivers
v000001c3b8e56f00_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  alias, 1 drivers
L_000001c3b8eba540 .concat [ 6 26 0 0], L_000001c3b8e6d1d0, L_000001c3b8e6f180;
L_000001c3b8eba180 .cmp/eq 32, L_000001c3b8eba540, L_000001c3b8e6f1c8;
L_000001c3b8eba0e0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f210;
L_000001c3b8ebaa40 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f258;
L_000001c3b8eb9f00 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f2a0;
L_000001c3b8eb98c0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f2e8;
L_000001c3b8ebaae0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f330;
L_000001c3b8eb9dc0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f378;
L_000001c3b8eb96e0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f3c0;
L_000001c3b8eb9aa0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f408;
L_000001c3b8eb9780 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f450;
L_000001c3b8eb9e60 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f498;
L_000001c3b8eba2c0 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f4e0;
L_000001c3b8eb9960 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f528;
L_000001c3b8eb9820 .cmp/eq 6, L_000001c3b8eb9640, L_000001c3b8e6f570;
L_000001c3b8eba5e0 .functor MUXZ 1, L_000001c3b8e6f600, L_000001c3b8e6f5b8, L_000001c3b8deb040, C4<>;
L_000001c3b8eb9d20 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f648;
L_000001c3b8eba680 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f690;
L_000001c3b8eba400 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f6d8;
L_000001c3b8eba360 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f720;
L_000001c3b8eb8f60 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f768;
L_000001c3b8eb9320 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f7b0;
L_000001c3b8eb87e0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f7f8;
L_000001c3b8eb82e0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f840;
L_000001c3b8eb8b00 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f888;
L_000001c3b8eb95a0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f8d0;
L_000001c3b8eb78e0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f918;
L_000001c3b8eb7660 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f960;
L_000001c3b8eb8ce0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f9a8;
L_000001c3b8eb90a0 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6f9f0;
L_000001c3b8eb7980 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6fa38;
L_000001c3b8eb9280 .cmp/eq 6, L_000001c3b8e6d1d0, L_000001c3b8e6fa80;
L_000001c3b8eb7200 .functor MUXZ 1, L_000001c3b8e6fb10, L_000001c3b8e6fac8, L_000001c3b8ecaec0, C4<>;
L_000001c3b8eb8560 .functor MUXZ 1, L_000001c3b8eb7200, L_000001c3b8eba5e0, L_000001c3b8eba180, C4<>;
L_000001c3b8eb8100 .functor MUXZ 1, L_000001c3b8eb8560, L_000001c3b8e6f138, L_000001c3b8dea8d0, C4<>;
S_000001c3b8d76bb0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001c3b8ecbb70 .functor BUFZ 32, L_000001c3b8eb86a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58440 .array "InstMem", 0 1023, 31 0;
v000001c3b8e57fe0_0 .net *"_ivl_0", 31 0, L_000001c3b8eb86a0;  1 drivers
v000001c3b8e58800_0 .net *"_ivl_3", 9 0, L_000001c3b8eb73e0;  1 drivers
v000001c3b8e58bc0_0 .net *"_ivl_4", 11 0, L_000001c3b8eb8c40;  1 drivers
L_000001c3b8e6ff48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3b8e57c20_0 .net *"_ivl_7", 1 0, L_000001c3b8e6ff48;  1 drivers
v000001c3b8e57180_0 .net "address", 31 0, v000001c3b8e5a7e0_0;  alias, 1 drivers
v000001c3b8e58da0_0 .var/i "i", 31 0;
v000001c3b8e577c0_0 .net "q", 31 0, L_000001c3b8ecbb70;  alias, 1 drivers
L_000001c3b8eb86a0 .array/port v000001c3b8e58440, L_000001c3b8eb8c40;
L_000001c3b8eb73e0 .part v000001c3b8e5a7e0_0, 0, 10;
L_000001c3b8eb8c40 .concat [ 10 2 0 0], L_000001c3b8eb73e0, L_000001c3b8e6ff48;
S_000001c3b8d6e0b0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001c3b8ecbbe0 .functor BUFZ 32, L_000001c3b8eb81a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c3b8ecb010 .functor BUFZ 32, L_000001c3b8eb8420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_1 .array/port v000001c3b8e58940, 1;
L_000001c3b8ecb1d0 .functor BUFZ 32, v000001c3b8e58940_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_2 .array/port v000001c3b8e58940, 2;
L_000001c3b8ecbd30 .functor BUFZ 32, v000001c3b8e58940_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_3 .array/port v000001c3b8e58940, 3;
L_000001c3b8ecbc50 .functor BUFZ 32, v000001c3b8e58940_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_4 .array/port v000001c3b8e58940, 4;
L_000001c3b8ecae50 .functor BUFZ 32, v000001c3b8e58940_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_5 .array/port v000001c3b8e58940, 5;
L_000001c3b8ecafa0 .functor BUFZ 32, v000001c3b8e58940_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e58940_6 .array/port v000001c3b8e58940, 6;
L_000001c3b8ecbb00 .functor BUFZ 32, v000001c3b8e58940_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c3b8e56fa0_0 .net *"_ivl_0", 31 0, L_000001c3b8eb81a0;  1 drivers
v000001c3b8e58a80_0 .net *"_ivl_10", 6 0, L_000001c3b8eb7c00;  1 drivers
L_000001c3b8e70020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3b8e57040_0 .net *"_ivl_13", 1 0, L_000001c3b8e70020;  1 drivers
v000001c3b8e584e0_0 .net *"_ivl_2", 6 0, L_000001c3b8eb89c0;  1 drivers
L_000001c3b8e6ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c3b8e572c0_0 .net *"_ivl_5", 1 0, L_000001c3b8e6ffd8;  1 drivers
v000001c3b8e57cc0_0 .net *"_ivl_8", 31 0, L_000001c3b8eb8420;  1 drivers
v000001c3b8e57860_0 .net "clk", 0 0, L_000001c3b8dea710;  alias, 1 drivers
v000001c3b8e57400_0 .var/i "i", 31 0;
v000001c3b8e589e0_0 .net "readData1", 31 0, L_000001c3b8ecbbe0;  alias, 1 drivers
v000001c3b8e58260_0 .net "readData2", 31 0, L_000001c3b8ecb010;  alias, 1 drivers
v000001c3b8e57220_0 .net "readRegister1", 4 0, L_000001c3b8eba040;  alias, 1 drivers
v000001c3b8e57360_0 .net "readRegister2", 4 0, L_000001c3b8eba7c0;  alias, 1 drivers
v000001c3b8e58940 .array "registers", 31 0, 31 0;
v000001c3b8e58c60_0 .net "regs0", 31 0, L_000001c3b8ecb1d0;  alias, 1 drivers
v000001c3b8e581c0_0 .net "regs1", 31 0, L_000001c3b8ecbd30;  alias, 1 drivers
v000001c3b8e58120_0 .net "regs2", 31 0, L_000001c3b8ecbc50;  alias, 1 drivers
v000001c3b8e58760_0 .net "regs3", 31 0, L_000001c3b8ecae50;  alias, 1 drivers
v000001c3b8e574a0_0 .net "regs4", 31 0, L_000001c3b8ecafa0;  alias, 1 drivers
v000001c3b8e579a0_0 .net "regs5", 31 0, L_000001c3b8ecbb00;  alias, 1 drivers
v000001c3b8e58d00_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  alias, 1 drivers
v000001c3b8e57540_0 .net "we", 0 0, v000001c3b8e53060_0;  alias, 1 drivers
v000001c3b8e575e0_0 .net "writeData", 31 0, L_000001c3b8ed1b30;  alias, 1 drivers
v000001c3b8e58300_0 .net "writeRegister", 4 0, L_000001c3b8eb7480;  alias, 1 drivers
E_000001c3b8df1690/0 .event negedge, v000001c3b8e52b60_0;
E_000001c3b8df1690/1 .event posedge, v000001c3b8e57a40_0;
E_000001c3b8df1690 .event/or E_000001c3b8df1690/0, E_000001c3b8df1690/1;
L_000001c3b8eb81a0 .array/port v000001c3b8e58940, L_000001c3b8eb89c0;
L_000001c3b8eb89c0 .concat [ 5 2 0 0], L_000001c3b8eba040, L_000001c3b8e6ffd8;
L_000001c3b8eb8420 .array/port v000001c3b8e58940, L_000001c3b8eb7c00;
L_000001c3b8eb7c00 .concat [ 5 2 0 0], L_000001c3b8eba7c0, L_000001c3b8e70020;
S_000001c3b8d6e240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001c3b8d6e0b0;
 .timescale 0 0;
v000001c3b8e586c0_0 .var/i "i", 31 0;
S_000001c3b8d39ad0 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c3b8df2010 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c3b8ecb240 .functor NOT 1, v000001c3b8e53560_0, C4<0>, C4<0>, C4<0>;
v000001c3b8e57b80_0 .net *"_ivl_0", 0 0, L_000001c3b8ecb240;  1 drivers
v000001c3b8e57680_0 .net "in1", 4 0, L_000001c3b8eba7c0;  alias, 1 drivers
v000001c3b8e583a0_0 .net "in2", 4 0, L_000001c3b8eba4a0;  alias, 1 drivers
v000001c3b8e58580_0 .net "out", 4 0, L_000001c3b8eb7480;  alias, 1 drivers
v000001c3b8e58620_0 .net "s", 0 0, v000001c3b8e53560_0;  alias, 1 drivers
L_000001c3b8eb7480 .functor MUXZ 5, L_000001c3b8eba4a0, L_000001c3b8eba7c0, L_000001c3b8ecb240, C4<>;
S_000001c3b8d39c60 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c3b8df1450 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c3b8ecb630 .functor NOT 1, v000001c3b8e53ce0_0, C4<0>, C4<0>, C4<0>;
v000001c3b8e588a0_0 .net *"_ivl_0", 0 0, L_000001c3b8ecb630;  1 drivers
v000001c3b8e5a600_0 .net "in1", 31 0, v000001c3b8e59fc0_0;  alias, 1 drivers
v000001c3b8e5b820_0 .net "in2", 31 0, v000001c3b8e5a060_0;  alias, 1 drivers
v000001c3b8e5a380_0 .net "out", 31 0, L_000001c3b8ed1b30;  alias, 1 drivers
v000001c3b8e5a880_0 .net "s", 0 0, v000001c3b8e53ce0_0;  alias, 1 drivers
L_000001c3b8ed1b30 .functor MUXZ 32, v000001c3b8e5a060_0, v000001c3b8e59fc0_0, L_000001c3b8ecb630, C4<>;
S_000001c3b8d36af0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c3b8d36c80 .param/l "ADD" 0 10 12, C4<0000>;
P_000001c3b8d36cb8 .param/l "AND" 0 10 12, C4<0010>;
P_000001c3b8d36cf0 .param/l "NOR" 0 10 12, C4<0101>;
P_000001c3b8d36d28 .param/l "OR" 0 10 12, C4<0011>;
P_000001c3b8d36d60 .param/l "SGT" 0 10 12, C4<0111>;
P_000001c3b8d36d98 .param/l "SLL" 0 10 12, C4<1000>;
P_000001c3b8d36dd0 .param/l "SLT" 0 10 12, C4<0110>;
P_000001c3b8d36e08 .param/l "SRL" 0 10 12, C4<1001>;
P_000001c3b8d36e40 .param/l "SUB" 0 10 12, C4<0001>;
P_000001c3b8d36e78 .param/l "XOR" 0 10 12, C4<0100>;
P_000001c3b8d36eb0 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001c3b8d36ee8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001c3b8e704a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c3b8e5baa0_0 .net/2u *"_ivl_0", 31 0, L_000001c3b8e704a0;  1 drivers
v000001c3b8e5a6a0_0 .net "opSel", 3 0, v000001c3b8dd5f50_0;  alias, 1 drivers
v000001c3b8e5a420_0 .net "operand1", 31 0, L_000001c3b8ed2530;  alias, 1 drivers
v000001c3b8e5bc80_0 .net "operand2", 31 0, L_000001c3b8eb7e80;  alias, 1 drivers
v000001c3b8e59fc0_0 .var "result", 31 0;
v000001c3b8e5b1e0_0 .net "zero", 0 0, L_000001c3b8ed18b0;  alias, 1 drivers
E_000001c3b8df16d0 .event anyedge, v000001c3b8dd5f50_0, v000001c3b8e5a420_0, v000001c3b8dd5e10_0;
L_000001c3b8ed18b0 .cmp/eq 32, v000001c3b8e59fc0_0, L_000001c3b8e704a0;
S_000001c3b8d6a300 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c3b8e5bee0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c3b8e5bf18 .param/l "add" 0 4 5, C4<100000>;
P_000001c3b8e5bf50 .param/l "addi" 0 4 8, C4<001000>;
P_000001c3b8e5bf88 .param/l "addu" 0 4 5, C4<100001>;
P_000001c3b8e5bfc0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c3b8e5bff8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c3b8e5c030 .param/l "beq" 0 4 10, C4<000100>;
P_000001c3b8e5c068 .param/l "bge" 0 4 10, C4<001010>;
P_000001c3b8e5c0a0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001c3b8e5c0d8 .param/l "ble" 0 4 10, C4<000111>;
P_000001c3b8e5c110 .param/l "blt" 0 4 10, C4<000110>;
P_000001c3b8e5c148 .param/l "bne" 0 4 10, C4<000101>;
P_000001c3b8e5c180 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c3b8e5c1b8 .param/l "j" 0 4 12, C4<000010>;
P_000001c3b8e5c1f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c3b8e5c228 .param/l "jr" 0 4 6, C4<001000>;
P_000001c3b8e5c260 .param/l "lw" 0 4 8, C4<100011>;
P_000001c3b8e5c298 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c3b8e5c2d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c3b8e5c308 .param/l "ori" 0 4 8, C4<001101>;
P_000001c3b8e5c340 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c3b8e5c378 .param/l "sll" 0 4 6, C4<000000>;
P_000001c3b8e5c3b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c3b8e5c3e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c3b8e5c420 .param/l "srl" 0 4 6, C4<000010>;
P_000001c3b8e5c458 .param/l "sub" 0 4 5, C4<100010>;
P_000001c3b8e5c490 .param/l "subu" 0 4 5, C4<100011>;
P_000001c3b8e5c4c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c3b8e5c500 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c3b8e5c538 .param/l "xori" 0 4 8, C4<001110>;
v000001c3b8e5ad80_0 .var "PCsrc", 1 0;
v000001c3b8e5b500_0 .net "excep_flag", 0 0, L_000001c3b8eb8100;  alias, 1 drivers
v000001c3b8e5a740_0 .net "funct", 5 0, L_000001c3b8eb9640;  alias, 1 drivers
v000001c3b8e5a240_0 .net "opcode", 5 0, L_000001c3b8e6d1d0;  alias, 1 drivers
v000001c3b8e5b000_0 .net "operand1", 31 0, L_000001c3b8ecbbe0;  alias, 1 drivers
v000001c3b8e5a1a0_0 .net "operand2", 31 0, L_000001c3b8eb7e80;  alias, 1 drivers
v000001c3b8e5ba00_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  alias, 1 drivers
E_000001c3b8df1910/0 .event anyedge, v000001c3b8e52b60_0, v000001c3b8e57f40_0, v000001c3b8e54280_0, v000001c3b8e589e0_0;
E_000001c3b8df1910/1 .event anyedge, v000001c3b8dd5e10_0, v000001c3b8e53600_0;
E_000001c3b8df1910 .event/or E_000001c3b8df1910/0, E_000001c3b8df1910/1;
S_000001c3b8d6a490 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c3b8e59f20 .array "DataMem", 0 1023, 31 0;
v000001c3b8e5b140_0 .net "address", 31 0, v000001c3b8e59fc0_0;  alias, 1 drivers
v000001c3b8e5a2e0_0 .net "clock", 0 0, L_000001c3b8dea710;  alias, 1 drivers
v000001c3b8e5b8c0_0 .net "data", 31 0, L_000001c3b8ecb010;  alias, 1 drivers
v000001c3b8e5a560_0 .var/i "i", 31 0;
v000001c3b8e5a060_0 .var "q", 31 0;
v000001c3b8e5a100_0 .net "rden", 0 0, v000001c3b8dc6980_0;  alias, 1 drivers
v000001c3b8e5b6e0_0 .net "wren", 0 0, v000001c3b8e534c0_0;  alias, 1 drivers
E_000001c3b8df1310 .event negedge, v000001c3b8e57a40_0;
S_000001c3b8d63190 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001c3b8d52140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c3b8df1750 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001c3b8e5a4c0_0 .net "PCin", 31 0, L_000001c3b8eb6e40;  alias, 1 drivers
v000001c3b8e5a7e0_0 .var "PCout", 31 0;
v000001c3b8e5ac40_0 .net "clk", 0 0, L_000001c3b8dea710;  alias, 1 drivers
v000001c3b8e5b320_0 .net "rst", 0 0, v000001c3b8e6cf50_0;  alias, 1 drivers
    .scope S_000001c3b8d6a300;
T_0 ;
    %wait E_000001c3b8df1910;
    %load/vec4 v000001c3b8e5ba00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c3b8e5ad80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c3b8e5b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c3b8e5ad80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001c3b8e5b000_0;
    %load/vec4 v000001c3b8e5a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001c3b8e5b000_0;
    %load/vec4 v000001c3b8e5a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001c3b8e5b000_0;
    %load/vec4 v000001c3b8e5a1a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001c3b8e5b000_0;
    %load/vec4 v000001c3b8e5a1a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001c3b8e5a1a0_0;
    %load/vec4 v000001c3b8e5b000_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001c3b8e5a1a0_0;
    %load/vec4 v000001c3b8e5b000_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c3b8e5a240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001c3b8e5a740_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c3b8e5ad80_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c3b8e5ad80_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c3b8d63190;
T_1 ;
    %wait E_000001c3b8df1690;
    %load/vec4 v000001c3b8e5b320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c3b8e5a7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c3b8e5a4c0_0;
    %assign/vec4 v000001c3b8e5a7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c3b8d76bb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3b8e58da0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c3b8e58da0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c3b8e58da0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %load/vec4 v000001c3b8e58da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3b8e58da0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58440, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c3b8d522d0;
T_3 ;
    %wait E_000001c3b8df2090;
    %load/vec4 v000001c3b8e52b60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c3b8e52d40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c3b8e534c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c3b8e53ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c3b8dc6980_0, 0;
    %assign/vec4 v000001c3b8e53560_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c3b8e52d40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c3b8dd5f50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c3b8dc5c60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c3b8e53060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c3b8e534c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c3b8e53ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c3b8dc6980_0, 0, 1;
    %store/vec4 v000001c3b8e53560_0, 0, 1;
    %load/vec4 v000001c3b8e54280_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e52d40_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %load/vec4 v000001c3b8e53600_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c3b8e53560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc6980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e53ce0_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8e534c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c3b8dc5c60_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c3b8dd5f50_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c3b8d6e0b0;
T_4 ;
    %wait E_000001c3b8df1690;
    %fork t_1, S_000001c3b8d6e240;
    %jmp t_0;
    .scope S_000001c3b8d6e240;
t_1 ;
    %load/vec4 v000001c3b8e58d00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3b8e586c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c3b8e586c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c3b8e586c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58940, 0, 4;
    %load/vec4 v000001c3b8e586c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3b8e586c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c3b8e57540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c3b8e575e0_0;
    %load/vec4 v000001c3b8e58300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58940, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e58940, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c3b8d6e0b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c3b8d6e0b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3b8e57400_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c3b8e57400_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c3b8e57400_0;
    %ix/getv/s 4, v000001c3b8e57400_0;
    %load/vec4a v000001c3b8e58940, 4;
    %ix/getv/s 4, v000001c3b8e57400_0;
    %load/vec4a v000001c3b8e58940, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c3b8e57400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3b8e57400_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c3b8d36af0;
T_6 ;
    %wait E_000001c3b8df16d0;
    %load/vec4 v000001c3b8e5a6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %add;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %sub;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %and;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %or;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %xor;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %or;
    %inv;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c3b8e5a420_0;
    %load/vec4 v000001c3b8e5bc80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c3b8e5bc80_0;
    %load/vec4 v000001c3b8e5a420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c3b8e5a420_0;
    %ix/getv 4, v000001c3b8e5bc80_0;
    %shiftl 4;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c3b8e5a420_0;
    %ix/getv 4, v000001c3b8e5bc80_0;
    %shiftr 4;
    %assign/vec4 v000001c3b8e59fc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c3b8d6a490;
T_7 ;
    %wait E_000001c3b8df1310;
    %load/vec4 v000001c3b8e5a100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c3b8e5b140_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c3b8e59f20, 4;
    %assign/vec4 v000001c3b8e5a060_0, 0;
T_7.0 ;
    %load/vec4 v000001c3b8e5b6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c3b8e5b8c0_0;
    %ix/getv 3, v000001c3b8e5b140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c3b8e59f20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c3b8d6a490;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001c3b8d6a490;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c3b8e5a560_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c3b8e5a560_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c3b8e5a560_0;
    %load/vec4a v000001c3b8e59f20, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001c3b8e5a560_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c3b8e5a560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c3b8e5a560_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c3b8d52140;
T_10 ;
    %wait E_000001c3b8df1690;
    %load/vec4 v000001c3b8e6d810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c3b8e6abb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c3b8e6abb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c3b8e6abb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c3b8ded590;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3b8e6ddb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3b8e6cf50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c3b8ded590;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c3b8e6ddb0_0;
    %inv;
    %assign/vec4 v000001c3b8e6ddb0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c3b8ded590;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c3b8e6cf50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c3b8e6cf50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001c3b8e6db30_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
