{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconstant16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zeroconstant16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroconstant16bit-SYN " "Info: Found design unit 1: zeroconstant16bit-SYN" {  } { { "ZeroConstant16Bit.vhd" "" { Text "D:/ProcessorProject/ZeroConstant16Bit.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant16Bit " "Info: Found entity 1: ZeroConstant16Bit" {  } { { "ZeroConstant16Bit.vhd" "" { Text "D:/ProcessorProject/ZeroConstant16Bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resultflags.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file resultflags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ResultFlags " "Info: Found entity 1: ResultFlags" {  } { { "ResultFlags.bdf" "" { Schematic "D:/ProcessorProject/ResultFlags.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerpins.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerpins.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterPins " "Info: Found entity 1: RegisterPins" {  } { { "RegisterPins.bdf" "" { Schematic "D:/ProcessorProject/RegisterPins.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor16bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor16Bit " "Info: Found entity 1: Processor16Bit" {  } { { "Processor16Bit.bdf" "" { Schematic "D:/ProcessorProject/Processor16Bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Info: Found design unit 1: or16bit-SYN" {  } { { "OR16BIT.vhd" "" { Text "D:/ProcessorProject/OR16BIT.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Info: Found entity 1: OR16BIT" {  } { { "OR16BIT.vhd" "" { Text "D:/ProcessorProject/OR16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Info: Found design unit 1: mux4_1_16bit-SYN" {  } { { "MUX4_1_16bit.vhd" "" { Text "D:/ProcessorProject/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Info: Found entity 1: MUX4_1_16bit" {  } { { "MUX4_1_16bit.vhd" "" { Text "D:/ProcessorProject/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "MUX4_1_16bit work MUX4_1.vhd(42) " "Error (10430): VHDL Primary Unit Declaration error at MUX4_1.vhd(42): primary unit \"MUX4_1_16bit\" already exists in library \"work\"" {  } { { "MUX4_1.vhd" "" { Text "D:/ProcessorProject/MUX4_1.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "MUX4_1_16bit MUX4_1_16bit.vhd(42) " "Error (10784): HDL error at MUX4_1_16bit.vhd(42): see declaration for object \"MUX4_1_16bit\"" {  } { { "MUX4_1_16bit.vhd" "" { Text "D:/ProcessorProject/MUX4_1_16bit.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file mux4_1.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Info: Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "D:/ProcessorProject/MUX2_1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Info: Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "D:/ProcessorProject/MUX2_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab916to1mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab916to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab916to1mux-SYN " "Info: Found design unit 1: lab916to1mux-SYN" {  } { { "Lab916to1Mux.vhd" "" { Text "D:/ProcessorProject/Lab916to1Mux.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Lab916to1Mux " "Info: Found entity 1: Lab916to1Mux" {  } { { "Lab916to1Mux.vhd" "" { Text "D:/ProcessorProject/Lab916to1Mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9registerfile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab9registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9RegisterFile " "Info: Found entity 1: Lab9RegisterFile" {  } { { "Lab9RegisterFile.bdf" "" { Schematic "D:/ProcessorProject/Lab9RegisterFile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9dd_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab9dd_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9DD_FF " "Info: Found entity 1: Lab9DD_FF" {  } { { "Lab9DD_FF.bdf" "" { Schematic "D:/ProcessorProject/Lab9DD_FF.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_4x4bitregisterfile.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab9_4x4bitregisterfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_4x4bitRegisterFile " "Info: Found entity 1: Lab9_4x4bitRegisterFile" {  } { { "Lab9_4x4bitRegisterFile.bdf" "" { Schematic "D:/ProcessorProject/Lab9_4x4bitRegisterFile.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_4bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab9_4bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_4BitRegister " "Info: Found entity 1: Lab9_4BitRegister" {  } { { "Lab9_4BitRegister.bdf" "" { Schematic "D:/ProcessorProject/Lab9_4BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16bit-SYN " "Info: Found design unit 1: dff_16bit-SYN" {  } { { "DFF_16BIT.vhd" "" { Text "D:/ProcessorProject/DFF_16BIT.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Info: Found entity 1: DFF_16BIT" {  } { { "DFF_16BIT.vhd" "" { Text "D:/ProcessorProject/DFF_16BIT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-SYN " "Info: Found design unit 1: decoder4to16-SYN" {  } { { "DECODER4TO16.vhd" "" { Text "D:/ProcessorProject/DECODER4TO16.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER4TO16 " "Info: Found entity 1: DECODER4TO16" {  } { { "DECODER4TO16.vhd" "" { Text "D:/ProcessorProject/DECODER4TO16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab9/processorv1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /lab9/processorv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorV1 " "Info: Found entity 1: ProcessorV1" {  } { { "../Lab9/ProcessorV1.bdf" "" { Schematic "D:/Lab9/ProcessorV1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
