-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layernorm_write is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_V_data_V_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_V_data_V_full_n : IN STD_LOGIC;
    out_V_data_V_write : OUT STD_LOGIC;
    out_V_id_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_id_V_full_n : IN STD_LOGIC;
    out_V_id_V_write : OUT STD_LOGIC;
    out_V_dest_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_dest_V_full_n : IN STD_LOGIC;
    out_V_dest_V_write : OUT STD_LOGIC;
    out_V_user_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_user_V_full_n : IN STD_LOGIC;
    out_V_user_V_write : OUT STD_LOGIC;
    out_V_last_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_V_last_V_full_n : IN STD_LOGIC;
    out_V_last_V_write : OUT STD_LOGIC;
    n_pipe4_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    n_pipe4_V_V_empty_n : IN STD_LOGIC;
    n_pipe4_V_V_read : OUT STD_LOGIC;
    in_write_V_V_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_0_empty_n : IN STD_LOGIC;
    in_write_V_V_0_read : OUT STD_LOGIC;
    in_write_V_V_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_1_empty_n : IN STD_LOGIC;
    in_write_V_V_1_read : OUT STD_LOGIC;
    in_write_V_V_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_2_empty_n : IN STD_LOGIC;
    in_write_V_V_2_read : OUT STD_LOGIC;
    in_write_V_V_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_3_empty_n : IN STD_LOGIC;
    in_write_V_V_3_read : OUT STD_LOGIC;
    in_write_V_V_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_4_empty_n : IN STD_LOGIC;
    in_write_V_V_4_read : OUT STD_LOGIC;
    in_write_V_V_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_5_empty_n : IN STD_LOGIC;
    in_write_V_V_5_read : OUT STD_LOGIC;
    in_write_V_V_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_6_empty_n : IN STD_LOGIC;
    in_write_V_V_6_read : OUT STD_LOGIC;
    in_write_V_V_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_7_empty_n : IN STD_LOGIC;
    in_write_V_V_7_read : OUT STD_LOGIC;
    in_write_V_V_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_8_empty_n : IN STD_LOGIC;
    in_write_V_V_8_read : OUT STD_LOGIC;
    in_write_V_V_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_9_empty_n : IN STD_LOGIC;
    in_write_V_V_9_read : OUT STD_LOGIC;
    in_write_V_V_10_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_10_empty_n : IN STD_LOGIC;
    in_write_V_V_10_read : OUT STD_LOGIC;
    in_write_V_V_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_11_empty_n : IN STD_LOGIC;
    in_write_V_V_11_read : OUT STD_LOGIC;
    in_write_V_V_12_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_12_empty_n : IN STD_LOGIC;
    in_write_V_V_12_read : OUT STD_LOGIC;
    in_write_V_V_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_13_empty_n : IN STD_LOGIC;
    in_write_V_V_13_read : OUT STD_LOGIC;
    in_write_V_V_14_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_14_empty_n : IN STD_LOGIC;
    in_write_V_V_14_read : OUT STD_LOGIC;
    in_write_V_V_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_write_V_V_15_empty_n : IN STD_LOGIC;
    in_write_V_V_15_read : OUT STD_LOGIC );
end;


architecture behav of layernorm_write is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_1D : STD_LOGIC_VECTOR (7 downto 0) := "00011101";
    constant ap_const_lv8_1E : STD_LOGIC_VECTOR (7 downto 0) := "00011110";
    constant ap_const_lv16_31 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000110001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv38_1 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal out_V_data_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten_reg_627 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_id_V_blk_n : STD_LOGIC;
    signal out_V_dest_V_blk_n : STD_LOGIC;
    signal out_V_user_V_blk_n : STD_LOGIC;
    signal out_V_last_V_blk_n : STD_LOGIC;
    signal n_pipe4_V_V_blk_n : STD_LOGIC;
    signal in_write_V_V_0_blk_n : STD_LOGIC;
    signal in_write_V_V_1_blk_n : STD_LOGIC;
    signal in_write_V_V_2_blk_n : STD_LOGIC;
    signal in_write_V_V_3_blk_n : STD_LOGIC;
    signal in_write_V_V_4_blk_n : STD_LOGIC;
    signal in_write_V_V_5_blk_n : STD_LOGIC;
    signal in_write_V_V_6_blk_n : STD_LOGIC;
    signal in_write_V_V_7_blk_n : STD_LOGIC;
    signal in_write_V_V_8_blk_n : STD_LOGIC;
    signal in_write_V_V_9_blk_n : STD_LOGIC;
    signal in_write_V_V_10_blk_n : STD_LOGIC;
    signal in_write_V_V_11_blk_n : STD_LOGIC;
    signal in_write_V_V_12_blk_n : STD_LOGIC;
    signal in_write_V_V_13_blk_n : STD_LOGIC;
    signal in_write_V_V_14_blk_n : STD_LOGIC;
    signal in_write_V_V_15_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_495 : STD_LOGIC_VECTOR (37 downto 0);
    signal j_i_reg_506 : STD_LOGIC_VECTOR (5 downto 0);
    signal bound_fu_542_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal bound_reg_622 : STD_LOGIC_VECTOR (37 downto 0);
    signal out_V_id_V1_status : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal exitcond_flatten_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_553_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal out_data_last_V_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_data_last_V_reg_636 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_579_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal out_V_id_V1_update : STD_LOGIC;
    signal out_data_data_V_fu_517_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal temp_0_V_fu_585_p17 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_530_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_shl_fu_522_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_shl2_fu_538_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_1_i3_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_i_mid2_fu_565_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_548_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_495 <= indvar_flatten_next_fu_553_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_495 <= ap_const_lv38_0;
            end if; 
        end if;
    end process;

    j_i_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_548_p2 = ap_const_lv1_0))) then 
                j_i_reg_506 <= j_fu_579_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_i_reg_506 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    bound_reg_622(37 downto 4) <= bound_fu_542_p2(37 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_627 <= exitcond_flatten_fu_548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_fu_548_p2 = ap_const_lv1_0))) then
                out_data_last_V_reg_636 <= out_data_last_V_fu_573_p2;
            end if;
        end if;
    end process;
    bound_reg_622(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, n_pipe4_V_V_empty_n, out_V_id_V1_status, exitcond_flatten_fu_548_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_548_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_548_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_write_V_V_0_empty_n, in_write_V_V_1_empty_n, in_write_V_V_2_empty_n, in_write_V_V_3_empty_n, in_write_V_V_4_empty_n, in_write_V_V_5_empty_n, in_write_V_V_6_empty_n, in_write_V_V_7_empty_n, in_write_V_V_8_empty_n, in_write_V_V_9_empty_n, in_write_V_V_10_empty_n, in_write_V_V_11_empty_n, in_write_V_V_12_empty_n, in_write_V_V_13_empty_n, in_write_V_V_14_empty_n, in_write_V_V_15_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_write_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((out_V_id_V1_status = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_write_V_V_0_empty_n, in_write_V_V_1_empty_n, in_write_V_V_2_empty_n, in_write_V_V_3_empty_n, in_write_V_V_4_empty_n, in_write_V_V_5_empty_n, in_write_V_V_6_empty_n, in_write_V_V_7_empty_n, in_write_V_V_8_empty_n, in_write_V_V_9_empty_n, in_write_V_V_10_empty_n, in_write_V_V_11_empty_n, in_write_V_V_12_empty_n, in_write_V_V_13_empty_n, in_write_V_V_14_empty_n, in_write_V_V_15_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_write_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((out_V_id_V1_status = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_write_V_V_0_empty_n, in_write_V_V_1_empty_n, in_write_V_V_2_empty_n, in_write_V_V_3_empty_n, in_write_V_V_4_empty_n, in_write_V_V_5_empty_n, in_write_V_V_6_empty_n, in_write_V_V_7_empty_n, in_write_V_V_8_empty_n, in_write_V_V_9_empty_n, in_write_V_V_10_empty_n, in_write_V_V_11_empty_n, in_write_V_V_12_empty_n, in_write_V_V_13_empty_n, in_write_V_V_14_empty_n, in_write_V_V_15_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((in_write_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((out_V_id_V1_status = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, n_pipe4_V_V_empty_n, out_V_id_V1_status)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(in_write_V_V_0_empty_n, in_write_V_V_1_empty_n, in_write_V_V_2_empty_n, in_write_V_V_3_empty_n, in_write_V_V_4_empty_n, in_write_V_V_5_empty_n, in_write_V_V_6_empty_n, in_write_V_V_7_empty_n, in_write_V_V_8_empty_n, in_write_V_V_9_empty_n, in_write_V_V_10_empty_n, in_write_V_V_11_empty_n, in_write_V_V_12_empty_n, in_write_V_V_13_empty_n, in_write_V_V_14_empty_n, in_write_V_V_15_empty_n, exitcond_flatten_reg_627, out_V_id_V1_status)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((in_write_V_V_15_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_14_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_13_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_12_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_11_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_10_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_9_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_8_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_7_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_6_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_5_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_4_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_3_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_2_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_1_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((in_write_V_V_0_empty_n = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)) or ((out_V_id_V1_status = ap_const_logic_0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_548_p2)
    begin
        if ((exitcond_flatten_fu_548_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_542_p2 <= std_logic_vector(unsigned(p_shl_fu_522_p3) - unsigned(p_shl2_fu_538_p1));
    exitcond_flatten_fu_548_p2 <= "1" when (indvar_flatten_reg_495 = bound_reg_622) else "0";

    in_write_V_V_0_blk_n_assign_proc : process(in_write_V_V_0_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_0_blk_n <= in_write_V_V_0_empty_n;
        else 
            in_write_V_V_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_0_read <= ap_const_logic_1;
        else 
            in_write_V_V_0_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_10_blk_n_assign_proc : process(in_write_V_V_10_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_10_blk_n <= in_write_V_V_10_empty_n;
        else 
            in_write_V_V_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_10_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_10_read <= ap_const_logic_1;
        else 
            in_write_V_V_10_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_11_blk_n_assign_proc : process(in_write_V_V_11_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_11_blk_n <= in_write_V_V_11_empty_n;
        else 
            in_write_V_V_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_11_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_11_read <= ap_const_logic_1;
        else 
            in_write_V_V_11_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_12_blk_n_assign_proc : process(in_write_V_V_12_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_12_blk_n <= in_write_V_V_12_empty_n;
        else 
            in_write_V_V_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_12_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_12_read <= ap_const_logic_1;
        else 
            in_write_V_V_12_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_13_blk_n_assign_proc : process(in_write_V_V_13_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_13_blk_n <= in_write_V_V_13_empty_n;
        else 
            in_write_V_V_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_13_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_13_read <= ap_const_logic_1;
        else 
            in_write_V_V_13_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_14_blk_n_assign_proc : process(in_write_V_V_14_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_14_blk_n <= in_write_V_V_14_empty_n;
        else 
            in_write_V_V_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_14_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_14_read <= ap_const_logic_1;
        else 
            in_write_V_V_14_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_15_blk_n_assign_proc : process(in_write_V_V_15_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_15_blk_n <= in_write_V_V_15_empty_n;
        else 
            in_write_V_V_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_15_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_15_read <= ap_const_logic_1;
        else 
            in_write_V_V_15_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_1_blk_n_assign_proc : process(in_write_V_V_1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_1_blk_n <= in_write_V_V_1_empty_n;
        else 
            in_write_V_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_1_read <= ap_const_logic_1;
        else 
            in_write_V_V_1_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_2_blk_n_assign_proc : process(in_write_V_V_2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_2_blk_n <= in_write_V_V_2_empty_n;
        else 
            in_write_V_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_2_read <= ap_const_logic_1;
        else 
            in_write_V_V_2_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_3_blk_n_assign_proc : process(in_write_V_V_3_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_3_blk_n <= in_write_V_V_3_empty_n;
        else 
            in_write_V_V_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_3_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_3_read <= ap_const_logic_1;
        else 
            in_write_V_V_3_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_4_blk_n_assign_proc : process(in_write_V_V_4_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_4_blk_n <= in_write_V_V_4_empty_n;
        else 
            in_write_V_V_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_4_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_4_read <= ap_const_logic_1;
        else 
            in_write_V_V_4_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_5_blk_n_assign_proc : process(in_write_V_V_5_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_5_blk_n <= in_write_V_V_5_empty_n;
        else 
            in_write_V_V_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_5_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_5_read <= ap_const_logic_1;
        else 
            in_write_V_V_5_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_6_blk_n_assign_proc : process(in_write_V_V_6_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_6_blk_n <= in_write_V_V_6_empty_n;
        else 
            in_write_V_V_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_6_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_6_read <= ap_const_logic_1;
        else 
            in_write_V_V_6_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_7_blk_n_assign_proc : process(in_write_V_V_7_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_7_blk_n <= in_write_V_V_7_empty_n;
        else 
            in_write_V_V_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_7_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_7_read <= ap_const_logic_1;
        else 
            in_write_V_V_7_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_8_blk_n_assign_proc : process(in_write_V_V_8_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_8_blk_n <= in_write_V_V_8_empty_n;
        else 
            in_write_V_V_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_8_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_8_read <= ap_const_logic_1;
        else 
            in_write_V_V_8_read <= ap_const_logic_0;
        end if; 
    end process;


    in_write_V_V_9_blk_n_assign_proc : process(in_write_V_V_9_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            in_write_V_V_9_blk_n <= in_write_V_V_9_empty_n;
        else 
            in_write_V_V_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_write_V_V_9_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            in_write_V_V_9_read <= ap_const_logic_1;
        else 
            in_write_V_V_9_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_553_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_495) + unsigned(ap_const_lv38_1));
    j_fu_579_p2 <= std_logic_vector(unsigned(j_i_mid2_fu_565_p3) + unsigned(ap_const_lv6_1));
    j_i_mid2_fu_565_p3 <= 
        ap_const_lv6_0 when (tmp_1_i3_fu_559_p2(0) = '1') else 
        j_i_reg_506;

    n_pipe4_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_pipe4_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe4_V_V_blk_n <= n_pipe4_V_V_empty_n;
        else 
            n_pipe4_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    n_pipe4_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_pipe4_V_V_empty_n, out_V_id_V1_status)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            n_pipe4_V_V_read <= ap_const_logic_1;
        else 
            n_pipe4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_V_data_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_V_data_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            out_V_data_V_blk_n <= out_V_data_V_full_n;
        else 
            out_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_data_V_din_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_pipe4_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status, out_data_data_V_fu_517_p1, temp_0_V_fu_585_p17, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            out_V_data_V_din <= temp_0_V_fu_585_p17;
        elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_V_data_V_din <= out_data_data_V_fu_517_p1;
        else 
            out_V_data_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_V_data_V_write <= out_V_id_V1_update;

    out_V_dest_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_V_dest_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            out_V_dest_V_blk_n <= out_V_dest_V_full_n;
        else 
            out_V_dest_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_dest_V_din <= ap_const_lv8_1E;
    out_V_dest_V_write <= out_V_id_V1_update;
    out_V_id_V1_status <= (out_V_user_V_full_n and out_V_last_V_full_n and out_V_id_V_full_n and out_V_dest_V_full_n and out_V_data_V_full_n);

    out_V_id_V1_update_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_pipe4_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status, ap_block_pp0_stage0_11001)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0)))) then 
            out_V_id_V1_update <= ap_const_logic_1;
        else 
            out_V_id_V1_update <= ap_const_logic_0;
        end if; 
    end process;


    out_V_id_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_V_id_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            out_V_id_V_blk_n <= out_V_id_V_full_n;
        else 
            out_V_id_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_id_V_din <= ap_const_lv8_1D;
    out_V_id_V_write <= out_V_id_V1_update;

    out_V_last_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_V_last_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            out_V_last_V_blk_n <= out_V_last_V_full_n;
        else 
            out_V_last_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_last_V_din_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, n_pipe4_V_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_627, out_V_id_V1_status, out_data_last_V_reg_636, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0))) then 
            out_V_last_V_din <= out_data_last_V_reg_636;
        elsif ((not(((ap_start = ap_const_logic_0) or (n_pipe4_V_V_empty_n = ap_const_logic_0) or (out_V_id_V1_status = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_V_last_V_din <= ap_const_lv1_0;
        else 
            out_V_last_V_din <= "X";
        end if; 
    end process;

    out_V_last_V_write <= out_V_id_V1_update;

    out_V_user_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, out_V_user_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_flatten_reg_627)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_627 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            out_V_user_V_blk_n <= out_V_user_V_full_n;
        else 
            out_V_user_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_user_V_din <= ap_const_lv16_31;
    out_V_user_V_write <= out_V_id_V1_update;
    out_data_data_V_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_pipe4_V_V_dout),512));
    out_data_last_V_fu_573_p2 <= "1" when (j_i_mid2_fu_565_p3 = ap_const_lv6_2F) else "0";
    p_shl2_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_530_p3),38));
    p_shl_fu_522_p3 <= (n_pipe4_V_V_dout & ap_const_lv6_0);
    temp_0_V_fu_585_p17 <= (((((((((((((((in_write_V_V_15_dout & in_write_V_V_14_dout) & in_write_V_V_13_dout) & in_write_V_V_12_dout) & in_write_V_V_11_dout) & in_write_V_V_10_dout) & in_write_V_V_9_dout) & in_write_V_V_8_dout) & in_write_V_V_7_dout) & in_write_V_V_6_dout) & in_write_V_V_5_dout) & in_write_V_V_4_dout) & in_write_V_V_3_dout) & in_write_V_V_2_dout) & in_write_V_V_1_dout) & in_write_V_V_0_dout);
    tmp_1_i3_fu_559_p2 <= "1" when (j_i_reg_506 = ap_const_lv6_30) else "0";
    tmp_fu_530_p3 <= (n_pipe4_V_V_dout & ap_const_lv4_0);
end behav;
