// Seed: 1796766352
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input logic id_0,
    input supply0 id_1,
    input wand id_2
);
  final begin : LABEL_0
    id_4#(.id_0(1'b0)) <= 1 == 1;
    id_4 = id_0;
  end
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wand id_6
);
  assign id_2 = id_4;
  module_0 modCall_1 ();
endmodule
