SRCS_VHDL = platform_specific.vhd \
alt_clock_divider.vhd \
../genrams/genram_pkg.vhd \
../genrams/altera/generic_dpram.vhd \
../genrams/altera/generic_spram.vhd \
../genrams/altera/generic_sync_fifo.vhd \
../genrams/altera/generic_async_fifo.vhd \
../generic_ssram_dualport_singleclock.vhd

VPATH=../genrams/altera ../genrams

WORK = work

include ../../scripts/modules.mk
