Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot n_adder_tb_behav xil_defaultlib.n_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'randomize' called as a task without void casting [C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv:44]
WARNING: [VRFC 10-3597] non-void function 'randomize' called as a task without void casting [C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv:49]
WARNING: [VRFC 10-3597] non-void function 'randomize' called as a task without void casting [C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder_tb.sv:53]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder.sv" Line 1. Module n_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/n_adder.sv" Line 1. Module n_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/full_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.std
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.n_adder_default
Compiling module xil_defaultlib.n_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot n_adder_tb_behav
