#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13c6060e0 .scope module, "tb_sqrt" "tb_sqrt" 2 118;
 .timescale 0 0;
P_0x13c606250 .param/l "num_vectors" 0 2 119, +C4<00000000000000000000000000010000>;
v0x13c61b280_0 .var "Addr", 3 0;
v0x13c61b310_0 .var "CLK", 0 0;
RS_0x1100083a0 .resolv tri, v0x13c6190b0_0, v0x13c61ab10_0;
v0x13c61b3a0_0 .net8 "Done", 0 0, RS_0x1100083a0;  2 drivers
v0x13c61b430_0 .var "MDI", 7 0;
RS_0x110008640 .resolv tri, v0x13c61a5c0_0, L_0x13c61bb30;
v0x13c61b4e0_0 .net8 "MDO_wire", 7 0, RS_0x110008640;  2 drivers
v0x13c61b5b0_0 .var "ResetN", 0 0;
RS_0x110008670 .resolv tri, v0x13c61ae70_0, L_0x13c61bc20;
v0x13c61b640_0 .net8 "Sqrt", 3 0, RS_0x110008670;  2 drivers
v0x13c61b710_0 .var "St", 0 0;
v0x13c61b7a0_0 .var "Write_Enable", 0 0;
v0x13c61b8b0_0 .var/i "i", 31 0;
v0x13c61b940 .array "vectors", 15 0, 7 0;
E_0x13c6062d0 .event anyedge, v0x13c6190b0_0;
S_0x13c607cb0 .scope module, "UUT" "Controller" 2 147, 2 53 0, S_0x13c6060e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /OUTPUT 1 "Done";
    .port_info 4 /OUTPUT 4 "Sqrt";
    .port_info 5 /OUTPUT 8 "N";
L_0x13c61bb30 .functor BUFZ 8, v0x13c618a90_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13c61bc20 .functor BUFZ 4, v0x13c619380_0, C4<0000>, C4<0000>, C4<0000>;
v0x13c6197c0_0 .var "Addr", 3 0;
v0x13c619850_0 .net "CLK", 0 0, v0x13c61b310_0;  1 drivers
v0x13c6198e0_0 .net8 "Done", 0 0, RS_0x1100083a0;  alias, 2 drivers
v0x13c619990_0 .net "MDO", 7 0, v0x13c618a90_0;  1 drivers
v0x13c619a60_0 .net8 "N", 7 0, RS_0x110008640;  alias, 2 drivers
v0x13c619b30_0 .var "Out_Addr", 3 0;
v0x13c619bc0_0 .var "Output_Write_Enable", 0 0;
v0x13c619c50_0 .net "ResetN", 0 0, v0x13c61b5b0_0;  1 drivers
v0x13c619d00_0 .net8 "Sqrt", 3 0, RS_0x110008670;  alias, 2 drivers
v0x13c619e10_0 .net "Sqrt_Result", 3 0, v0x13c619380_0;  1 drivers
v0x13c619ec0_0 .net "St", 0 0, v0x13c61b710_0;  1 drivers
v0x13c619f50_0 .var "Write_Enable", 0 0;
L_0x110040058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13c619fe0_0 .net/2u *"_ivl_2", 3 0, L_0x110040058;  1 drivers
L_0x13c61b9d0 .concat [ 4 4 0 0], v0x13c619380_0, L_0x110040058;
S_0x13c607eb0 .scope module, "output_ram" "RAM" 2 83, 2 1 0, S_0x13c607cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x13c608190_0 .net "Addr", 3 0, v0x13c619b30_0;  1 drivers
v0x13c618250_0 .net "CLK", 0 0, v0x13c61b310_0;  alias, 1 drivers
v0x13c6182f0_0 .net "MDI", 7 0, L_0x13c61b9d0;  1 drivers
v0x13c618390_0 .var "MDO", 7 0;
v0x13c618440_0 .net "Write_Enable", 0 0, v0x13c619bc0_0;  1 drivers
v0x13c618520 .array "memory", 0 15, 7 0;
E_0x13c608130 .event posedge, v0x13c618250_0;
S_0x13c618640 .scope module, "ram_inst" "RAM" 2 66, 2 1 0, S_0x13c607cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x13c618880_0 .net "Addr", 3 0, v0x13c6197c0_0;  1 drivers
v0x13c618920_0 .net "CLK", 0 0, v0x13c61b310_0;  alias, 1 drivers
L_0x110040010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13c6189e0_0 .net "MDI", 7 0, L_0x110040010;  1 drivers
v0x13c618a90_0 .var "MDO", 7 0;
v0x13c618b30_0 .net "Write_Enable", 0 0, v0x13c619f50_0;  1 drivers
v0x13c618c10 .array "memory", 0 15, 7 0;
S_0x13c618d30 .scope module, "sqrt_inst" "SquareRoot" 2 74, 2 15 0, S_0x13c607cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /INPUT 8 "N";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 4 "Sqrt";
v0x13c618fd0_0 .net "CLK", 0 0, v0x13c61b310_0;  alias, 1 drivers
v0x13c6190b0_0 .var "Done", 0 0;
v0x13c619150_0 .net "N", 7 0, v0x13c618a90_0;  alias, 1 drivers
v0x13c619200_0 .var "R", 7 0;
v0x13c6192a0_0 .net "ResetN", 0 0, v0x13c61b5b0_0;  alias, 1 drivers
v0x13c619380_0 .var "Sqrt", 3 0;
v0x13c619430_0 .net "St", 0 0, v0x13c61b710_0;  alias, 1 drivers
v0x13c6194d0_0 .var "calculating", 0 0;
v0x13c619570_0 .var "count", 3 0;
v0x13c619680_0 .var "odd", 7 0;
E_0x13c618f80/0 .event negedge, v0x13c6192a0_0;
E_0x13c618f80/1 .event posedge, v0x13c618250_0;
E_0x13c618f80 .event/or E_0x13c618f80/0, E_0x13c618f80/1;
S_0x13c61a0f0 .scope module, "ram_inst" "RAM" 2 130, 2 1 0, S_0x13c6060e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /INPUT 8 "MDI";
    .port_info 2 /INPUT 1 "Write_Enable";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 8 "MDO";
v0x13c61a340_0 .net "Addr", 3 0, v0x13c61b280_0;  1 drivers
v0x13c61a3f0_0 .net "CLK", 0 0, v0x13c61b310_0;  alias, 1 drivers
v0x13c61a510_0 .net "MDI", 7 0, v0x13c61b430_0;  1 drivers
v0x13c61a5c0_0 .var "MDO", 7 0;
v0x13c61a650_0 .net "Write_Enable", 0 0, v0x13c61b7a0_0;  1 drivers
v0x13c61a720 .array "memory", 0 15, 7 0;
S_0x13c61a830 .scope module, "sqrt_inst" "SquareRoot" 2 138, 2 15 0, S_0x13c6060e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ResetN";
    .port_info 2 /INPUT 1 "St";
    .port_info 3 /INPUT 8 "N";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 4 "Sqrt";
v0x13c61aa80_0 .net "CLK", 0 0, v0x13c61b310_0;  alias, 1 drivers
v0x13c61ab10_0 .var "Done", 0 0;
v0x13c61abf0_0 .net8 "N", 7 0, RS_0x110008640;  alias, 2 drivers
v0x13c61acc0_0 .var "R", 7 0;
v0x13c61ad60_0 .net "ResetN", 0 0, v0x13c61b5b0_0;  alias, 1 drivers
v0x13c61ae70_0 .var "Sqrt", 3 0;
v0x13c61af00_0 .net "St", 0 0, v0x13c61b710_0;  alias, 1 drivers
v0x13c61afd0_0 .var "calculating", 0 0;
v0x13c61b060_0 .var "count", 3 0;
v0x13c61b170_0 .var "odd", 7 0;
    .scope S_0x13c61a0f0;
T_0 ;
    %wait E_0x13c608130;
    %load/vec4 v0x13c61a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x13c61a510_0;
    %load/vec4 v0x13c61a340_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c61a720, 0, 4;
T_0.0 ;
    %load/vec4 v0x13c61a340_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13c61a720, 4;
    %assign/vec4 v0x13c61a5c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13c61a830;
T_1 ;
    %wait E_0x13c618f80;
    %load/vec4 v0x13c61ad60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c61ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c61ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c61afd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13c61af00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x13c61afd0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13c61abf0_0;
    %assign/vec4 v0x13c61acc0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x13c61b170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c61b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c61ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c61afd0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13c61afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x13c61b170_0;
    %load/vec4 v0x13c61acc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v0x13c61acc0_0;
    %load/vec4 v0x13c61b170_0;
    %sub;
    %assign/vec4 v0x13c61acc0_0, 0;
    %load/vec4 v0x13c61b170_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13c61b170_0, 0;
    %load/vec4 v0x13c61b060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13c61b060_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x13c61b060_0;
    %assign/vec4 v0x13c61ae70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c61ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c61afd0_0, 0;
T_1.8 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13c618640;
T_2 ;
    %wait E_0x13c608130;
    %load/vec4 v0x13c618b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x13c6189e0_0;
    %load/vec4 v0x13c618880_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c618c10, 0, 4;
T_2.0 ;
    %load/vec4 v0x13c618880_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13c618c10, 4;
    %assign/vec4 v0x13c618a90_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13c618d30;
T_3 ;
    %wait E_0x13c618f80;
    %load/vec4 v0x13c6192a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c619380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c6190b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c6194d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13c619430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x13c6194d0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x13c619150_0;
    %assign/vec4 v0x13c619200_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x13c619680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c619570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c6190b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c6194d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x13c6194d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x13c619680_0;
    %load/vec4 v0x13c619200_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v0x13c619200_0;
    %load/vec4 v0x13c619680_0;
    %sub;
    %assign/vec4 v0x13c619200_0, 0;
    %load/vec4 v0x13c619680_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x13c619680_0, 0;
    %load/vec4 v0x13c619570_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13c619570_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x13c619570_0;
    %assign/vec4 v0x13c619380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c6190b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c6194d0_0, 0;
T_3.8 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13c607eb0;
T_4 ;
    %wait E_0x13c608130;
    %load/vec4 v0x13c618440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13c6182f0_0;
    %load/vec4 v0x13c608190_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13c618520, 0, 4;
T_4.0 ;
    %load/vec4 v0x13c608190_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x13c618520, 4;
    %assign/vec4 v0x13c618390_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13c607cb0;
T_5 ;
    %wait E_0x13c618f80;
    %load/vec4 v0x13c619c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c6197c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c619f50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c619b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c619bc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13c619ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13c6197c0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13c6197c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c619f50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x13c6197c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13c6197c0_0, 0;
T_5.5 ;
    %load/vec4 v0x13c6198e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13c619bc0_0, 0;
    %load/vec4 v0x13c6197c0_0;
    %assign/vec4 v0x13c619b30_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c619bc0_0, 0;
T_5.7 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13c6060e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c61b310_0, 0, 1;
T_6.0 ;
    %delay 20, 0;
    %load/vec4 v0x13c61b310_0;
    %inv;
    %store/vec4 v0x13c61b310_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x13c6060e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c61b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c61b710_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c61b5b0_0, 0, 1;
    %vpi_call 2 165 "$readmemb", "testvecs", v0x13c61b940 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13c61b8b0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x13c61b8b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 4, v0x13c61b8b0_0;
    %load/vec4a v0x13c61b940, 4;
    %store/vec4 v0x13c61b430_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13c61b710_0, 0, 1;
T_7.2 ;
    %load/vec4 v0x13c61b3a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_0x13c6062d0;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 170 "$display", "Input=0x%h, SqRt=0x%h", v0x13c61b430_0, v0x13c61b640_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c61b710_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x13c61b3a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.5, 6;
    %wait E_0x13c6062d0;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v0x13c61b8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13c61b8b0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 174 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb_lab5.v";
