--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml uart_top.twx uart_top.ncd -o uart_top.twr uart_top.pcf
-ucf Nexys3_Master.ucf

Design file:              uart_top.ncd
Physical constraint file: uart_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1392 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.629ns.
--------------------------------------------------------------------------------

Paths for end point uart_/tx_countdown_3 (SLICE_X4Y12.A5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_bits_remaining_0 (FF)
  Destination:          uart_/tx_countdown_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_bits_remaining_0 to uart_/tx_countdown_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AQ       Tcko                  0.391   uart_/tx_bits_remaining<2>
                                                       uart_/tx_bits_remaining_0
    SLICE_X4Y13.C2       net (fanout=5)        0.740   uart_/tx_bits_remaining<0>
    SLICE_X4Y13.C        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/Mmux__n023211121
    SLICE_X4Y7.D2        net (fanout=7)        1.064   uart_/Mmux__n02321112
    SLICE_X4Y7.DMUX      Tilo                  0.251   uart_/tx_data<7>
                                                       uart_/Mmux__n02321123_SW1
    SLICE_X4Y12.A5       net (fanout=1)        0.591   N47
    SLICE_X4Y12.CLK      Tas                   0.341   uart_/tx_countdown<5>
                                                       uart_/Mmux__n02321123
                                                       uart_/tx_countdown_3
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.188ns logic, 2.395ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_bits_remaining_2 (FF)
  Destination:          uart_/tx_countdown_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_bits_remaining_2 to uart_/tx_countdown_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.CQ       Tcko                  0.391   uart_/tx_bits_remaining<2>
                                                       uart_/tx_bits_remaining_2
    SLICE_X4Y13.C1       net (fanout=3)        0.614   uart_/tx_bits_remaining<2>
    SLICE_X4Y13.C        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/Mmux__n023211121
    SLICE_X4Y7.D2        net (fanout=7)        1.064   uart_/Mmux__n02321112
    SLICE_X4Y7.DMUX      Tilo                  0.251   uart_/tx_data<7>
                                                       uart_/Mmux__n02321123_SW1
    SLICE_X4Y12.A5       net (fanout=1)        0.591   N47
    SLICE_X4Y12.CLK      Tas                   0.341   uart_/tx_countdown<5>
                                                       uart_/Mmux__n02321123
                                                       uart_/tx_countdown_3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.188ns logic, 2.269ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_bits_remaining_1 (FF)
  Destination:          uart_/tx_countdown_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_bits_remaining_1 to uart_/tx_countdown_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.BQ       Tcko                  0.391   uart_/tx_bits_remaining<2>
                                                       uart_/tx_bits_remaining_1
    SLICE_X4Y13.C4       net (fanout=4)        0.358   uart_/tx_bits_remaining<1>
    SLICE_X4Y13.C        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/Mmux__n023211121
    SLICE_X4Y7.D2        net (fanout=7)        1.064   uart_/Mmux__n02321112
    SLICE_X4Y7.DMUX      Tilo                  0.251   uart_/tx_data<7>
                                                       uart_/Mmux__n02321123_SW1
    SLICE_X4Y12.A5       net (fanout=1)        0.591   N47
    SLICE_X4Y12.CLK      Tas                   0.341   uart_/tx_countdown<5>
                                                       uart_/Mmux__n02321123
                                                       uart_/tx_countdown_3
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.188ns logic, 2.013ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_/tx_data_0 (SLICE_X4Y6.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfifo_rd_z (FF)
  Destination:          uart_/tx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tfifo_rd_z to uart_/tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.391   tfifo_rd_z
                                                       tfifo_rd_z
    SLICE_X7Y14.D5       net (fanout=13)       1.018   tfifo_rd_z
    SLICE_X7Y14.D        Tilo                  0.259   uart_/tx_clk_divider<2>
                                                       uart_/Mmux__n023211131
    SLICE_X4Y13.B3       net (fanout=10)       0.568   uart_/Mmux__n02321113
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.335   uart_/tx_data<3>
                                                       uart_/tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (1.190ns logic, 2.333ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_countdown_5 (FF)
  Destination:          uart_/tx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.273 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_countdown_5 to uart_/tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.DQ       Tcko                  0.408   uart_/tx_countdown<5>
                                                       uart_/tx_countdown_5
    SLICE_X5Y12.D2       net (fanout=3)        0.606   uart_/tx_countdown<5>
    SLICE_X5Y12.D        Tilo                  0.259   uart_/tx_state<1>
                                                       uart_/n0056_SW1
    SLICE_X4Y13.B1       net (fanout=1)        0.613   N59
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.335   uart_/tx_data<3>
                                                       uart_/tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.207ns logic, 1.966ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_state_1 (FF)
  Destination:          uart_/tx_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.160ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.273 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_state_1 to uart_/tx_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CQ       Tcko                  0.391   uart_/tx_state<1>
                                                       uart_/tx_state_1
    SLICE_X7Y14.D4       net (fanout=17)       0.655   uart_/tx_state<1>
    SLICE_X7Y14.D        Tilo                  0.259   uart_/tx_clk_divider<2>
                                                       uart_/Mmux__n023211131
    SLICE_X4Y13.B3       net (fanout=10)       0.568   uart_/Mmux__n02321113
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.335   uart_/tx_data<3>
                                                       uart_/tx_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (1.190ns logic, 1.970ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_/tx_data_3 (SLICE_X4Y6.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfifo_rd_z (FF)
  Destination:          uart_/tx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.273 - 0.285)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tfifo_rd_z to uart_/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y8.DQ        Tcko                  0.391   tfifo_rd_z
                                                       tfifo_rd_z
    SLICE_X7Y14.D5       net (fanout=13)       1.018   tfifo_rd_z
    SLICE_X7Y14.D        Tilo                  0.259   uart_/tx_clk_divider<2>
                                                       uart_/Mmux__n023211131
    SLICE_X4Y13.B3       net (fanout=10)       0.568   uart_/Mmux__n02321113
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.315   uart_/tx_data<3>
                                                       uart_/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.170ns logic, 2.333ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_countdown_5 (FF)
  Destination:          uart_/tx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.273 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_countdown_5 to uart_/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.DQ       Tcko                  0.408   uart_/tx_countdown<5>
                                                       uart_/tx_countdown_5
    SLICE_X5Y12.D2       net (fanout=3)        0.606   uart_/tx_countdown<5>
    SLICE_X5Y12.D        Tilo                  0.259   uart_/tx_state<1>
                                                       uart_/n0056_SW1
    SLICE_X4Y13.B1       net (fanout=1)        0.613   N59
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.315   uart_/tx_data<3>
                                                       uart_/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (1.187ns logic, 1.966ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_/tx_state_1 (FF)
  Destination:          uart_/tx_data_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.273 - 0.295)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_/tx_state_1 to uart_/tx_data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CQ       Tcko                  0.391   uart_/tx_state<1>
                                                       uart_/tx_state_1
    SLICE_X7Y14.D4       net (fanout=17)       0.655   uart_/tx_state<1>
    SLICE_X7Y14.D        Tilo                  0.259   uart_/tx_clk_divider<2>
                                                       uart_/Mmux__n023211131
    SLICE_X4Y13.B3       net (fanout=10)       0.568   uart_/Mmux__n02321113
    SLICE_X4Y13.B        Tilo                  0.205   uart_/tx_bits_remaining<3>
                                                       uart_/_n0231_inv1
    SLICE_X4Y6.CE        net (fanout=6)        0.747   uart_/_n0231_inv
    SLICE_X4Y6.CLK       Tceck                 0.315   uart_/tx_data<3>
                                                       uart_/tx_data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.170ns logic, 1.970ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_/rx_clk_divider_4 (SLICE_X12Y5.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_/rx_clk_divider_4 (FF)
  Destination:          uart_/rx_clk_divider_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_/rx_clk_divider_4 to uart_/rx_clk_divider_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.AQ       Tcko                  0.200   uart_/rx_clk_divider<4>
                                                       uart_/rx_clk_divider_4
    SLICE_X12Y5.A6       net (fanout=4)        0.023   uart_/rx_clk_divider<4>
    SLICE_X12Y5.CLK      Tah         (-Th)    -0.190   uart_/rx_clk_divider<4>
                                                       uart_/Mmux_recv_state[2]_GND_3_o_wide_mux_45_OUT6
                                                       uart_/rx_clk_divider_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_/tx_countdown_0 (SLICE_X4Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_/tx_countdown_0 (FF)
  Destination:          uart_/tx_countdown_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_/tx_countdown_0 to uart_/tx_countdown_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.AQ       Tcko                  0.200   uart_/tx_countdown<2>
                                                       uart_/tx_countdown_0
    SLICE_X4Y14.A6       net (fanout=5)        0.028   uart_/tx_countdown<0>
    SLICE_X4Y14.CLK      Tah         (-Th)    -0.190   uart_/tx_countdown<2>
                                                       uart_/Mmux__n0232191
                                                       uart_/tx_countdown_0
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point uart_/tx_countdown_5 (SLICE_X4Y12.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_/tx_countdown_5 (FF)
  Destination:          uart_/tx_countdown_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_/tx_countdown_5 to uart_/tx_countdown_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y12.DQ       Tcko                  0.200   uart_/tx_countdown<5>
                                                       uart_/tx_countdown_5
    SLICE_X4Y12.D6       net (fanout=3)        0.029   uart_/tx_countdown<5>
    SLICE_X4Y12.CLK      Tah         (-Th)    -0.190   uart_/tx_countdown<5>
                                                       uart_/Mmux__n02321141
                                                       uart_/tx_countdown_5
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1392 paths, 0 nets, and 654 connections

Design statistics:
   Minimum period:   3.629ns{1}   (Maximum frequency: 275.558MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 10:01:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



