<stg><name>dct</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:6 %row_outbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_outbuf"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %col_outbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_outbuf"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %col_inbuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %col_inbuf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %col_inbuf_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %col_inbuf_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %col_inbuf_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %col_inbuf_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %col_inbuf_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %col_inbuf_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_inbuf_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %buf_2d_in = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %buf_2d_in_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %buf_2d_in_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %buf_2d_in_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %buf_2d_in_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %buf_2d_in_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %buf_2d_in_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %buf_2d_in_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %buf_2d_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_2d_out"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
entry:25 %call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:26 %store_ln56 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln116 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln116"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
entry:25 %call_ln0 = call void @dct_Pipeline_RD_Loop_Row_RD_Loop_Col, i16 %buf_2d_in, i16 %buf_2d_in_8, i16 %buf_2d_in_9, i16 %buf_2d_in_10, i16 %buf_2d_in_11, i16 %buf_2d_in_12, i16 %buf_2d_in_13, i16 %buf_2d_in_14, i16 %input_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:27 %br_ln60 = br void %for.inc.i1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i1:0 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i1:1 %icmp_ln60 = icmp_eq  i4 %i_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i1:2 %add_ln60 = add i4 %i_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i1:3 %br_ln60 = br i1 %icmp_ln60, void %for.inc.i1.split, void %for.inc18.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i1.split:0 %zext_ln60 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i1.split:1 %trunc_ln60 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:4 %buf_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:5 %buf_1_addr = getelementptr i16 %buf_2d_in_8, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:6 %buf_2_addr = getelementptr i16 %buf_2d_in_9, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:7 %buf_3_addr = getelementptr i16 %buf_2d_in_10, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:8 %buf_4_addr = getelementptr i16 %buf_2d_in_11, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_4_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:9 %buf_5_addr = getelementptr i16 %buf_2d_in_12, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_5_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:10 %buf_6_addr = getelementptr i16 %buf_2d_in_13, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i1.split:11 %buf_7_addr = getelementptr i16 %buf_2d_in_14, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="buf_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:12 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:13 %buf_1_load = load i3 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:14 %buf_2_load = load i3 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:15 %buf_3_load = load i3 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:16 %buf_4_load = load i3 %buf_4_addr

]]></Node>
<StgValue><ssdm name="buf_4_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:17 %buf_5_load = load i3 %buf_5_addr

]]></Node>
<StgValue><ssdm name="buf_5_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:18 %buf_6_load = load i3 %buf_6_addr

]]></Node>
<StgValue><ssdm name="buf_6_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:19 %buf_7_load = load i3 %buf_7_addr

]]></Node>
<StgValue><ssdm name="buf_7_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i1.split:21 %store_ln56 = store i4 %add_ln60, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32">
<![CDATA[
for.inc18.i.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
for.inc18.i.preheader:1 %call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18.i.preheader:2 %store_ln56 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:12 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:13 %buf_1_load = load i3 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:14 %buf_2_load = load i3 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:15 %buf_3_load = load i3 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:16 %buf_4_load = load i3 %buf_4_addr

]]></Node>
<StgValue><ssdm name="buf_4_load"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:17 %buf_5_load = load i3 %buf_5_addr

]]></Node>
<StgValue><ssdm name="buf_5_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:18 %buf_6_load = load i3 %buf_6_addr

]]></Node>
<StgValue><ssdm name="buf_6_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="3">
<![CDATA[
for.inc.i1.split:19 %buf_7_load = load i3 %buf_7_addr

]]></Node>
<StgValue><ssdm name="buf_7_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="3" op_11_bw="14" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15">
<![CDATA[
for.inc.i1.split:20 %call_ln61 = call void @dct_1d, i16 %buf_load, i16 %buf_1_load, i16 %buf_2_load, i16 %buf_3_load, i16 %buf_4_load, i16 %buf_5_load, i16 %buf_6_load, i16 %buf_7_load, i16 %row_outbuf, i3 %trunc_ln60, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i1.split:2 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i1.split:3 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="3" op_11_bw="14" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15">
<![CDATA[
for.inc.i1.split:20 %call_ln61 = call void @dct_1d, i16 %buf_load, i16 %buf_1_load, i16 %buf_2_load, i16 %buf_3_load, i16 %buf_4_load, i16 %buf_5_load, i16 %buf_6_load, i16 %buf_7_load, i16 %row_outbuf, i3 %trunc_ln60, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i1.split:22 %br_ln60 = br void %for.inc.i1

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
for.inc18.i.preheader:1 %call_ln0 = call void @dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %col_inbuf, i16 %col_inbuf_1, i16 %col_inbuf_2, i16 %col_inbuf_3, i16 %col_inbuf_4, i16 %col_inbuf_5, i16 %col_inbuf_6, i16 %col_inbuf_7, i16 %row_outbuf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.i.preheader:3 %br_ln74 = br void %for.inc33.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc33.i:0 %i_3 = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33.i:1 %icmp_ln74 = icmp_eq  i4 %i_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc33.i:2 %add_ln74 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc33.i:3 %br_ln74 = br i1 %icmp_ln74, void %for.inc33.i.split, void %for.inc50.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="4">
<![CDATA[
for.inc33.i.split:0 %zext_ln74 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="4">
<![CDATA[
for.inc33.i.split:1 %trunc_ln74 = trunc i4 %i_3

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:4 %col_inbuf_addr = getelementptr i16 %col_inbuf, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_addr"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:5 %col_inbuf_1_addr = getelementptr i16 %col_inbuf_1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_1_addr"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:6 %col_inbuf_2_addr = getelementptr i16 %col_inbuf_2, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_2_addr"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:7 %col_inbuf_3_addr = getelementptr i16 %col_inbuf_3, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_3_addr"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:8 %col_inbuf_4_addr = getelementptr i16 %col_inbuf_4, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_4_addr"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:9 %col_inbuf_5_addr = getelementptr i16 %col_inbuf_5, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_5_addr"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:10 %col_inbuf_6_addr = getelementptr i16 %col_inbuf_6, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_6_addr"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc33.i.split:11 %col_inbuf_7_addr = getelementptr i16 %col_inbuf_7, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="col_inbuf_7_addr"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:12 %col_inbuf_load = load i3 %col_inbuf_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:13 %col_inbuf_1_load = load i3 %col_inbuf_1_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_1_load"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:14 %col_inbuf_2_load = load i3 %col_inbuf_2_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_2_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:15 %col_inbuf_3_load = load i3 %col_inbuf_3_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_3_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:16 %col_inbuf_4_load = load i3 %col_inbuf_4_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_4_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:17 %col_inbuf_5_load = load i3 %col_inbuf_5_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_5_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:18 %col_inbuf_6_load = load i3 %col_inbuf_6_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_6_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:19 %col_inbuf_7_load = load i3 %col_inbuf_7_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_7_load"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc33.i.split:21 %store_ln56 = store i4 %add_ln74, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc50.i.preheader:0 %call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:12 %col_inbuf_load = load i3 %col_inbuf_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:13 %col_inbuf_1_load = load i3 %col_inbuf_1_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_1_load"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:14 %col_inbuf_2_load = load i3 %col_inbuf_2_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_2_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:15 %col_inbuf_3_load = load i3 %col_inbuf_3_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_3_load"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:16 %col_inbuf_4_load = load i3 %col_inbuf_4_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_4_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:17 %col_inbuf_5_load = load i3 %col_inbuf_5_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_5_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:18 %col_inbuf_6_load = load i3 %col_inbuf_6_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_6_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="3">
<![CDATA[
for.inc33.i.split:19 %col_inbuf_7_load = load i3 %col_inbuf_7_addr

]]></Node>
<StgValue><ssdm name="col_inbuf_7_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="3" op_11_bw="14" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15">
<![CDATA[
for.inc33.i.split:20 %call_ln75 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln74, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc33.i.split:2 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc33.i.split:3 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="3" op_11_bw="14" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15" op_17_bw="15" op_18_bw="15">
<![CDATA[
for.inc33.i.split:20 %call_ln75 = call void @dct_1d, i16 %col_inbuf_load, i16 %col_inbuf_1_load, i16 %col_inbuf_2_load, i16 %col_inbuf_3_load, i16 %col_inbuf_4_load, i16 %col_inbuf_5_load, i16 %col_inbuf_6_load, i16 %col_inbuf_7_load, i16 %col_outbuf, i3 %trunc_ln74, i14 %dct_1d_dct_coeff_table_0, i15 %dct_1d_dct_coeff_table_1, i15 %dct_1d_dct_coeff_table_2, i15 %dct_1d_dct_coeff_table_3, i15 %dct_1d_dct_coeff_table_4, i15 %dct_1d_dct_coeff_table_5, i15 %dct_1d_dct_coeff_table_6, i15 %dct_1d_dct_coeff_table_7

]]></Node>
<StgValue><ssdm name="call_ln75"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.inc33.i.split:22 %br_ln74 = br void %for.inc33.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="120" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc50.i.preheader:0 %call_ln0 = call void @dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %col_outbuf, i16 %buf_2d_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="121" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc50.i.preheader:1 %call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc50.i.preheader:1 %call_ln0 = call void @dct_Pipeline_WR_Loop_Row_WR_Loop_Col, i16 %buf_2d_out, i16 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
for.inc50.i.preheader:2 %ret_ln130 = ret

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
