// Seed: 786530669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wand id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1 != 1;
  parameter id_6 = 1;
  wand id_7;
  assign id_7 = 1 - id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_5,
      id_12
  );
  output wire id_11;
  input logic [7:0] id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_13, id_14;
endmodule
