#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 26 10:49:29 2023
# Process ID: 21840
# Current directory: C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/system_wrapper.vds
# Journal file: C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/txzing/Desktop/test/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top system_wrapper -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1113.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:949]
INFO: [Synth 8-6157] synthesizing module 'system_Reset_Delay_0_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_Reset_Delay_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_Reset_Delay_0_0' (1#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_Reset_Delay_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rst_o' of module 'system_Reset_Delay_0_0' is unconnected for instance 'Reset_Delay_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1061]
WARNING: [Synth 8-7023] instance 'Reset_Delay_0' of module 'system_Reset_Delay_0_0' has 3 connections declared, but only 2 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1061]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (2#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (3#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'system_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1085]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' has 22 connections declared, but only 21 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1085]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_0' (4#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_0' (5#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_0' (6#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'system_microblaze_0_0' is unconnected for instance 'microblaze_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1126]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'system_microblaze_0_0' has 52 connections declared, but only 51 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1126]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1295]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (7#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (8#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (9#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (10#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:422]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:802]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (11#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:802]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (12#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (13#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1295]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_araddr' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_arvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_awaddr' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_awvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_bready' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_rready' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_wdata' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_wstrb' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7071] port 'M03_AXI_wvalid' of module 'system_microblaze_0_axi_periph_0' is unconnected for instance 'microblaze_0_axi_periph' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'system_microblaze_0_axi_periph_0' has 103 connections declared, but only 81 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1178]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:568]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (14#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_0' (15#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:714]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'system_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:714]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (16#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_0' (17#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'system_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:760]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'system_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:760]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_0' (18#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:785]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'system_lmb_bram_0' is unconnected for instance 'lmb_bram' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:785]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'system_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:785]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (19#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:568]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_1_100M_0' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (20#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-21840-TX/realtime/system_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1282]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1282]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:1282]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (21#1) [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (22#1) [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/synth/system_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system' (23#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/synth/system.v:949]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (24#1) [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1151.695 ; gain = 38.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.695 ; gain = 38.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1151.695 ; gain = 38.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1151.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_Reset_Delay_0_0/system_Reset_Delay_0_0/system_Reset_Delay_0_0_in_context.xdc] for cell 'system_i/Reset_Delay_0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_Reset_Delay_0_0/system_Reset_Delay_0_0/system_Reset_Delay_0_0_in_context.xdc] for cell 'system_i/Reset_Delay_0'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/constrs_1/imports/xdc/system.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/constrs_1/imports/xdc/system.xdc:5]
Finished Parsing XDC File [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/constrs_1/imports/xdc/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/constrs_1/imports/xdc/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1242.426 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Reset_Delay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1242.426 ; gain = 129.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1259.371 ; gain = 146.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_Reset_Delay_0_0      |         1|
|3     |system_axi_gpio_0_0         |         1|
|4     |system_axi_uartlite_0_0     |         1|
|5     |system_clk_wiz_1_0          |         1|
|6     |system_mdm_1_0              |         1|
|7     |system_microblaze_0_0       |         1|
|8     |system_rst_clk_wiz_1_100M_0 |         1|
|9     |system_dlmb_bram_if_cntlr_0 |         1|
|10    |system_dlmb_v10_0           |         1|
|11    |system_ilmb_bram_if_cntlr_0 |         1|
|12    |system_ilmb_v10_0           |         1|
|13    |system_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |system_Reset_Delay_0      |     1|
|2     |system_axi_gpio_0         |     1|
|3     |system_axi_uartlite_0     |     1|
|4     |system_clk_wiz_1          |     1|
|5     |system_dlmb_bram_if_cntlr |     1|
|6     |system_dlmb_v10           |     1|
|7     |system_ilmb_bram_if_cntlr |     1|
|8     |system_ilmb_v10           |     1|
|9     |system_lmb_bram           |     1|
|10    |system_mdm_1              |     1|
|11    |system_microblaze_0       |     1|
|12    |system_rst_clk_wiz_1_100M |     1|
|13    |system_xbar               |     1|
|14    |IBUF                      |     1|
|15    |OBUF                      |     2|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1264.172 ; gain = 60.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.172 ; gain = 150.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1276.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1278.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1278.996 ; gain = 165.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/txzing/Desktop/test/vivado/vivado_proj/vivado_proj.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 10:49:59 2023...
