Marina Alonso , Juan-Miguel Martinez , Vicente Santonja , Pedro Lopez , Jose Duato, Power Saving in Regular Interconnection Networks Built with High-Degree Switches, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers, p.5.2, April 04-08, 2005[doi>10.1109/IPDPS.2005.349]
Luca Benini , Giovanni De Micheli, Powering networks on chips: energy-efficient and reliable interconnect design for SoCs, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500009]
Thomas D. Burd , Robert W. Brodersen, Design issues for dynamic voltage scaling, Proceedings of the 2000 international symposium on Low power electronics and design, p.9-14, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344181]
Guangyu Chen , Feihui Li , Mahmut Kandemir, Compiler-directed channel allocation for saving power in on-chip networks, Conference record of the 33rd ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.194-205, January 11-13, 2006, Charleston, South Carolina, USA[doi>10.1145/1111037.1111055]
Xuning Chen , Li-Shiuan Peh , Gu-Yeon Wei , Yue-Kai Huang , Paul Prucnal, Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.120-131, February 12-16, 2005[doi>10.1109/HPCA.2005.15]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
José Duato, A Theory of Fault-Tolerant Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.8 n.8, p.790-802, August 1997[doi>10.1109/71.605766]
Noel Eisley , Li-Shiuan Peh, High-level power analysis for on-chip networks, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023849]
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
InfiniBand 2006. InfiniBand Trade Alliance. The InfiniBand Architecture. Available {online}: http://www.infinibandta.org.
ITRS. 2005. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, available {online}: http://www.itrs.net/Common/2005ITRS/Home2005.htm.
Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
I. Kadayif , M. Kandemir , I. Kolcu, Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors, Proceedings of the conference on Design, automation and test in Europe, p.21158, February 16-20, 2004
Himanshu Kaul , Dennis Sylvester , David Blaauw , Trevor Mudge , Todd Austin, DVS for On-Chip Bus Designs Based on Timing Error Correction, Proceedings of the conference on Design, Automation and Test in Europe, p.80-85, March 07-11, 2005[doi>10.1109/DATE.2005.125]
E. J. Kim , K. H. Yum , G. M. Link , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , M. Yousif , C. R. Das, Energy optimization techniques in cluster interconnects, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871620]
Kim, J. and Horowitz, M. 2002. Adaptive supply serial links with sub-1V operation and per-pin clock recovery. In Proceedings of the International Solid-State Circuits Conference. 1403--1413.
Jason Sungtae Kim , Michael Bedford Taylor , Jason Miller , David Wentzlaff, Energy characterization of a tiled architecture processor with on-chip networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871610]
Leonard Kleinrock, Theory, Volume 1, Queueing Systems, Wiley-Interscience, 1975
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291018]
F. Li , G. Chen , M. Kandemir, Compiler-directed voltage scaling on communication links for reducing power consumption, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.456-460, November 06-10, 2005, San Jose, CA
Jiong Luo , Li-Shiuan Peh , Niraj Jha, Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.11150, March 03-07, 2003
Mellanox. 2006. Mellanox Technologies Performance, Price, Power, Volume Metric (PPPV). Available {online}: http://www.mellanox.com/products/shared/PPPV.pdf.
Shubhendu S. Mukherjee , Peter Bannon , Steven Lang , Aaron Spink , David Webb, The Alpha 21364 Network Architecture, IEEE Micro, v.22 n.1, p.26-35, January 2002[doi>10.1109/40.988687]
Pai, V. S., Ranganathan, P., and Adve, S. V. 1997. RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors. IEEE Technical Committee on Computer Architecture (TCCA) Newsletter 35, 11 (Oct.), 37--48.
C. S. Patel, Power constrained design of multiprocessor interconnection networks, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.408, October 12-15, 1997
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
H. Saputra , M. Kandemir , N. Vijaykrishnan , M. J. Irwin , J. S. Hu , C-H. Hsu , U. Kremer, Energy-conscious compilation based on voltage scaling, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513832]
Shang, L. 2002. PoPNet simulator. Available {online}: http://www.princeton.edu/~lshang/popnet. html.
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Dongkun Shin , Jihong Kim, Power-aware communication optimization for networks-on-chips with voltage scalable links, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016763]
Vassos Soteriou , Li-Shiuan Peh, Design-Space Exploration of Power-Aware On/Off Interconnection Networks, Proceedings of the IEEE International Conference on Computer Design, p.510-517, October 11-13, 2004
Vassos Soteriou , Noel Eisley , Li-Shiuan Peh, Software-directed power-aware interconnection networks, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086333]
SPEC. 2006. The Standard Performance Evaluation Corporation. Available {online}: http://www.spec.org/.
Jeffrey M. Stine , Nicholas P. Carter , J. Flich, Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction, IEEE Computer Architecture Letters, v.3 n.1, p.4-4, January 2004[doi>10.1109/L-CA.2004.5]
Michael Bedford Taylor , Walter Lee , Jason Miller , David Wentzlaff , Ian Bratt , Ben Greenwald , Henry Hoffmann , Paul Johnson , Jason Kim , James Psota , Arvind Saraf , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proceedings of the 31st annual international symposium on Computer architecture, p.2, June 19-23, 2004, München, Germany
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Wei, G.-Y., Kim, J., Liu, D., Sidiropoulos, S., and Horowitz, M. A. 2000. A variable-frequency parallel I/O interface with adaptive power-supply regulation. Solid-State Circuits 35, 11 (Nov.), 1600--1610.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Frédéric Worm , Paolo Ienne , Patrick Thiran , Giovanni De Micheli, An adaptive low-power transmission scheme for on-chip networks, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581221]
Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, June 09-11, 2003, San Diego, California, USA[doi>10.1145/781131.781138]
