// Seed: 4058229597
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri id_9,
    output tri0 id_10,
    input wand id_11
);
  wire id_13;
  assign id_6 = 1;
  module_0(
      id_11, id_11
  );
endmodule
module module_2 (
    output wand id_0,
    input  wor  id_1,
    output tri1 id_2
);
  assign id_0 = 1'b0;
  module_0(
      id_1, id_1
  );
endmodule
