<html>
<head>
<title>extra_vsx_asm.c</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<style type="text/css">
.s0 { color: #808080;}
.s1 { color: #a9b7c6;}
.s2 { color: #cc7832;}
.s3 { color: #6a8759;}
.s4 { color: #6897bb;}
</style>
</head>
<body bgcolor="#2b2b2b">
<table CELLSPACING=0 CELLPADDING=5 COLS=1 WIDTH="100%" BGCOLOR="#606060" >
<tr><td><center>
<font face="Arial, Helvetica" color="#000000">
extra_vsx_asm.c</font>
</center></td></tr></table>
<pre><span class="s0">/** 
 * Testing ASM VSX register number fixer '%x&lt;n&gt;' 
 * 
 * old versions of CLANG doesn't support %x&lt;n&gt; in the inline asm template 
 * which fixes register number when using any of the register constraints wa, wd, wf. 
 * 
 * xref: 
 * - https://bugs.llvm.org/show_bug.cgi?id=31837 
 * - https://gcc.gnu.org/onlinedocs/gcc/Machine-Constraints.html 
 */</span>
<span class="s2">#ifndef </span><span class="s1">__VSX__</span>
    <span class="s2">#error </span><span class="s3">&quot;VSX is not supported&quot;</span>
<span class="s2">#endif</span>
<span class="s2">#include </span><span class="s1">&lt;altivec.h&gt;</span>

<span class="s2">#if </span><span class="s1">(defined(__GNUC__) &amp;&amp; !defined(vec_xl)) || (defined(__clang__) &amp;&amp; !defined(__IBMC__))</span>
    <span class="s2">#define </span><span class="s1">vsx_ld  vec_vsx_ld</span>
    <span class="s2">#define </span><span class="s1">vsx_st  vec_vsx_st</span>
<span class="s2">#else</span>
    <span class="s2">#define </span><span class="s1">vsx_ld  vec_xl</span>
    <span class="s2">#define </span><span class="s1">vsx_st  vec_xst</span>
<span class="s2">#endif</span>

<span class="s2">int </span><span class="s1">main(</span><span class="s2">void</span><span class="s1">)</span>
<span class="s1">{</span>
    <span class="s2">float </span><span class="s1">z4[] = {</span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">};</span>
    <span class="s2">signed int </span><span class="s1">zout[] = {</span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">, </span><span class="s4">0</span><span class="s1">};</span>

    <span class="s1">__vector </span><span class="s2">float </span><span class="s1">vz4 = vsx_ld(</span><span class="s4">0</span><span class="s1">, z4);</span>
    <span class="s1">__vector </span><span class="s2">signed int </span><span class="s1">asm_ret = vsx_ld(</span><span class="s4">0</span><span class="s1">, zout);</span>

    <span class="s1">__asm__ (</span><span class="s3">&quot;xvcvspsxws %x0,%x1&quot; </span><span class="s1">: </span><span class="s3">&quot;=wa&quot; </span><span class="s1">(vz4) : </span><span class="s3">&quot;wa&quot; </span><span class="s1">(asm_ret));</span>

    <span class="s1">vsx_st(asm_ret, </span><span class="s4">0</span><span class="s1">, zout);</span>
    <span class="s2">return </span><span class="s1">zout[</span><span class="s4">0</span><span class="s1">];</span>
<span class="s1">}</span>
</pre>
</body>
</html>