Source Block: hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx.v@205:240@HdlStmFor
    endcase
  end
end

genvar i;
generate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
    jesd204_up_rx_lane #(
      .DATA_PATH_WIDTH(DATA_PATH_WIDTH)
    ) i_up_rx_lane (
      .up_clk(up_clk),
      .up_reset_synchronizer(up_reset_synchronizer),

      .up_rreq(up_rreq),
      .up_raddr(up_raddr[2:0]),
      .up_rdata(up_lane_rdata[i]),

      .up_status_cgs_state(up_status_lane_cgs_state[2*i+1:2*i]),
      .up_status_err_statistics_cnt(up_status_err_statistics_cnt[32*i+31:32*i]),
      .up_status_emb_state(up_status_lane_emb_state[3*i+2:3*i]),
      .up_status_lane_frame_align_err_cnt(up_status_lane_frame_align_err_cnt[8*i+7:8*i]),

      .core_clk(core_clk),
      .core_reset(core_reset),

      .core_ilas_config_valid(core_ilas_config_valid[i]),
      .core_ilas_config_addr(core_ilas_config_addr[2*i+1:2*i]),
      .core_ilas_config_data(core_ilas_config_data[(DATA_PATH_WIDTH*8*i)+(DATA_PATH_WIDTH*8)-1:DATA_PATH_WIDTH*8*i]),

      .core_status_ifs_ready(core_status_lane_ifs_ready[i]),
      .core_status_latency(core_status_lane_latency[14*i+13:14*i])
    );
  end

endgenerate

endmodule

Diff Content:
- 210 generate for (i = 0; i < NUM_LANES; i = i + 1) begin: gen_lane
- 211     jesd204_up_rx_lane #(
- 212       .DATA_PATH_WIDTH(DATA_PATH_WIDTH)
- 213     ) i_up_rx_lane (
- 214       .up_clk(up_clk),
- 215       .up_reset_synchronizer(up_reset_synchronizer),
- 217       .up_rreq(up_rreq),
- 218       .up_raddr(up_raddr[2:0]),
- 219       .up_rdata(up_lane_rdata[i]),
- 221       .up_status_cgs_state(up_status_lane_cgs_state[2*i+1:2*i]),
- 222       .up_status_err_statistics_cnt(up_status_err_statistics_cnt[32*i+31:32*i]),
- 223       .up_status_emb_state(up_status_lane_emb_state[3*i+2:3*i]),
- 224       .up_status_lane_frame_align_err_cnt(up_status_lane_frame_align_err_cnt[8*i+7:8*i]),
- 226       .core_clk(core_clk),
- 227       .core_reset(core_reset),
- 229       .core_ilas_config_valid(core_ilas_config_valid[i]),
- 230       .core_ilas_config_addr(core_ilas_config_addr[2*i+1:2*i]),
- 231       .core_ilas_config_data(core_ilas_config_data[(DATA_PATH_WIDTH*8*i)+(DATA_PATH_WIDTH*8)-1:DATA_PATH_WIDTH*8*i]),
- 233       .core_status_ifs_ready(core_status_lane_ifs_ready[i]),
- 234       .core_status_latency(core_status_lane_latency[14*i+13:14*i])
- 235     );
+ 235   always @(posedge up_clk) begin
+ 235     if (up_reset == 1'b1) begin
+ 235       up_cfg_buffer_early_release <= 1'b0;
+ 235       up_cfg_buffer_delay <= 'h00;
+ 235       up_ctrl_err_statistics_mask <= 7'h0;
+ 235       up_ctrl_err_statistics_reset <= 1'b0;
+ 235       up_cfg_frame_align_err_threshold <= 8'd4;
+ 235     end else if (up_wreq == 1'b1 && up_cfg_is_writeable == 1'b1) begin
+ 235       case (up_waddr)
+ 235       /* JESD RX configuraton */
+ 235       12'h090: begin
+ 235         up_cfg_buffer_early_release <= up_wdata[16];
+ 235         up_cfg_buffer_delay <= up_wdata[9:DATA_PATH_WIDTH_LOG2];
+ 235       end
+ 235       endcase
+ 235     end else if (up_wreq == 1'b1) begin
+ 235       case (up_waddr)
+ 235       12'h91: begin
+ 235         up_ctrl_err_statistics_mask <= up_wdata[14:8];
+ 235         up_ctrl_err_statistics_reset <= up_wdata[0];
+ 235       end
+ 235       12'h92: begin
+ 235         up_cfg_frame_align_err_threshold <= up_wdata[7:0];
+ 235       end
+ 235       endcase
+ 235     end

Clone Blocks:
