{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 17:55:11 2015 " "Info: Processing started: Fri Mar 06 17:55:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a320hd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file a320hd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a320hd-main " "Info: Found design unit 1: a320hd-main" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 a320hd " "Info: Found entity 1: a320hd" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "a320hd " "Info: Elaborating entity \"a320hd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "new_frame a320hd.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at a320hd.vhd(13): used implicit default value for signal \"new_frame\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "new_rd VCC " "Warning (13410): Pin \"new_rd\" is stuck at VCC" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "new_frame GND " "Warning (13410): Pin \"new_frame\" is stuck at GND" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Warning: Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[15\] " "Warning (15610): No output dependent on input pin \"old_data\[15\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[14\] " "Warning (15610): No output dependent on input pin \"old_data\[14\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[13\] " "Warning (15610): No output dependent on input pin \"old_data\[13\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[12\] " "Warning (15610): No output dependent on input pin \"old_data\[12\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[11\] " "Warning (15610): No output dependent on input pin \"old_data\[11\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[10\] " "Warning (15610): No output dependent on input pin \"old_data\[10\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[9\] " "Warning (15610): No output dependent on input pin \"old_data\[9\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[8\] " "Warning (15610): No output dependent on input pin \"old_data\[8\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[7\] " "Warning (15610): No output dependent on input pin \"old_data\[7\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[6\] " "Warning (15610): No output dependent on input pin \"old_data\[6\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[5\] " "Warning (15610): No output dependent on input pin \"old_data\[5\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[4\] " "Warning (15610): No output dependent on input pin \"old_data\[4\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[3\] " "Warning (15610): No output dependent on input pin \"old_data\[3\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[2\] " "Warning (15610): No output dependent on input pin \"old_data\[2\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[1\] " "Warning (15610): No output dependent on input pin \"old_data\[1\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_data\[0\] " "Warning (15610): No output dependent on input pin \"old_data\[0\]\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_cs " "Warning (15610): No output dependent on input pin \"old_cs\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_rs " "Warning (15610): No output dependent on input pin \"old_rs\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_wr " "Warning (15610): No output dependent on input pin \"old_wr\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_rd " "Warning (15610): No output dependent on input pin \"old_rd\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "old_rst " "Warning (15610): No output dependent on input pin \"old_rst\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pd3 " "Warning (15610): No output dependent on input pin \"pd3\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 23 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pd4 " "Warning (15610): No output dependent on input pin \"pd4\"" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Info: Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Info: Implemented 22 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Info: Implemented 412 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 17:55:15 2015 " "Info: Processing ended: Fri Mar 06 17:55:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 17:55:16 2015 " "Info: Processing started: Fri Mar 06 17:55:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "a320hd EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"a320hd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 46 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "23.142 ns register register " "Info: Estimated most critical path is register to register delay of 23.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_count\[16\] 1 REG LAB_X10_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y7; Fanout = 3; REG Node = 'clk_count\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_count[16] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.978 ns) 3.668 ns Add0~112 2 COMB LAB_X8_Y5 2 " "Info: 2: + IC(2.690 ns) + CELL(0.978 ns) = 3.668 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'Add0~112'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { clk_count[16] Add0~112 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.791 ns Add0~117 3 COMB LAB_X8_Y5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.791 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'Add0~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~112 Add0~117 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.914 ns Add0~122 4 COMB LAB_X8_Y5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.914 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'Add0~122'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~117 Add0~122 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.037 ns Add0~107 5 COMB LAB_X8_Y5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.037 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'Add0~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~122 Add0~107 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.436 ns Add0~2 6 COMB LAB_X8_Y5 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 4.436 ns; Loc. = LAB_X8_Y5; Fanout = 6; COMB Node = 'Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add0~107 Add0~2 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.682 ns Add0~17 7 COMB LAB_X8_Y5 6 " "Info: 7: + IC(0.000 ns) + CELL(0.246 ns) = 4.682 ns; Loc. = LAB_X8_Y5; Fanout = 6; COMB Node = 'Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add0~2 Add0~17 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.916 ns Add0~25 8 COMB LAB_X9_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 5.916 ns; Loc. = LAB_X9_Y5; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add0~17 Add0~25 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.200 ns) 8.193 ns Selector37~3 9 COMB LAB_X4_Y5 2 " "Info: 9: + IC(2.077 ns) + CELL(0.200 ns) = 8.193 ns; Loc. = LAB_X4_Y5; Fanout = 2; COMB Node = 'Selector37~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Add0~25 Selector37~3 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 9.376 ns LessThan9~2 10 COMB LAB_X4_Y5 4 " "Info: 10: + IC(0.269 ns) + CELL(0.914 ns) = 9.376 ns; Loc. = LAB_X4_Y5; Fanout = 4; COMB Node = 'LessThan9~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Selector37~3 LessThan9~2 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 10.559 ns LessThan3~0 11 COMB LAB_X4_Y5 2 " "Info: 11: + IC(0.443 ns) + CELL(0.740 ns) = 10.559 ns; Loc. = LAB_X4_Y5; Fanout = 2; COMB Node = 'LessThan3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LessThan9~2 LessThan3~0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.914 ns) 14.047 ns LessThan3~4 12 COMB LAB_X10_Y7 3 " "Info: 12: + IC(2.574 ns) + CELL(0.914 ns) = 14.047 ns; Loc. = LAB_X10_Y7; Fanout = 3; COMB Node = 'LessThan3~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.488 ns" { LessThan3~0 LessThan3~4 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.740 ns) 16.897 ns Selector37~6 13 COMB LAB_X4_Y7 5 " "Info: 13: + IC(2.110 ns) + CELL(0.740 ns) = 16.897 ns; Loc. = LAB_X4_Y7; Fanout = 5; COMB Node = 'Selector37~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { LessThan3~4 Selector37~6 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.200 ns) 18.080 ns cmd_index\[16\]~6 14 COMB LAB_X4_Y7 32 " "Info: 14: + IC(0.983 ns) + CELL(0.200 ns) = 18.080 ns; Loc. = LAB_X4_Y7; Fanout = 32; COMB Node = 'cmd_index\[16\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { Selector37~6 cmd_index[16]~6 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.819 ns) + CELL(1.243 ns) 23.142 ns cmd_index\[2\] 15 REG LAB_X10_Y1 43 " "Info: 15: + IC(3.819 ns) + CELL(1.243 ns) = 23.142 ns; Loc. = LAB_X10_Y1; Fanout = 43; REG Node = 'cmd_index\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.062 ns" { cmd_index[16]~6 cmd_index[2] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.177 ns ( 35.33 % ) " "Info: Total cell delay = 8.177 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.965 ns ( 64.67 % ) " "Info: Total interconnect delay = 14.965 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.142 ns" { clk_count[16] Add0~112 Add0~117 Add0~122 Add0~107 Add0~2 Add0~17 Add0~25 Selector37~3 LessThan9~2 LessThan3~0 LessThan3~4 Selector37~6 cmd_index[16]~6 cmd_index[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "33 " "Info: Average interconnect usage is 33% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 33% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 17:55:18 2015 " "Info: Processing ended: Fri Mar 06 17:55:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 17:55:20 2015 " "Info: Processing started: Fri Mar 06 17:55:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 17:55:20 2015 " "Info: Processing ended: Fri Mar 06 17:55:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 17:55:22 2015 " "Info: Processing started: Fri Mar 06 17:55:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cmd_index\[2\] register state.powerup1 43.68 MHz 22.892 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.68 MHz between source register \"cmd_index\[2\]\" and destination register \"state.powerup1\" (period= 22.892 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.183 ns + Longest register register " "Info: + Longest register to register delay is 22.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cmd_index\[2\] 1 REG LC_X10_Y1_N6 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y1_N6; Fanout = 43; REG Node = 'cmd_index\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd_index[2] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.570 ns) + CELL(0.747 ns) 4.317 ns Add1~137 2 COMB LC_X3_Y4_N6 2 " "Info: 2: + IC(3.570 ns) + CELL(0.747 ns) = 4.317 ns; Loc. = LC_X3_Y4_N6; Fanout = 2; COMB Node = 'Add1~137'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { cmd_index[2] Add1~137 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.440 ns Add1~152 3 COMB LC_X3_Y4_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 4.440 ns; Loc. = LC_X3_Y4_N7; Fanout = 2; COMB Node = 'Add1~152'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~137 Add1~152 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 4.563 ns Add1~142 4 COMB LC_X3_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 4.563 ns; Loc. = LC_X3_Y4_N8; Fanout = 2; COMB Node = 'Add1~142'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~152 Add1~142 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.962 ns Add1~147 5 COMB LC_X3_Y4_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 4.962 ns; Loc. = LC_X3_Y4_N9; Fanout = 6; COMB Node = 'Add1~147'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add1~142 Add1~147 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 6.196 ns Add1~20 6 COMB LC_X4_Y4_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 6.196 ns; Loc. = LC_X4_Y4_N3; Fanout = 2; COMB Node = 'Add1~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add1~147 Add1~20 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.082 ns) + CELL(0.511 ns) 9.789 ns LessThan6~0 7 COMB LC_X5_Y7_N3 1 " "Info: 7: + IC(3.082 ns) + CELL(0.511 ns) = 9.789 ns; Loc. = LC_X5_Y7_N3; Fanout = 1; COMB Node = 'LessThan6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { Add1~20 LessThan6~0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.914 ns) 11.392 ns LessThan6~4 8 COMB LC_X5_Y7_N2 1 " "Info: 8: + IC(0.689 ns) + CELL(0.914 ns) = 11.392 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'LessThan6~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { LessThan6~0 LessThan6~4 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.200 ns) 13.614 ns LessThan6~7 9 COMB LC_X6_Y4_N8 2 " "Info: 9: + IC(2.022 ns) + CELL(0.200 ns) = 13.614 ns; Loc. = LC_X6_Y4_N8; Fanout = 2; COMB Node = 'LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.222 ns" { LessThan6~4 LessThan6~7 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.119 ns LessThan7~1 10 COMB LC_X6_Y4_N9 1 " "Info: 10: + IC(0.305 ns) + CELL(0.200 ns) = 14.119 ns; Loc. = LC_X6_Y4_N9; Fanout = 1; COMB Node = 'LessThan7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan6~7 LessThan7~1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.490 ns) + CELL(0.200 ns) 16.809 ns Selector37~11 11 COMB LC_X4_Y7_N0 3 " "Info: 11: + IC(2.490 ns) + CELL(0.200 ns) = 16.809 ns; Loc. = LC_X4_Y7_N0; Fanout = 3; COMB Node = 'Selector37~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { LessThan7~1 Selector37~11 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.200 ns) 19.030 ns Selector37~12 12 COMB LC_X4_Y5_N4 3 " "Info: 12: + IC(2.021 ns) + CELL(0.200 ns) = 19.030 ns; Loc. = LC_X4_Y5_N4; Fanout = 3; COMB Node = 'Selector37~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { Selector37~11 Selector37~12 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(0.804 ns) 22.183 ns state.powerup1 13 REG LC_X2_Y4_N4 4 " "Info: 13: + IC(2.349 ns) + CELL(0.804 ns) = 22.183 ns; Loc. = LC_X2_Y4_N4; Fanout = 4; REG Node = 'state.powerup1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.153 ns" { Selector37~12 state.powerup1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.655 ns ( 25.49 % ) " "Info: Total cell delay = 5.655 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.528 ns ( 74.51 % ) " "Info: Total interconnect delay = 16.528 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.183 ns" { cmd_index[2] Add1~137 Add1~152 Add1~142 Add1~147 Add1~20 LessThan6~0 LessThan6~4 LessThan6~7 LessThan7~1 Selector37~11 Selector37~12 state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.183 ns" { cmd_index[2] {} Add1~137 {} Add1~152 {} Add1~142 {} Add1~147 {} Add1~20 {} LessThan6~0 {} LessThan6~4 {} LessThan6~7 {} LessThan7~1 {} Selector37~11 {} Selector37~12 {} state.powerup1 {} } { 0.000ns 3.570ns 0.000ns 0.000ns 0.000ns 0.000ns 3.082ns 0.689ns 2.022ns 0.305ns 2.490ns 2.021ns 2.349ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns state.powerup1 2 REG LC_X2_Y4_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y4_N4; Fanout = 4; REG Node = 'state.powerup1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk state.powerup1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cmd_index\[2\] 2 REG LC_X10_Y1_N6 43 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y1_N6; Fanout = 43; REG Node = 'cmd_index\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cmd_index[2] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "22.183 ns" { cmd_index[2] Add1~137 Add1~152 Add1~142 Add1~147 Add1~20 LessThan6~0 LessThan6~4 LessThan6~7 LessThan7~1 Selector37~11 Selector37~12 state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "22.183 ns" { cmd_index[2] {} Add1~137 {} Add1~152 {} Add1~142 {} Add1~147 {} Add1~20 {} LessThan6~0 {} LessThan6~4 {} LessThan6~7 {} LessThan7~1 {} Selector37~11 {} Selector37~12 {} state.powerup1 {} } { 0.000ns 3.570ns 0.000ns 0.000ns 0.000ns 0.000ns 3.082ns 0.689ns 2.022ns 0.305ns 2.490ns 2.021ns 2.349ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.804ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup1 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cmd_index[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cmd_index[2] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk new_data\[8\] new_data\[8\]~reg0 9.560 ns register " "Info: tco from clock \"clk\" to destination pin \"new_data\[8\]\" through register \"new_data\[8\]~reg0\" is 9.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 121 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 121; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns new_data\[8\]~reg0 2 REG LC_X12_Y5_N3 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'new_data\[8\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[8]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.503 ns + Longest register pin " "Info: + Longest register to pin delay is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns new_data\[8\]~reg0 1 REG LC_X12_Y5_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'new_data\[8\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_data[8]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.181 ns) + CELL(2.322 ns) 5.503 ns new_data\[8\] 2 PIN PIN_15 0 " "Info: 2: + IC(3.181 ns) + CELL(2.322 ns) = 5.503 ns; Loc. = PIN_15; Fanout = 0; PIN Node = 'new_data\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.20 % ) " "Info: Total cell delay = 2.322 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.181 ns ( 57.80 % ) " "Info: Total interconnect delay = 3.181 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { new_data[8]~reg0 {} new_data[8] {} } { 0.000ns 3.181ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[8]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[8]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { new_data[8]~reg0 new_data[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { new_data[8]~reg0 {} new_data[8] {} } { 0.000ns 3.181ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 17:55:23 2015 " "Info: Processing ended: Fri Mar 06 17:55:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
