{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.497772",
   "Default View_TopLeft":"-749,-530",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 6 -x 1660 -y 190 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 6 -x 1660 -y 380 -defaultsOSRD
preplace port ch0_lpddr4_trip3 -pg 1 -lvl 6 -x 1660 -y 440 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 6 -x 1660 -y 210 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 6 -x 1660 -y 400 -defaultsOSRD
preplace port ch1_lpddr4_trip3 -pg 1 -lvl 6 -x 1660 -y 460 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 6 -x 1660 -y 170 -defaultsOSRD -right
preplace port lpddr4_clk2 -pg 1 -lvl 6 -x 1660 -y 420 -defaultsOSRD -right
preplace port lpddr4_clk3 -pg 1 -lvl 6 -x 1660 -y 360 -defaultsOSRD -right
preplace port UART -pg 1 -lvl 6 -x 1660 -y 560 -defaultsOSRD
preplace inst CIPS -pg 1 -lvl 2 -x 410 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 382 381} -defaultsOSRD -pinDir M_AXI_FPD right -pinY M_AXI_FPD 20R -pinDir FPD_CCI_NOC_0 right -pinY FPD_CCI_NOC_0 80R -pinDir FPD_CCI_NOC_1 right -pinY FPD_CCI_NOC_1 100R -pinDir FPD_CCI_NOC_2 right -pinY FPD_CCI_NOC_2 120R -pinDir FPD_CCI_NOC_3 right -pinY FPD_CCI_NOC_3 140R -pinDir FPD_AXI_NOC_0 right -pinY FPD_AXI_NOC_0 160R -pinDir FPD_AXI_NOC_1 right -pinY FPD_AXI_NOC_1 180R -pinDir LPD_AXI_NOC_0 right -pinY LPD_AXI_NOC_0 200R -pinDir PMC_NOC_AXI_0 right -pinY PMC_NOC_AXI_0 220R -pinDir pl0_ref_clk left -pinY pl0_ref_clk 20L -pinDir pl0_resetn right -pinY pl0_resetn 240R -pinDir m_axi_fpd_aclk left -pinY m_axi_fpd_aclk 40L -pinDir fpd_cci_noc_axi0_clk right -pinY fpd_cci_noc_axi0_clk 260R -pinDir fpd_cci_noc_axi1_clk right -pinY fpd_cci_noc_axi1_clk 280R -pinDir fpd_cci_noc_axi2_clk right -pinY fpd_cci_noc_axi2_clk 300R -pinDir fpd_cci_noc_axi3_clk right -pinY fpd_cci_noc_axi3_clk 320R -pinDir fpd_axi_noc_axi0_clk right -pinY fpd_axi_noc_axi0_clk 340R -pinDir fpd_axi_noc_axi1_clk right -pinY fpd_axi_noc_axi1_clk 360R -pinDir lpd_axi_noc_clk right -pinY lpd_axi_noc_clk 380R -pinDir pmc_axi_noc_axi0_clk right -pinY pmc_axi_noc_axi0_clk 400R -pinBusDir gem0_tsu_timer_cnt right -pinBusY gem0_tsu_timer_cnt 520R -pinDir pl_ps_irq0 right -pinY pl_ps_irq0 500R
preplace inst axi_intc -pg 1 -lvl 4 -x 1080 -y 820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir s_axi right -pinY s_axi 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn right -pinY s_axi_aresetn 40R -pinBusDir intr left -pinBusY intr 60L -pinDir irq left -pinY irq 40L
preplace inst pl_rtl -pg 1 -lvl 5 -x 1460 -y 540 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI left -pinY M00_AXI 300L -pinDir UART right -pinY UART 20R -pinDir aclk left -pinY aclk 320L -pinDir aresetn left -pinY aresetn 340L
preplace inst cips_noc -pg 1 -lvl 4 -x 1080 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 377 369 370 371 372 373 374 375 376} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir S02_AXI left -pinY S02_AXI 60L -pinDir S03_AXI left -pinY S03_AXI 80L -pinDir S04_AXI left -pinY S04_AXI 100L -pinDir S05_AXI left -pinY S05_AXI 120L -pinDir S06_AXI left -pinY S06_AXI 140L -pinDir S07_AXI left -pinY S07_AXI 160L -pinDir M00_INI right -pinY M00_INI 20R -pinDir M01_INI right -pinY M01_INI 40R -pinDir M02_INI right -pinY M02_INI 60R -pinDir M03_INI right -pinY M03_INI 80R -pinDir M04_INI right -pinY M04_INI 180R -pinDir M05_INI right -pinY M05_INI 200R -pinDir M06_INI right -pinY M06_INI 220R -pinDir M07_INI right -pinY M07_INI 240R -pinDir aclk0 left -pinY aclk0 360L -pinDir aclk1 left -pinY aclk1 200L -pinDir aclk2 left -pinY aclk2 220L -pinDir aclk3 left -pinY aclk3 240L -pinDir aclk4 left -pinY aclk4 260L -pinDir aclk5 left -pinY aclk5 280L -pinDir aclk6 left -pinY aclk6 300L -pinDir aclk7 left -pinY aclk7 320L -pinDir aclk8 left -pinY aclk8 340L
preplace inst clk_wizard -pg 1 -lvl 1 -x 80 -y 40 -swap {0 3 1 2} -defaultsOSRD -pinDir resetn right -pinY resetn 20R -pinDir locked right -pinY locked 660R -pinDir clk_in1 right -pinY clk_in1 100R -pinDir clk_out1 right -pinY clk_out1 120R
preplace inst noc_lpddr4_0 -pg 1 -lvl 5 -x 1460 -y 140 -defaultsOSRD -pinDir S00_INI left -pinY S00_INI 60L -pinDir S01_INI left -pinY S01_INI 80L -pinDir S02_INI left -pinY S02_INI 100L -pinDir S03_INI left -pinY S03_INI 120L -pinDir sys_clk0 right -pinY sys_clk0 30R -pinDir CH0_LPDDR4_0 right -pinY CH0_LPDDR4_0 50R -pinDir CH1_LPDDR4_0 right -pinY CH1_LPDDR4_0 70R
preplace inst noc_lpddr4_1 -pg 1 -lvl 5 -x 1460 -y 340 -swap {0 1 2 3 4 5 6 7 51 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 8 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93} -defaultsOSRD -pinDir S00_INI left -pinY S00_INI 20L -pinDir S01_INI left -pinY S01_INI 40L -pinDir S02_INI left -pinY S02_INI 60L -pinDir S03_INI left -pinY S03_INI 80L -pinDir sys_clk0 right -pinY sys_clk0 80R -pinDir CH0_LPDDR4_0 right -pinY CH0_LPDDR4_0 40R -pinDir CH1_LPDDR4_0 right -pinY CH1_LPDDR4_0 60R -pinDir sys_clk1 right -pinY sys_clk1 20R -pinDir CH0_LPDDR4_1 right -pinY CH0_LPDDR4_1 100R -pinDir CH1_LPDDR4_1 right -pinY CH1_LPDDR4_1 120R
preplace inst proc_sys_reset -pg 1 -lvl 4 -x 1080 -y 640 -swap {1 0 3 4 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 40L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 80L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 100L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst dummy_intr -pg 1 -lvl 3 -x 760 -y 860 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 2 2 N 460 N
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 2 2 N 480 N
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 2 2 N 380 N
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 2 2 N 400 N
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 2 2 N 420 N
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 2 2 N 440 N
preplace netloc CIPS_0_lpd_axi_noc_clk 1 2 2 N 500 N
preplace netloc CIPS_0_pl_clk0 1 1 1 N 140
preplace netloc CIPS_0_pl_resetn1 1 1 3 NJ 60 670 120 870
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 2 2 N 520 N
preplace netloc axi_intc_0_irq 1 2 2 N 620 850
preplace netloc clk_wizard_0_clk_out1 1 1 4 170 80 650 540 890 600 1280
preplace netloc clk_wizard_0_locked 1 1 3 NJ 700 N 700 N
preplace netloc dummy_intr_dout 1 3 1 N 880
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 1 1260 740n
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 2 2 N 280 N
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 2 2 N 300 N
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 2 2 N 200 N
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 2 2 N 220 N
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 2 2 N 240 N
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 2 2 N 260 N
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 2 2 N 320 N
preplace netloc CIPS_0_M_AXI_GP0 1 2 3 NJ 140 N 140 1280
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 2 2 N 340 N
preplace netloc cips_noc_M00_INI 1 4 1 N 200
preplace netloc cips_noc_M01_INI 1 4 1 N 220
preplace netloc cips_noc_M02_INI 1 4 1 N 240
preplace netloc cips_noc_M03_INI 1 4 1 N 260
preplace netloc cips_noc_M04_INI 1 4 1 N 360
preplace netloc cips_noc_M05_INI 1 4 1 N 380
preplace netloc cips_noc_M06_INI 1 4 1 N 400
preplace netloc cips_noc_M07_INI 1 4 1 N 420
preplace netloc icn_ctrl_M00_AXI 1 4 1 N 840
preplace netloc lpddr4_clk1_1 1 5 1 NJ 170
preplace netloc lpddr4_clk2_1 1 5 1 NJ 420
preplace netloc lpddr4_clk3_1 1 5 1 NJ 360
preplace netloc noc_lpddr4_0_CH0_LPDDR4_0 1 5 1 NJ 190
preplace netloc noc_lpddr4_0_CH1_LPDDR4_0 1 5 1 NJ 210
preplace netloc noc_lpddr4_1_CH0_LPDDR4_0 1 5 1 NJ 380
preplace netloc noc_lpddr4_1_CH0_LPDDR4_1 1 5 1 NJ 440
preplace netloc noc_lpddr4_1_CH1_LPDDR4_0 1 5 1 NJ 400
preplace netloc noc_lpddr4_1_CH1_LPDDR4_1 1 5 1 NJ 460
preplace netloc pl_rtl_UART 1 5 1 NJ 560
levelinfo -pg 1 0 80 410 760 1080 1460 1660
pagesize -pg 1 -db -bbox -sgen 0 0 1830 940
",
   "No Loops_ScaleFactor":"0.658458",
   "No Loops_TopLeft":"-27,3",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port ch0_lpddr4_trip1 -pg 1 -lvl 9 -x 3590 -y 220 -defaultsOSRD
preplace port ch0_lpddr4_trip2 -pg 1 -lvl 9 -x 3590 -y 460 -defaultsOSRD
preplace port ch0_lpddr4_trip3 -pg 1 -lvl 9 -x 3590 -y 500 -defaultsOSRD
preplace port ch1_lpddr4_trip1 -pg 1 -lvl 9 -x 3590 -y 240 -defaultsOSRD
preplace port ch1_lpddr4_trip2 -pg 1 -lvl 9 -x 3590 -y 480 -defaultsOSRD
preplace port ch1_lpddr4_trip3 -pg 1 -lvl 9 -x 3590 -y 520 -defaultsOSRD
preplace port lpddr4_clk1 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port lpddr4_clk2 -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port lpddr4_clk3 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace inst CIPS_0 -pg 1 -lvl 8 -x 3120 -y 20 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -x 2610 -y -280 -defaultsOSRD
preplace inst axi_smc_vip_hier -pg 1 -lvl 6 -x 2320 -y -280 -defaultsOSRD
preplace inst cips_noc -pg 1 -lvl 5 -x 1840 -y -150 -defaultsOSRD
preplace inst clk_wizard_0 -pg 1 -lvl 4 -x 1440 -y -280 -defaultsOSRD
preplace inst noc_lpddr4_0 -pg 1 -lvl 3 -x 1130 -y -260 -defaultsOSRD
preplace inst noc_lpddr4_1 -pg 1 -lvl 2 -x 670 -y -280 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 260 -y -280 -defaultsOSRD
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 4 5 1690 70 2090 -170 2440 -150 2850 310 3420
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 4 5 1680 80 2120 -150 2430 -140 2840 320 3400
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 4 5 1670 -520 2110 -210 2510 -190 2860 -250 3360
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 4 5 1680 -510 2020 -200 2500 -180 2870 -230 3350
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 4 5 1690 -500 2000 -190 2490 -170 2870 290 3460
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 4 5 1670 90 2110 -180 2450 -160 2860 300 3440
preplace netloc CIPS_0_lpd_axi_noc_clk 1 4 5 1660 100 2130 -130 N -130 2830 330 3380
preplace netloc CIPS_0_pl_clk0 1 3 6 1340 0 1560 130 2100 -460 N -460 N -460 3480
preplace netloc CIPS_0_pl_resetn1 1 0 9 60 640 N 640 N 640 1320 640 N 640 N 640 N 640 N 640 3480
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 4 5 1650 110 2140 -110 N -110 2810 340 3350
preplace netloc axi_intc_0_irq 1 7 1 2880 -280n
preplace netloc clk_wizard_0_clk_out1 1 0 8 70 550 N 550 N 550 N 550 1550 550 2160 550 2470 550 2820
preplace netloc clk_wizard_0_locked 1 0 5 80 120 N 120 N 120 N 120 1540
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 430 710 N 710 N 710 N 710 2170 710 2480
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 4 5 1590 180 N 180 N 180 2740 390 3430
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 4 5 1580 200 N 200 N 200 2730 400 3410
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 4 5 1640 140 2180 100 N 100 2790 350 3500
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 4 5 1630 150 2190 120 N 120 2780 360 3490
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 4 5 1620 160 2200 140 N 140 2760 370 3470
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 4 5 1610 170 2210 160 N 160 2750 380 3450
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 4 5 1600 230 N 230 N 230 2720 410 3390
preplace netloc CIPS_0_M_AXI_GP0 1 5 4 2210 -470 N -470 N -470 3370
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 4 5 1570 240 1990 250 2510 240 2710 420 3370
preplace netloc cips_noc_M00_INI 1 2 4 930 -440 N -440 N -440 1990
preplace netloc cips_noc_M01_INI 1 2 4 940 -430 N -430 N -430 2010
preplace netloc cips_noc_M02_INI 1 2 4 950 -420 N -420 N -420 2030
preplace netloc cips_noc_M03_INI 1 2 4 960 -410 N -410 N -410 2040
preplace netloc cips_noc_M04_INI 1 1 5 490 -400 N -400 N -400 N -400 2050
preplace netloc cips_noc_M05_INI 1 1 5 500 -390 N -390 N -390 N -390 2060
preplace netloc cips_noc_M06_INI 1 1 5 480 -420 880 -380 N -380 N -380 2070
preplace netloc cips_noc_M07_INI 1 1 5 470 -430 890 -370 N -370 N -370 2080
preplace netloc icn_ctrl_M00_AXI 1 6 1 2450 -310n
preplace netloc lpddr4_clk1_1 1 0 3 20J -410 N -410 840
preplace netloc lpddr4_clk2_1 1 0 2 40J -380 430
preplace netloc lpddr4_clk3_1 1 0 2 30J -390 440
preplace netloc noc_lpddr4_0_CH0_LPDDR4_0 1 3 6 1330 220 N 220 N 220 N 220 2800 270 3520
preplace netloc noc_lpddr4_0_CH1_LPDDR4_0 1 3 6 1300 240 1540 250 2210 240 2430 250 2770 280 3550
preplace netloc noc_lpddr4_1_CH0_LPDDR4_0 1 2 7 870 -450 N -450 N -450 2030 -510 N -510 N -510 3560
preplace netloc noc_lpddr4_1_CH0_LPDDR4_1 1 2 7 850 -480 N -480 N -480 2010 -500 N -500 N -500 3540
preplace netloc noc_lpddr4_1_CH1_LPDDR4_0 1 2 7 860 -470 N -470 N -470 2040 -490 N -490 N -490 3530
preplace netloc noc_lpddr4_1_CH1_LPDDR4_1 1 2 7 900 -460 N -460 N -460 2050 -480 N -480 N -480 3510
preplace cgraphic comment_0 place left -589 -220 textcolor 4 linecolor 3 linewidth 1
levelinfo -pg 1 0 260 670 1130 1440 1840 2320 2610 3120 3590
pagesize -pg 1 -db -bbox -sgen -140 -530 3760 850
"
}
0
