==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv/conv.cpp:65) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:68) in function 'conv' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 3 automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (conv/conv.cpp:44) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv/conv.cpp:62:19) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv/conv.cpp:56:15) in function 'conv' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv.cpp:53:11) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:50:7) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln69', conv/conv.cpp:69) of variable 'tmp_6', conv/conv.cpp:69 on array 'w_sumf', conv/conv.cpp:46 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:69) on array 'w_sumf', conv/conv.cpp:46.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln69', conv/conv.cpp:69) of variable 'tmp_6', conv/conv.cpp:69 on array 'w_sumf', conv/conv.cpp:46 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:69) on array 'w_sumf', conv/conv.cpp:46.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln69', conv/conv.cpp:69) of variable 'tmp_6', conv/conv.cpp:69 on array 'w_sumf', conv/conv.cpp:46 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:69) on array 'w_sumf', conv/conv.cpp:46.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln69', conv/conv.cpp:69) of variable 'tmp_6', conv/conv.cpp:69 on array 'w_sumf', conv/conv.cpp:46 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:69) on array 'w_sumf', conv/conv.cpp:46.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('w_sumf_addr_6_write_ln69', conv/conv.cpp:69) of variable 'tmp_3_4', conv/conv.cpp:69 on array 'w_sumf', conv/conv.cpp:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_sumf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.364 seconds; current allocated memory: 102.715 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 103.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_2_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_mac_muladd_4eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 104.700 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_w_sumf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 185.793 ; gain = 94.246
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 11.509 seconds; peak allocated memory: 104.700 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv/conv.cpp:24) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:27) in function 'conv' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 3 automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (conv/conv.cpp:5) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv/conv.cpp:21:18) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv/conv.cpp:17:14) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv.cpp:14:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:11:6) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 102.277 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 102.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_2_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_mac_muladd_4eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 104.211 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.203 ; gain = 93.711
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 9.94 seconds; peak allocated memory: 104.211 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv/conv.cpp:24) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:27) in function 'conv' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 3 automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (conv/conv.cpp:5) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv/conv.cpp:21:18) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv/conv.cpp:17:14) in function 'conv' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv.cpp:14:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:11:6) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum_3_5', conv/conv.cpp:28) and 'fadd' operation ('w_sum_3', conv/conv.cpp:28).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 24, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.05 seconds; current allocated memory: 102.258 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 102.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_2_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_mac_muladd_4eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 104.155 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_bias_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 185.031 ; gain = 93.492
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 9.825 seconds; peak allocated memory: 104.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (conv/conv.cpp:55) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter2_Loop' (conv/conv.cpp:58) in function 'conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (conv/conv.cpp:60) in function 'conv' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv/conv.cpp:64) in function 'conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv/conv.cpp:67) in function 'conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:70) in function 'conv' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (conv/conv.cpp:75) in function 'conv' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'w_sumf' (conv/conv.cpp:48) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:52:7) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.234 ; gain = 93.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
WARNING: [SYN 201-107] Renaming port name 'conv/input' to 'conv/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_load_1', conv/conv.cpp:71) on array 'input_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 54, Depth = 114.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.902 seconds; current allocated memory: 123.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 134.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_2_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_5ns_4ns_4ns_8_1_1' to 'conv_mac_muladd_5eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_5eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 3.196 seconds; current allocated memory: 143.720 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 277.531 ; gain = 185.980
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 29.005 seconds; peak allocated memory: 143.720 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv/conv.cpp:67) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:70) in function 'conv' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 3 automatically.
INFO: [XFORM 203-101] Partitioning array 'input' (conv/conv.cpp:46) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv/conv.cpp:64:19) in function 'conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Filter2_Loop' (conv/conv.cpp:58:15) in function 'conv' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv.cpp:55:11) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:52:7) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln71', conv/conv.cpp:71) of variable 'tmp_6', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln71', conv/conv.cpp:71) of variable 'tmp_6', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln71', conv/conv.cpp:71) of variable 'tmp_6', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48.
WARNING: [SCHED 204-68] The II Violation in module 'conv' (Loop: W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sumf_addr_2_write_ln71', conv/conv.cpp:71) of variable 'tmp_6', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 and 'load' operation ('w_sumf_load_1', conv/conv.cpp:71) on array 'w_sumf', conv/conv.cpp:48.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('w_sumf_addr_6_write_ln71', conv/conv.cpp:71) of variable 'tmp_3_4', conv/conv.cpp:71 on array 'w_sumf', conv/conv.cpp:48 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_sumf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.734 seconds; current allocated memory: 102.715 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 103.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_fadd_32ns_32ns_32_4_full_dsp_1' to 'conv_fadd_32ns_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fmul_32ns_32ns_32_2_max_dsp_1' to 'conv_fmul_32ns_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_fcmp_32ns_32ns_1_2_1' to 'conv_fcmp_32ns_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_mac_muladd_4eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_fadd_32ns_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fcmp_32ns_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_fmul_32ns_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 104.685 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_conv_bias_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'conv_w_sumf_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 185.191 ; gain = 93.727
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 12.07 seconds; peak allocated memory: 104.685 MB.
