<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Multiplier" module="Multiplier" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 12 15 23:31:35.581" version="4.9" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="Multiplier.lpc" type="lpc" modified="2018 12 15 23:31:29.212"/>
		<File name="Multiplier.v" type="top_level_verilog" modified="2018 12 15 23:31:29.333"/>
		<File name="Multiplier_tmpl.v" type="template_verilog" modified="2018 12 15 23:31:29.346"/>
		<File name="tb_Multiplier_tmpl.v" type="testbench_verilog" modified="2018 12 15 23:31:29.363"/>
  </Package>
</DiamondModule>
