// Seed: 1505872084
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    output wand id_7,
    input tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input supply1 id_13,
    input wor id_14
);
  assign id_0 = id_9 - 1;
  wire id_16;
  tri1 id_17 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    output wor  id_1
    , id_4,
    output tri0 id_2
);
  wire id_5;
  module_0(
      id_2, id_2, id_2, id_1, id_2, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_2, id_0, id_0
  );
endmodule
