# Verilog_HDL
## simualtion  output of 11011

<img width="618" alt="Screenshot_20221130_202822" src="https://user-images.githubusercontent.com/101395036/204837205-ac427b73-d416-4b89-8c88-4b15ee23b6a2.png">

 ## synthesized output of 11011
 
 <img width="756" alt="Screenshot_20221130_203353" src="https://user-images.githubusercontent.com/101395036/204838052-d754ad54-f29f-4023-9876-246978d7171d.png">
